
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032a0  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000010  20000000  080063d4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000b8  20000010  080063e4  00008010  2**2
                  ALLOC
  4 ._usrstack    00000100  200000c8  0800649c  00008010  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008350  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000024d9  00000000  00000000  000086c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000a118  00000000  00000000  0000ab99  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002238  00000000  00000000  00014cb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000021d8  00000000  00000000  00016ee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c68  00000000  00000000  000190c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000373a  00000000  00000000  0001ad2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003105  00000000  00000000  0001e466  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  0002156b  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  000215a0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08006345 	.word	0x08006345
 8003008:	08003309 	.word	0x08003309
 800300c:	0800330d 	.word	0x0800330d
 8003010:	08003311 	.word	0x08003311
 8003014:	08003315 	.word	0x08003315
 8003018:	08003319 	.word	0x08003319
	...
 800302c:	08003321 	.word	0x08003321
 8003030:	0800331d 	.word	0x0800331d
 8003034:	00000000 	.word	0x00000000
 8003038:	08003325 	.word	0x08003325
 800303c:	08003431 	.word	0x08003431
 8003040:	08003329 	.word	0x08003329
 8003044:	0800332d 	.word	0x0800332d
 8003048:	08003331 	.word	0x08003331
 800304c:	08003335 	.word	0x08003335
 8003050:	08003339 	.word	0x08003339
 8003054:	0800333d 	.word	0x0800333d
 8003058:	08003341 	.word	0x08003341
 800305c:	08003345 	.word	0x08003345
 8003060:	08003349 	.word	0x08003349
 8003064:	0800334d 	.word	0x0800334d
 8003068:	08003351 	.word	0x08003351
	...
 8003088:	08003371 	.word	0x08003371
 800308c:	08003375 	.word	0x08003375
 8003090:	08003379 	.word	0x08003379
 8003094:	0800337d 	.word	0x0800337d
 8003098:	08003381 	.word	0x08003381
 800309c:	08003385 	.word	0x08003385
 80030a0:	08003389 	.word	0x08003389
 80030a4:	0800338d 	.word	0x0800338d
 80030a8:	08003391 	.word	0x08003391
 80030ac:	08003395 	.word	0x08003395
 80030b0:	08003425 	.word	0x08003425
 80030b4:	08003399 	.word	0x08003399
 80030b8:	0800339d 	.word	0x0800339d
 80030bc:	080033a1 	.word	0x080033a1
 80030c0:	080033a5 	.word	0x080033a5
 80030c4:	080033a9 	.word	0x080033a9
 80030c8:	080033ad 	.word	0x080033ad
 80030cc:	080033b1 	.word	0x080033b1
 80030d0:	080033b5 	.word	0x080033b5
 80030d4:	08003419 	.word	0x08003419
 80030d8:	080033b9 	.word	0x080033b9
 80030dc:	0800340d 	.word	0x0800340d
 80030e0:	080033bd 	.word	0x080033bd
 80030e4:	080033c1 	.word	0x080033c1
 80030e8:	080033c5 	.word	0x080033c5
 80030ec:	080033c9 	.word	0x080033c9
 80030f0:	080033cd 	.word	0x080033cd
 80030f4:	080033d1 	.word	0x080033d1
 80030f8:	080033d5 	.word	0x080033d5
 80030fc:	080033d9 	.word	0x080033d9
 8003100:	080033dd 	.word	0x080033dd
 8003104:	080033e1 	.word	0x080033e1
 8003108:	080033e5 	.word	0x080033e5
 800310c:	080033e9 	.word	0x080033e9
 8003110:	080033ed 	.word	0x080033ed
 8003114:	080033f1 	.word	0x080033f1
 8003118:	080033f5 	.word	0x080033f5
 800311c:	080033f9 	.word	0x080033f9
 8003120:	080033fd 	.word	0x080033fd
 8003124:	08003401 	.word	0x08003401
 8003128:	08003405 	.word	0x08003405
 800312c:	08003409 	.word	0x08003409
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000084 	.word	0x20000084

08003148 <startIRsweep>:
void startIRsweep()
{

	IRsweepDone = 0;
 8003148:	4b05      	ldr	r3, [pc, #20]	(8003160 <startIRsweep+0x18>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
	ADCres_buf_index = 0;
 800314e:	4b05      	ldr	r3, [pc, #20]	(8003164 <startIRsweep+0x1c>)
 8003150:	801a      	strh	r2, [r3, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 8003152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003156:	849a      	strh	r2, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 8003158:	f04f 0201 	mov.w	r2, #1	; 0x1
 800315c:	801a      	strh	r2, [r3, #0]

}
 800315e:	4770      	bx	lr
 8003160:	2000007a 	.word	0x2000007a
 8003164:	20000010 	.word	0x20000010

08003168 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003168:	b530      	push	{r4, r5, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800316a:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
	return 0;
}


void __TIM2_ISR()
{
 800316e:	b081      	sub	sp, #4
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8003170:	4628      	mov	r0, r5
 8003172:	2102      	movs	r1, #2
 8003174:	f002 fe58 	bl	8005e28 <TIM_GetITStatus>
 8003178:	2800      	cmp	r0, #0
 800317a:	d03d      	beq.n	80031f8 <__TIM2_ISR+0x90>
	{


		ADCres_buf_index++;
 800317c:	4b1f      	ldr	r3, [pc, #124]	(80031fc <__TIM2_ISR+0x94>)

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 800317e:	2005      	movs	r0, #5
{
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
	{


		ADCres_buf_index++;
 8003180:	881c      	ldrh	r4, [r3, #0]
 8003182:	3401      	adds	r4, #1
 8003184:	b2a4      	uxth	r4, r4
 8003186:	801c      	strh	r4, [r3, #0]
		TIM2->SR &= ~TIM_IT_CC1;
 8003188:	8a2b      	ldrh	r3, [r5, #16]
 800318a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800318e:	041b      	lsls	r3, r3, #16
 8003190:	0c1b      	lsrs	r3, r3, #16
 8003192:	822b      	strh	r3, [r5, #16]
		TIM2->CNT = 0;
 8003194:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003198:	84ab      	strh	r3, [r5, #36]

		//DXL_read_byte(2,MOVING); // If sweep is done (Motor is not moving)

		if(1)//!(DXL_RX_com_buf[5]&0x01)) // disable intterupt
		{
			ADCres_buf[ADCres_buf_index] =sampleADC(NUM_ADC6);// ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1) + ((sampleADC(NUM_ADC6) + sampleADC(NUM_ADC6))>>1);
 800319a:	f000 fcdd 	bl	8003b58 <sampleADC>
 800319e:	4b18      	ldr	r3, [pc, #96]	(8003200 <__TIM2_ISR+0x98>)
 80031a0:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]


			if(sweepDirection == 0)
 80031a4:	4b17      	ldr	r3, [pc, #92]	(8003204 <__TIM2_ISR+0x9c>)
 80031a6:	4c18      	ldr	r4, [pc, #96]	(8003208 <__TIM2_ISR+0xa0>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	b933      	cbnz	r3, 80031ba <__TIM2_ISR+0x52>
			{
				set_IR_position(count);
 80031ac:	8820      	ldrh	r0, [r4, #0]
 80031ae:	b280      	uxth	r0, r0
 80031b0:	f000 fc84 	bl	8003abc <set_IR_position>
				count += 60;
 80031b4:	8823      	ldrh	r3, [r4, #0]
 80031b6:	333c      	adds	r3, #60
 80031b8:	e005      	b.n	80031c6 <__TIM2_ISR+0x5e>
			}
			else
			{
				set_IR_position(count);
 80031ba:	8820      	ldrh	r0, [r4, #0]
 80031bc:	b280      	uxth	r0, r0
 80031be:	f000 fc7d 	bl	8003abc <set_IR_position>
				count -= 60;
 80031c2:	8823      	ldrh	r3, [r4, #0]
 80031c4:	3b3c      	subs	r3, #60
 80031c6:	b29b      	uxth	r3, r3
			}

			if(count >=814 || count <= 214)
 80031c8:	490f      	ldr	r1, [pc, #60]	(8003208 <__TIM2_ISR+0xa0>)
				count += 60;
			}
			else
			{
				set_IR_position(count);
				count -= 60;
 80031ca:	8023      	strh	r3, [r4, #0]
			}

			if(count >=814 || count <= 214)
 80031cc:	880a      	ldrh	r2, [r1, #0]
 80031ce:	f240 332d 	movw	r3, #813	; 0x32d
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d802      	bhi.n	80031dc <__TIM2_ISR+0x74>
 80031d6:	880b      	ldrh	r3, [r1, #0]
 80031d8:	2bd6      	cmp	r3, #214
 80031da:	d80d      	bhi.n	80031f8 <__TIM2_ISR+0x90>
			{
				TIM2->CR1 &= TIM_CR1_CEN;
 80031dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031e0:	8813      	ldrh	r3, [r2, #0]
 80031e2:	f003 0301 	and.w	r3, r3, #1	; 0x1
 80031e6:	8013      	strh	r3, [r2, #0]
				IRsweepDone = 1;
 80031e8:	4b08      	ldr	r3, [pc, #32]	(800320c <__TIM2_ISR+0xa4>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	701a      	strb	r2, [r3, #0]
				sweepDirection ^= 0x01;
 80031ee:	4a05      	ldr	r2, [pc, #20]	(8003204 <__TIM2_ISR+0x9c>)
 80031f0:	7813      	ldrb	r3, [r2, #0]
 80031f2:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 80031f6:	7013      	strb	r3, [r2, #0]
			}
		}


	}
}
 80031f8:	b001      	add	sp, #4
 80031fa:	bd30      	pop	{r4, r5, pc}
 80031fc:	20000010 	.word	0x20000010
 8003200:	20000016 	.word	0x20000016
 8003204:	20000014 	.word	0x20000014
 8003208:	20000008 	.word	0x20000008
 800320c:	2000007a 	.word	0x2000007a

08003210 <main>:




int main(void)
{
 8003210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003212:	b081      	sub	sp, #4
	s16 i = 0;
	u16 tempADCres, j =0;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003214:	f000 f9d8 	bl	80035c8 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003218:	f000 f9ac 	bl	8003574 <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800321c:	f000 f930 	bl	8003480 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 8003220:	f000 f924 	bl	800346c <SysTick_Configuration>

	DXL_init(1000000);
 8003224:	482e      	ldr	r0, [pc, #184]	(80032e0 <main+0xd0>)
 8003226:	f000 fb1b 	bl	8003860 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 800322a:	4b2e      	ldr	r3, [pc, #184]	(80032e4 <main+0xd4>)
 800322c:	2002      	movs	r0, #2
 800322e:	6819      	ldr	r1, [r3, #0]
 8003230:	f000 faa0 	bl	8003774 <USART_Configuration>

	Init_Timer2();
 8003234:	f000 f902 	bl	800343c <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003238:	482b      	ldr	r0, [pc, #172]	(80032e8 <main+0xd8>)
 800323a:	f000 fa8d 	bl	8003758 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800323e:	4b2b      	ldr	r3, [pc, #172]	(80032ec <main+0xdc>)
 8003240:	2400      	movs	r4, #0
 8003242:	739c      	strb	r4, [r3, #14]

	init_ADC();
 8003244:	f000 fc48 	bl	8003ad8 <init_ADC>

	GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003248:	4829      	ldr	r0, [pc, #164]	(80032f0 <main+0xe0>)
 800324a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800324e:	f001 fa75 	bl	800473c <GPIO_SetBits>
	GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003252:	4827      	ldr	r0, [pc, #156]	(80032f0 <main+0xe0>)
 8003254:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003258:	f001 fa72 	bl	8004740 <GPIO_ResetBits>
		gwTimingDelay--;
}
void startIRsweep()
{

	IRsweepDone = 0;
 800325c:	4925      	ldr	r1, [pc, #148]	(80032f4 <main+0xe4>)
	ADCres_buf_index = 0;
 800325e:	4a26      	ldr	r2, [pc, #152]	(80032f8 <main+0xe8>)
 8003260:	f04f 0000 	mov.w	r0, #0	; 0x0
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 8003264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
}
void startIRsweep()
{

	IRsweepDone = 0;
	ADCres_buf_index = 0;
 8003268:	8010      	strh	r0, [r2, #0]
		gwTimingDelay--;
}
void startIRsweep()
{

	IRsweepDone = 0;
 800326a:	700c      	strb	r4, [r1, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 800326c:	8498      	strh	r0, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 800326e:	f04f 0001 	mov.w	r0, #1	; 0x1
 8003272:	8018      	strh	r0, [r3, #0]


	while(1)
	{

		if(IRsweepDone == 1)
 8003274:	460f      	mov	r7, r1
		{
			TxDString("buff \n\r");
			TxDByte_PC(ADCres_buf_index);
 8003276:	4616      	mov	r6, r2


	while(1)
	{

		if(IRsweepDone == 1)
 8003278:	783b      	ldrb	r3, [r7, #0]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d12b      	bne.n	80032d6 <main+0xc6>
		{
			TxDString("buff \n\r");
 800327e:	481f      	ldr	r0, [pc, #124]	(80032fc <main+0xec>)
 8003280:	f000 fa6a 	bl	8003758 <TxDString>
			TxDByte_PC(ADCres_buf_index);
 8003284:	7830      	ldrb	r0, [r6, #0]
 8003286:	f000 fa1f 	bl	80036c8 <TxDByte_PC>
			TxDString("\n\r");
 800328a:	481d      	ldr	r0, [pc, #116]	(8003300 <main+0xf0>)
 800328c:	f000 fa64 	bl	8003758 <TxDString>
 8003290:	4c1c      	ldr	r4, [pc, #112]	(8003304 <main+0xf4>)
 8003292:	2500      	movs	r5, #0
 8003294:	e00d      	b.n	80032b2 <main+0xa2>
			for(i = 0; i <= ADCres_buf_index; i++)
			{
				TxDByte_PC((ADCres_buf[i]&0xFF00)>>8);
 8003296:	f834 0c02 	ldrh.w	r0, [r4, #-2]
 800329a:	0a00      	lsrs	r0, r0, #8
 800329c:	f000 fa14 	bl	80036c8 <TxDByte_PC>
				TxDByte_PC((ADCres_buf[i]&0x00FF));
 80032a0:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 80032a4:	f000 fa10 	bl	80036c8 <TxDByte_PC>
				TxDString("\n\r");
 80032a8:	4815      	ldr	r0, [pc, #84]	(8003300 <main+0xf0>)
 80032aa:	f000 fa55 	bl	8003758 <TxDString>
		if(IRsweepDone == 1)
		{
			TxDString("buff \n\r");
			TxDByte_PC(ADCres_buf_index);
			TxDString("\n\r");
			for(i = 0; i <= ADCres_buf_index; i++)
 80032ae:	1c6b      	adds	r3, r5, #1
 80032b0:	b29d      	uxth	r5, r3
 80032b2:	f9b6 2000 	ldrsh.w	r2, [r6]
 80032b6:	b22b      	sxth	r3, r5
 80032b8:	3402      	adds	r4, #2
 80032ba:	429a      	cmp	r2, r3
 80032bc:	daeb      	bge.n	8003296 <main+0x86>
}
void startIRsweep()
{

	IRsweepDone = 0;
	ADCres_buf_index = 0;
 80032be:	4a0e      	ldr	r2, [pc, #56]	(80032f8 <main+0xe8>)
		gwTimingDelay--;
}
void startIRsweep()
{

	IRsweepDone = 0;
 80032c0:	2300      	movs	r3, #0
	ADCres_buf_index = 0;
 80032c2:	8013      	strh	r3, [r2, #0]
		gwTimingDelay--;
}
void startIRsweep()
{

	IRsweepDone = 0;
 80032c4:	703b      	strb	r3, [r7, #0]
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 80032c6:	f04f 0000 	mov.w	r0, #0	; 0x0
 80032ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 80032ce:	f04f 0201 	mov.w	r2, #1	; 0x1
//	{
//		count = 214;
//		sweepDirection = 0;
//		//set_IR_position(814);
//	}
	TIM2->CNT = 0;
 80032d2:	8498      	strh	r0, [r3, #36]
	TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
 80032d4:	801a      	strh	r2, [r3, #0]
			//TxWordArray(ADCres_buf, ADCres_buf_index + 1);

			startIRsweep();

		}
		uDelay(10);
 80032d6:	200a      	movs	r0, #10
 80032d8:	f000 f9d4 	bl	8003684 <uDelay>
 80032dc:	e7cc      	b.n	8003278 <main+0x68>
 80032de:	46c0      	nop			(mov r8, r8)
 80032e0:	000f4240 	.word	0x000f4240
 80032e4:	20000004 	.word	0x20000004
 80032e8:	080063ac 	.word	0x080063ac
 80032ec:	200000a4 	.word	0x200000a4
 80032f0:	40010c00 	.word	0x40010c00
 80032f4:	2000007a 	.word	0x2000007a
 80032f8:	20000010 	.word	0x20000010
 80032fc:	080063b8 	.word	0x080063b8
 8003300:	080063bd 	.word	0x080063bd
 8003304:	20000016 	.word	0x20000016

08003308 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 800330c:	e7fe      	b.n	800330c <HardFaultException>
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003310:	e7fe      	b.n	8003310 <MemManageException>
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8003314:	e7fe      	b.n	8003314 <BusFaultException>
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003318:	e7fe      	b.n	8003318 <UsageFaultException>
 800331a:	46c0      	nop			(mov r8, r8)

0800331c <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			(mov r8, r8)

08003320 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			(mov r8, r8)

08003324 <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			(mov r8, r8)

08003328 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003328:	4770      	bx	lr
 800332a:	46c0      	nop			(mov r8, r8)

0800332c <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 800332c:	4770      	bx	lr
 800332e:	46c0      	nop			(mov r8, r8)

08003330 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 8003330:	4770      	bx	lr
 8003332:	46c0      	nop			(mov r8, r8)

08003334 <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 8003334:	4770      	bx	lr
 8003336:	46c0      	nop			(mov r8, r8)

08003338 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003338:	4770      	bx	lr
 800333a:	46c0      	nop			(mov r8, r8)

0800333c <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 800333c:	4770      	bx	lr
 800333e:	46c0      	nop			(mov r8, r8)

08003340 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 8003340:	4770      	bx	lr
 8003342:	46c0      	nop			(mov r8, r8)

08003344 <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 8003344:	4770      	bx	lr
 8003346:	46c0      	nop			(mov r8, r8)

08003348 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003348:	4770      	bx	lr
 800334a:	46c0      	nop			(mov r8, r8)

0800334c <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 800334c:	4770      	bx	lr
 800334e:	46c0      	nop			(mov r8, r8)

08003350 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 8003350:	4770      	bx	lr
 8003352:	46c0      	nop			(mov r8, r8)

08003354 <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 8003354:	4770      	bx	lr
 8003356:	46c0      	nop			(mov r8, r8)

08003358 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			(mov r8, r8)

0800335c <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 800335c:	4770      	bx	lr
 800335e:	46c0      	nop			(mov r8, r8)

08003360 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			(mov r8, r8)

08003364 <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 8003364:	4770      	bx	lr
 8003366:	46c0      	nop			(mov r8, r8)

08003368 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003368:	4770      	bx	lr
 800336a:	46c0      	nop			(mov r8, r8)

0800336c <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			(mov r8, r8)

08003370 <ADC1_2_IRQHandler>:
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
}
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			(mov r8, r8)

08003374 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 8003374:	4770      	bx	lr
 8003376:	46c0      	nop			(mov r8, r8)

08003378 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 8003378:	4770      	bx	lr
 800337a:	46c0      	nop			(mov r8, r8)

0800337c <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 800337c:	4770      	bx	lr
 800337e:	46c0      	nop			(mov r8, r8)

08003380 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 8003380:	4770      	bx	lr
 8003382:	46c0      	nop			(mov r8, r8)

08003384 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 8003384:	4770      	bx	lr
 8003386:	46c0      	nop			(mov r8, r8)

08003388 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 8003388:	4770      	bx	lr
 800338a:	46c0      	nop			(mov r8, r8)

0800338c <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 800338c:	4770      	bx	lr
 800338e:	46c0      	nop			(mov r8, r8)

08003390 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 8003390:	4770      	bx	lr
 8003392:	46c0      	nop			(mov r8, r8)

08003394 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 8003394:	4770      	bx	lr
 8003396:	46c0      	nop			(mov r8, r8)

08003398 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 8003398:	4770      	bx	lr
 800339a:	46c0      	nop			(mov r8, r8)

0800339c <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 800339c:	4770      	bx	lr
 800339e:	46c0      	nop			(mov r8, r8)

080033a0 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80033a0:	4770      	bx	lr
 80033a2:	46c0      	nop			(mov r8, r8)

080033a4 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80033a4:	4770      	bx	lr
 80033a6:	46c0      	nop			(mov r8, r8)

080033a8 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80033a8:	4770      	bx	lr
 80033aa:	46c0      	nop			(mov r8, r8)

080033ac <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80033ac:	4770      	bx	lr
 80033ae:	46c0      	nop			(mov r8, r8)

080033b0 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80033b0:	4770      	bx	lr
 80033b2:	46c0      	nop			(mov r8, r8)

080033b4 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80033b4:	4770      	bx	lr
 80033b6:	46c0      	nop			(mov r8, r8)

080033b8 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80033b8:	4770      	bx	lr
 80033ba:	46c0      	nop			(mov r8, r8)

080033bc <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80033bc:	4770      	bx	lr
 80033be:	46c0      	nop			(mov r8, r8)

080033c0 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80033c0:	4770      	bx	lr
 80033c2:	46c0      	nop			(mov r8, r8)

080033c4 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80033c4:	4770      	bx	lr
 80033c6:	46c0      	nop			(mov r8, r8)

080033c8 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80033c8:	4770      	bx	lr
 80033ca:	46c0      	nop			(mov r8, r8)

080033cc <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80033cc:	4770      	bx	lr
 80033ce:	46c0      	nop			(mov r8, r8)

080033d0 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80033d0:	4770      	bx	lr
 80033d2:	46c0      	nop			(mov r8, r8)

080033d4 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 80033d4:	4770      	bx	lr
 80033d6:	46c0      	nop			(mov r8, r8)

080033d8 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 80033d8:	4770      	bx	lr
 80033da:	46c0      	nop			(mov r8, r8)

080033dc <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 80033dc:	4770      	bx	lr
 80033de:	46c0      	nop			(mov r8, r8)

080033e0 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 80033e0:	4770      	bx	lr
 80033e2:	46c0      	nop			(mov r8, r8)

080033e4 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 80033e4:	4770      	bx	lr
 80033e6:	46c0      	nop			(mov r8, r8)

080033e8 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 80033e8:	4770      	bx	lr
 80033ea:	46c0      	nop			(mov r8, r8)

080033ec <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 80033ec:	4770      	bx	lr
 80033ee:	46c0      	nop			(mov r8, r8)

080033f0 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 80033f0:	4770      	bx	lr
 80033f2:	46c0      	nop			(mov r8, r8)

080033f4 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 80033f4:	4770      	bx	lr
 80033f6:	46c0      	nop			(mov r8, r8)

080033f8 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 80033f8:	4770      	bx	lr
 80033fa:	46c0      	nop			(mov r8, r8)

080033fc <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 80033fc:	4770      	bx	lr
 80033fe:	46c0      	nop			(mov r8, r8)

08003400 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003400:	4770      	bx	lr
 8003402:	46c0      	nop			(mov r8, r8)

08003404 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003404:	4770      	bx	lr
 8003406:	46c0      	nop			(mov r8, r8)

08003408 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003408:	4770      	bx	lr
 800340a:	46c0      	nop			(mov r8, r8)

0800340c <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 800340c:	b500      	push	{lr}
 800340e:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 8003410:	f000 f91c 	bl	800364c <__PC_com_RX_ISR>
}
 8003414:	b001      	add	sp, #4
 8003416:	bd00      	pop	{pc}

08003418 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003418:	b500      	push	{lr}
 800341a:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 800341c:	f000 fa26 	bl	800386c <DXL_RX_interrupt>
}
 8003420:	b001      	add	sp, #4
 8003422:	bd00      	pop	{pc}

08003424 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003424:	b500      	push	{lr}
 8003426:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003428:	f7ff fe9e 	bl	8003168 <__TIM2_ISR>
}
 800342c:	b001      	add	sp, #4
 800342e:	bd00      	pop	{pc}

08003430 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003430:	b500      	push	{lr}
 8003432:	b081      	sub	sp, #4
	__ISR_DELAY();
 8003434:	f7ff fe7e 	bl	8003134 <__ISR_DELAY>
}
 8003438:	b001      	add	sp, #4
 800343a:	bd00      	pop	{pc}

0800343c <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 800343c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003440:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003444:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x0F5F; // Prescaler
 8003446:	f640 725f 	movw	r2, #3935	; 0xf5f
 800344a:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 800344c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003450:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 8003452:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003456:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003458:	f04f 0202 	mov.w	r2, #2	; 0x2
 800345c:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value = ~10 times overflow pr rotation of IR sensor
 800345e:	f64f 7200 	movw	r2, #65280	; 0xff00
 8003462:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 8003464:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003468:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 800346a:	4770      	bx	lr

0800346c <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 800346c:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800346e:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 8003470:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 8003472:	f001 fe49 	bl	8005108 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 8003476:	2001      	movs	r0, #1
 8003478:	f001 fe62 	bl	8005140 <SysTick_ITConfig>
}
 800347c:	b001      	add	sp, #4
 800347e:	bd00      	pop	{pc}

08003480 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8003480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003482:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003484:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003486:	4c38      	ldr	r4, [pc, #224]	(8003568 <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003488:	4628      	mov	r0, r5
 800348a:	f001 f93b 	bl	8004704 <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800348e:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003490:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 8003492:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003496:	4629      	mov	r1, r5
 8003498:	4834      	ldr	r0, [pc, #208]	(800356c <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 800349a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800349e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80034a2:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80034a6:	f001 f8d9 	bl	800465c <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80034aa:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ae:	4620      	mov	r0, r4
 80034b0:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80034b2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034b6:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80034ba:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034be:	f001 f8cd 	bl	800465c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80034c2:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80034c6:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ca:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80034cc:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ce:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80034d0:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034d4:	f001 f8c2 	bl	800465c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 80034d8:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80034dc:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034e0:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80034e2:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034e4:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80034e6:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80034ea:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80034ee:	f001 f8b5 	bl	800465c <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 80034f2:	2004      	movs	r0, #4
 80034f4:	2101      	movs	r1, #1
 80034f6:	f001 f94b 	bl	8004790 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 80034fa:	2101      	movs	r1, #1
 80034fc:	481c      	ldr	r0, [pc, #112]	(8003570 <GPIO_Configuration+0xf0>)
 80034fe:	f001 f947 	bl	8004790 <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003502:	4620      	mov	r0, r4
 8003504:	2110      	movs	r1, #16
 8003506:	f001 f91b 	bl	8004740 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800350a:	4620      	mov	r0, r4
 800350c:	2120      	movs	r1, #32
 800350e:	f001 f915 	bl	800473c <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003512:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003516:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800351a:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 800351e:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 8003522:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003524:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003528:	4630      	mov	r0, r6
 800352a:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 800352c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003530:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003532:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003536:	f001 f891 	bl	800465c <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 800353a:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 800353e:	4630      	mov	r0, r6
 8003540:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 8003542:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003546:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 800354a:	f001 f887 	bl	800465c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 800354e:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003552:	4806      	ldr	r0, [pc, #24]	(800356c <GPIO_Configuration+0xec>)
 8003554:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 8003556:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800355a:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 800355e:	f001 f87d 	bl	800465c <GPIO_Init>


}
 8003562:	b003      	add	sp, #12
 8003564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003566:	46c0      	nop			(mov r8, r8)
 8003568:	40010c00 	.word	0x40010c00
 800356c:	40010800 	.word	0x40010800
 8003570:	00300400 	.word	0x00300400

08003574 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8003574:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8003576:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800357a:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800357c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003580:	f001 fa80 	bl	8004a84 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003584:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8003586:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800358a:	f001 f9dd 	bl	8004948 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800358e:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003590:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003592:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 8003594:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003596:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800359a:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800359e:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80035a2:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80035a6:	f001 f9d9 	bl	800495c <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80035aa:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80035ac:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80035ae:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80035b2:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80035b6:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80035ba:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80035be:	f001 f9cd 	bl	800495c <NVIC_Init>
}
 80035c2:	b002      	add	sp, #8
 80035c4:	bd70      	pop	{r4, r5, r6, pc}
 80035c6:	46c0      	nop			(mov r8, r8)

080035c8 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80035c8:	b500      	push	{lr}
 80035ca:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80035cc:	f001 fbbc 	bl	8004d48 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80035d0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80035d4:	f001 fbd8 	bl	8004d88 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80035d8:	f001 fbf0 	bl	8004dbc <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 80035dc:	2801      	cmp	r0, #1
 80035de:	d124      	bne.n	800362a <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80035e0:	2010      	movs	r0, #16
 80035e2:	f000 fdbf 	bl	8004164 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 80035e6:	2002      	movs	r0, #2
 80035e8:	f000 fda4 	bl	8004134 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80035ec:	2000      	movs	r0, #0
 80035ee:	f001 fc2f 	bl	8004e50 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 80035f2:	2000      	movs	r0, #0
 80035f4:	f001 fc40 	bl	8004e78 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 80035f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80035fc:	f001 fc32 	bl	8004e64 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003600:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003604:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003608:	f001 fc00 	bl	8004e0c <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 800360c:	2001      	movs	r0, #1
 800360e:	f001 fc07 	bl	8004e20 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8003612:	2039      	movs	r0, #57
 8003614:	f001 fd30 	bl	8005078 <RCC_GetFlagStatus>
 8003618:	2800      	cmp	r0, #0
 800361a:	d0fa      	beq.n	8003612 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800361c:	2002      	movs	r0, #2
 800361e:	f001 fc05 	bl	8004e2c <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8003622:	f001 fc0d 	bl	8004e40 <RCC_GetSYSCLKSource>
 8003626:	2808      	cmp	r0, #8
 8003628:	d1fb      	bne.n	8003622 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 800362a:	2101      	movs	r1, #1
 800362c:	f244 201c 	movw	r0, #16924	; 0x421c
 8003630:	f001 fcd8 	bl	8004fe4 <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 8003634:	4804      	ldr	r0, [pc, #16]	(8003648 <RCC_Configuration+0x80>)
 8003636:	2101      	movs	r1, #1
 8003638:	f001 fce2 	bl	8005000 <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 800363c:	2001      	movs	r0, #1
 800363e:	f001 fb13 	bl	8004c68 <PWR_BackupAccessCmd>
}
 8003642:	b001      	add	sp, #4
 8003644:	bd00      	pop	{pc}
 8003646:	46c0      	nop			(mov r8, r8)
 8003648:	00040001 	.word	0x00040001

0800364c <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 800364c:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800364e:	4809      	ldr	r0, [pc, #36]	(8003674 <__PC_com_RX_ISR+0x28>)
 8003650:	f240 5125 	movw	r1, #1317	; 0x525
 8003654:	f002 fd78 	bl	8006148 <USART_GetITStatus>
 8003658:	b150      	cbz	r0, 8003670 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 800365a:	4b07      	ldr	r3, [pc, #28]	(8003678 <__PC_com_RX_ISR+0x2c>)
 800365c:	4805      	ldr	r0, [pc, #20]	(8003674 <__PC_com_RX_ISR+0x28>)
 800365e:	681c      	ldr	r4, [r3, #0]
 8003660:	f002 fd04 	bl	800606c <USART_ReceiveData>
 8003664:	4b05      	ldr	r3, [pc, #20]	(800367c <__PC_com_RX_ISR+0x30>)
 8003666:	b2c0      	uxtb	r0, r0
 8003668:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 800366a:	4b05      	ldr	r3, [pc, #20]	(8003680 <__PC_com_RX_ISR+0x34>)
 800366c:	2201      	movs	r2, #1
 800366e:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 8003670:	bd10      	pop	{r4, pc}
 8003672:	46c0      	nop			(mov r8, r8)
 8003674:	40004800 	.word	0x40004800
 8003678:	2000007c 	.word	0x2000007c
 800367c:	2000008c 	.word	0x2000008c
 8003680:	20000080 	.word	0x20000080

08003684 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 8003684:	b510      	push	{r4, lr}
 8003686:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 8003688:	2001      	movs	r0, #1
 800368a:	f001 fd43 	bl	8005114 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 800368e:	4b07      	ldr	r3, [pc, #28]	(80036ac <uDelay+0x28>)
 8003690:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 8003692:	461a      	mov	r2, r3
 8003694:	6813      	ldr	r3, [r2, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1fc      	bne.n	8003694 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 800369a:	f06f 0001 	mvn.w	r0, #1	; 0x1
 800369e:	f001 fd39 	bl	8005114 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80036a2:	2000      	movs	r0, #0
 80036a4:	f001 fd36 	bl	8005114 <SysTick_CounterCmd>
}
 80036a8:	bd10      	pop	{r4, pc}
 80036aa:	46c0      	nop			(mov r8, r8)
 80036ac:	20000084 	.word	0x20000084

080036b0 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80036b0:	b500      	push	{lr}
	uDelay(nTime*1000);
 80036b2:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 80036b6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80036ba:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 80036bc:	00c0      	lsls	r0, r0, #3
 80036be:	f7ff ffe1 	bl	8003684 <uDelay>
}
 80036c2:	b001      	add	sp, #4
 80036c4:	bd00      	pop	{pc}
 80036c6:	46c0      	nop			(mov r8, r8)

080036c8 <TxDByte_PC>:
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80036c8:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 80036ca:	b281      	uxth	r1, r0
		*bData+=1;
	}
}

void TxDByte_PC(u8 bTxdData)
{
 80036cc:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 80036ce:	4805      	ldr	r0, [pc, #20]	(80036e4 <TxDByte_PC+0x1c>)
 80036d0:	f002 fcc8 	bl	8006064 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 80036d4:	4803      	ldr	r0, [pc, #12]	(80036e4 <TxDByte_PC+0x1c>)
 80036d6:	2140      	movs	r1, #64
 80036d8:	f002 fd2a 	bl	8006130 <USART_GetFlagStatus>
 80036dc:	2800      	cmp	r0, #0
 80036de:	d0f9      	beq.n	80036d4 <TxDByte_PC+0xc>
}
 80036e0:	b001      	add	sp, #4
 80036e2:	bd00      	pop	{pc}
 80036e4:	40004800 	.word	0x40004800

080036e8 <TxDWord16>:
	{
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
 80036e8:	b510      	push	{r4, lr}
 80036ea:	4604      	mov	r4, r0
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
 80036ec:	b2e4      	uxtb	r4, r4
		TxDByte_PC(*bData++);
	}
}

void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
 80036ee:	0a00      	lsrs	r0, r0, #8
 80036f0:	f7ff ffea 	bl	80036c8 <TxDByte_PC>
	TxDByte_PC(wSentData & 0xff);
 80036f4:	4620      	mov	r0, r4
 80036f6:	f7ff ffe7 	bl	80036c8 <TxDByte_PC>
}
 80036fa:	bd10      	pop	{r4, pc}

080036fc <TxWordArray>:
void TxWordArray(u16 *bData, u8 len)
{
 80036fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 80036fe:	4b0e      	ldr	r3, [pc, #56]	(8003738 <TxWordArray+0x3c>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 8003700:	b083      	sub	sp, #12
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
 8003702:	b2de      	uxtb	r6, r3
		TxDByte_PC("\r");
 8003704:	4b0d      	ldr	r3, [pc, #52]	(800373c <TxWordArray+0x40>)
void TxDWord16(u16 wSentData) {
	TxDByte_PC((wSentData >> 8) & 0xff);
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
 8003706:	4605      	mov	r5, r0
 8003708:	460f      	mov	r7, r1
 800370a:	2400      	movs	r4, #0
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
 800370c:	f88d 3007 	strb.w	r3, [sp, #7]
 8003710:	e00d      	b.n	800372e <TxWordArray+0x32>
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
	{
		TxDWord16(bData);
 8003712:	b2a8      	uxth	r0, r5
 8003714:	f7ff ffe8 	bl	80036e8 <TxDWord16>
		TxDByte_PC("\n");
 8003718:	4630      	mov	r0, r6
 800371a:	f7ff ffd5 	bl	80036c8 <TxDByte_PC>
		TxDByte_PC("\r");
 800371e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003722:	f7ff ffd1 	bl	80036c8 <TxDByte_PC>
		*bData+=1;
 8003726:	882b      	ldrh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003728:	3401      	adds	r4, #1
	{
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
 800372a:	3301      	adds	r3, #1
 800372c:	802b      	strh	r3, [r5, #0]
	TxDByte_PC(wSentData & 0xff);
}
void TxWordArray(u16 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 800372e:	42bc      	cmp	r4, r7
 8003730:	dbef      	blt.n	8003712 <TxWordArray+0x16>
		TxDWord16(bData);
		TxDByte_PC("\n");
		TxDByte_PC("\r");
		*bData+=1;
	}
}
 8003732:	b003      	add	sp, #12
 8003734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003736:	46c0      	nop			(mov r8, r8)
 8003738:	080063c0 	.word	0x080063c0
 800373c:	080063be 	.word	0x080063be

08003740 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003740:	b570      	push	{r4, r5, r6, lr}
 8003742:	4606      	mov	r6, r0
 8003744:	460d      	mov	r5, r1
 8003746:	2400      	movs	r4, #0
 8003748:	e003      	b.n	8003752 <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 800374a:	5d30      	ldrb	r0, [r6, r4]
 800374c:	f7ff ffbc 	bl	80036c8 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003750:	3401      	adds	r4, #1
 8003752:	42ac      	cmp	r4, r5
 8003754:	dbf9      	blt.n	800374a <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 8003756:	bd70      	pop	{r4, r5, r6, pc}

08003758 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003758:	b530      	push	{r4, r5, lr}
 800375a:	4605      	mov	r5, r0
 800375c:	b081      	sub	sp, #4
 800375e:	2400      	movs	r4, #0
 8003760:	e001      	b.n	8003766 <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 8003762:	f7ff ffb1 	bl	80036c8 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 8003766:	5d28      	ldrb	r0, [r5, r4]
 8003768:	3401      	adds	r4, #1
 800376a:	2800      	cmp	r0, #0
 800376c:	d1f9      	bne.n	8003762 <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 800376e:	b001      	add	sp, #4
 8003770:	bd30      	pop	{r4, r5, pc}
 8003772:	46c0      	nop			(mov r8, r8)

08003774 <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800377a:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800377c:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800377e:	f002 fbcb 	bl	8005f18 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003782:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003786:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800378a:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800378e:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003792:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003796:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800379a:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 800379c:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800379e:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80037a2:	b98d      	cbnz	r5, 80037c8 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80037a4:	4814      	ldr	r0, [pc, #80]	(80037f8 <USART_Configuration+0x84>)
 80037a6:	f002 fd4b 	bl	8006240 <USART_DeInit>
		mDelay(10);
 80037aa:	200a      	movs	r0, #10
 80037ac:	f7ff ff80 	bl	80036b0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80037b0:	4811      	ldr	r0, [pc, #68]	(80037f8 <USART_Configuration+0x84>)
 80037b2:	4669      	mov	r1, sp
 80037b4:	f002 fcf6 	bl	80061a4 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80037b8:	480f      	ldr	r0, [pc, #60]	(80037f8 <USART_Configuration+0x84>)
 80037ba:	f240 5125 	movw	r1, #1317	; 0x525
 80037be:	2201      	movs	r2, #1
 80037c0:	f002 fbe4 	bl	8005f8c <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80037c4:	480c      	ldr	r0, [pc, #48]	(80037f8 <USART_Configuration+0x84>)
 80037c6:	e012      	b.n	80037ee <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80037c8:	2d02      	cmp	r5, #2
 80037ca:	d113      	bne.n	80037f4 <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80037cc:	480b      	ldr	r0, [pc, #44]	(80037fc <USART_Configuration+0x88>)
 80037ce:	f002 fd37 	bl	8006240 <USART_DeInit>
		mDelay(10);
 80037d2:	200a      	movs	r0, #10
 80037d4:	f7ff ff6c 	bl	80036b0 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80037d8:	4808      	ldr	r0, [pc, #32]	(80037fc <USART_Configuration+0x88>)
 80037da:	4669      	mov	r1, sp
 80037dc:	f002 fce2 	bl	80061a4 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80037e0:	4806      	ldr	r0, [pc, #24]	(80037fc <USART_Configuration+0x88>)
 80037e2:	f240 5125 	movw	r1, #1317	; 0x525
 80037e6:	2201      	movs	r2, #1
 80037e8:	f002 fbd0 	bl	8005f8c <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80037ec:	4803      	ldr	r0, [pc, #12]	(80037fc <USART_Configuration+0x88>)
 80037ee:	2101      	movs	r1, #1
 80037f0:	f002 fbbe 	bl	8005f70 <USART_Cmd>
	}
}
 80037f4:	b004      	add	sp, #16
 80037f6:	bd70      	pop	{r4, r5, r6, pc}
 80037f8:	40013800 	.word	0x40013800
 80037fc:	40004800 	.word	0x40004800

08003800 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003800:	b530      	push	{r4, r5, lr}
 8003802:	b085      	sub	sp, #20
 8003804:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003806:	4668      	mov	r0, sp
 8003808:	f002 fb86 	bl	8005f18 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 800380c:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800380e:	4c13      	ldr	r4, [pc, #76]	(800385c <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003810:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003814:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003818:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800381c:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003820:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003824:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003826:	f04f 030c 	mov.w	r3, #12	; 0xc
 800382a:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 800382e:	f002 fd07 	bl	8006240 <USART_DeInit>
		mDelay(10);
 8003832:	200a      	movs	r0, #10
 8003834:	f7ff ff3c 	bl	80036b0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003838:	4620      	mov	r0, r4
 800383a:	4669      	mov	r1, sp
 800383c:	f002 fcb2 	bl	80061a4 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003840:	4620      	mov	r0, r4
 8003842:	f240 5125 	movw	r1, #1317	; 0x525
 8003846:	2201      	movs	r2, #1
 8003848:	f002 fba0 	bl	8005f8c <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800384c:	4620      	mov	r0, r4
 800384e:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003850:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003852:	f002 fb8d 	bl	8005f70 <USART_Cmd>

}
 8003856:	b005      	add	sp, #20
 8003858:	bd30      	pop	{r4, r5, pc}
 800385a:	46c0      	nop			(mov r8, r8)
 800385c:	40013800 	.word	0x40013800

08003860 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003860:	b500      	push	{lr}
 8003862:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 8003864:	f7ff ffcc 	bl	8003800 <USARTConfiguration>
}
 8003868:	b001      	add	sp, #4
 800386a:	bd00      	pop	{pc}

0800386c <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 800386c:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800386e:	480a      	ldr	r0, [pc, #40]	(8003898 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003870:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003872:	f240 5125 	movw	r1, #1317	; 0x525
 8003876:	f002 fc67 	bl	8006148 <USART_GetITStatus>
 800387a:	b150      	cbz	r0, 8003892 <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 800387c:	4c07      	ldr	r4, [pc, #28]	(800389c <DXL_RX_interrupt+0x30>)
 800387e:	4806      	ldr	r0, [pc, #24]	(8003898 <DXL_RX_interrupt+0x2c>)
 8003880:	6825      	ldr	r5, [r4, #0]
 8003882:	f002 fbf3 	bl	800606c <USART_ReceiveData>
 8003886:	4b06      	ldr	r3, [pc, #24]	(80038a0 <DXL_RX_interrupt+0x34>)
 8003888:	b2c0      	uxtb	r0, r0
 800388a:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 800388c:	6823      	ldr	r3, [r4, #0]
 800388e:	3301      	adds	r3, #1
 8003890:	6023      	str	r3, [r4, #0]
	}
}
 8003892:	b001      	add	sp, #4
 8003894:	bd30      	pop	{r4, r5, pc}
 8003896:	46c0      	nop			(mov r8, r8)
 8003898:	40013800 	.word	0x40013800
 800389c:	2000009c 	.word	0x2000009c
 80038a0:	200000a4 	.word	0x200000a4

080038a4 <DXL_TX>:




void DXL_TX(u8 data)
{
 80038a4:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80038a6:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80038a8:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80038aa:	480d      	ldr	r0, [pc, #52]	(80038e0 <DXL_TX+0x3c>)
 80038ac:	f000 ff48 	bl	8004740 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80038b0:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80038b2:	480b      	ldr	r0, [pc, #44]	(80038e0 <DXL_TX+0x3c>)
 80038b4:	2110      	movs	r1, #16
 80038b6:	f000 ff41 	bl	800473c <GPIO_SetBits>



		USART_SendData(USART1, data);
 80038ba:	480a      	ldr	r0, [pc, #40]	(80038e4 <DXL_TX+0x40>)
 80038bc:	4621      	mov	r1, r4
 80038be:	f002 fbd1 	bl	8006064 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80038c2:	4808      	ldr	r0, [pc, #32]	(80038e4 <DXL_TX+0x40>)
 80038c4:	2140      	movs	r1, #64
 80038c6:	f002 fc33 	bl	8006130 <USART_GetFlagStatus>
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d0f9      	beq.n	80038c2 <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80038ce:	2110      	movs	r1, #16
 80038d0:	4803      	ldr	r0, [pc, #12]	(80038e0 <DXL_TX+0x3c>)
 80038d2:	f000 ff35 	bl	8004740 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80038d6:	4802      	ldr	r0, [pc, #8]	(80038e0 <DXL_TX+0x3c>)
 80038d8:	2120      	movs	r1, #32
 80038da:	f000 ff2f 	bl	800473c <GPIO_SetBits>

}
 80038de:	bd10      	pop	{r4, pc}
 80038e0:	40010c00 	.word	0x40010c00
 80038e4:	40013800 	.word	0x40013800

080038e8 <DXL_read_byte>:

void DXL_read_byte(u8 devId, u8 add)
{

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80038e8:	4b1b      	ldr	r3, [pc, #108]	(8003958 <DXL_read_byte+0x70>)
 80038ea:	2200      	movs	r2, #0




void DXL_read_byte(u8 devId, u8 add)
{
 80038ec:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80038ee:	601a      	str	r2, [r3, #0]
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80038f0:	4a1a      	ldr	r2, [pc, #104]	(800395c <DXL_read_byte+0x74>)
 80038f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80038f6:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 80038f8:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 80038fa:	2304      	movs	r3, #4
 80038fc:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 80038fe:	2302      	movs	r3, #2
 8003900:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003902:	2301      	movs	r3, #1
	DXL_RX_buff_index = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 8003904:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 8003906:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 8003908:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 800390a:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800390c:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003910:	2100      	movs	r1, #0
 8003912:	2000      	movs	r0, #0
 8003914:	e006      	b.n	8003924 <DXL_read_byte+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003916:	eb02 0301 	add.w	r3, r2, r1
 800391a:	789b      	ldrb	r3, [r3, #2]
 800391c:	4403      	add	r3, r0
 800391e:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003920:	1c4b      	adds	r3, r1, #1
 8003922:	b2d9      	uxtb	r1, r3
 8003924:	458e      	cmp	lr, r1
 8003926:	f8df c034 	ldr.w	ip, [pc, #52]	; 800395c <DXL_read_byte+0x74>
 800392a:	daf4      	bge.n	8003916 <DXL_read_byte+0x2e>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800392c:	ea6f 0300 	mvn.w	r3, r0
 8003930:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003934:	4b08      	ldr	r3, [pc, #32]	(8003958 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003936:	2200      	movs	r2, #0
 8003938:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003940:	4665      	mov	r5, ip
 8003942:	5d28      	ldrb	r0, [r5, r4]
 8003944:	3401      	adds	r4, #1
 8003946:	f7ff ffad 	bl	80038a4 <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800394a:	2c08      	cmp	r4, #8
 800394c:	d1f9      	bne.n	8003942 <DXL_read_byte+0x5a>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	uDelay(100); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 800394e:	2064      	movs	r0, #100
 8003950:	f7ff fe98 	bl	8003684 <uDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003954:	b001      	add	sp, #4
 8003956:	bd30      	pop	{r4, r5, pc}
 8003958:	2000009c 	.word	0x2000009c
 800395c:	200000b3 	.word	0x200000b3

08003960 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003960:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003962:	f8df c080 	ldr.w	ip, [pc, #128]	; 80039e4 <DXL_send_word+0x84>
 8003966:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800396a:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 800396e:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 8003972:	2305      	movs	r3, #5
 8003974:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003978:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800397c:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 800397e:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003980:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003984:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003988:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 800398a:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800398e:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003992:	f04f 0e05 	mov.w	lr, #5	; 0x5
 8003996:	2100      	movs	r1, #0
 8003998:	2200      	movs	r2, #0
 800399a:	e006      	b.n	80039aa <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 800399c:	eb0c 0302 	add.w	r3, ip, r2
 80039a0:	789b      	ldrb	r3, [r3, #2]
 80039a2:	440b      	add	r3, r1
 80039a4:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80039a6:	1c53      	adds	r3, r2, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	4596      	cmp	lr, r2
 80039ac:	480d      	ldr	r0, [pc, #52]	(80039e4 <DXL_send_word+0x84>)
 80039ae:	daf5      	bge.n	800399c <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80039b0:	ea6f 0301 	mvn.w	r3, r1
 80039b4:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80039b6:	4b0c      	ldr	r3, [pc, #48]	(80039e8 <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80039b8:	2200      	movs	r2, #0
 80039ba:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80039c0:	4605      	mov	r5, r0
 80039c2:	5d28      	ldrb	r0, [r5, r4]
 80039c4:	3401      	adds	r4, #1
 80039c6:	f7ff ff6d 	bl	80038a4 <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80039ca:	2c09      	cmp	r4, #9
 80039cc:	d1f9      	bne.n	80039c2 <DXL_send_word+0x62>
 80039ce:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80039d0:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80039d4:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80039d6:	3301      	adds	r3, #1
 80039d8:	b29b      	uxth	r3, r3
 80039da:	4293      	cmp	r3, r2
 80039dc:	d1fa      	bne.n	80039d4 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 80039de:	b001      	add	sp, #4
 80039e0:	bd30      	pop	{r4, r5, pc}
 80039e2:	46c0      	nop			(mov r8, r8)
 80039e4:	200000b3 	.word	0x200000b3
 80039e8:	2000009c 	.word	0x2000009c

080039ec <init_motors>:
void init_motors()
{



}
 80039ec:	4770      	bx	lr
 80039ee:	46c0      	nop			(mov r8, r8)

080039f0 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80039f0:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80039f2:	4c0a      	ldr	r4, [pc, #40]	(8003a1c <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80039f4:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80039f8:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80039fa:	4298      	cmp	r0, r3
 80039fc:	bf28      	it	cs
 80039fe:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a00:	1a12      	subs	r2, r2, r0
 8003a02:	2120      	movs	r1, #32
 8003a04:	200a      	movs	r0, #10
 8003a06:	b292      	uxth	r2, r2
 8003a08:	f7ff ffaa 	bl	8003960 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 8003a0c:	8822      	ldrh	r2, [r4, #0]
 8003a0e:	2009      	movs	r0, #9
 8003a10:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003a14:	2120      	movs	r1, #32
 8003a16:	f7ff ffa3 	bl	8003960 <DXL_send_word>

}
 8003a1a:	bd10      	pop	{r4, pc}
 8003a1c:	200000c4 	.word	0x200000c4

08003a20 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003a20:	b530      	push	{r4, r5, lr}
 8003a22:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a26:	4605      	mov	r5, r0
 8003a28:	429d      	cmp	r5, r3
 8003a2a:	bf28      	it	cs
 8003a2c:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003a2e:	4b09      	ldr	r3, [pc, #36]	(8003a54 <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a30:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003a32:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a34:	2120      	movs	r1, #32
 8003a36:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a38:	1b64      	subs	r4, r4, r5
 8003a3a:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003a3e:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a40:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003a42:	f7ff ff8d 	bl	8003960 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003a46:	2009      	movs	r0, #9
 8003a48:	2120      	movs	r1, #32
 8003a4a:	4622      	mov	r2, r4
 8003a4c:	f7ff ff88 	bl	8003960 <DXL_send_word>

}
 8003a50:	b001      	add	sp, #4
 8003a52:	bd30      	pop	{r4, r5, pc}
 8003a54:	200000c4 	.word	0x200000c4

08003a58 <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003a58:	b510      	push	{r4, lr}
 8003a5a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a5e:	4604      	mov	r4, r0
 8003a60:	429c      	cmp	r4, r3
 8003a62:	bf28      	it	cs
 8003a64:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003a66:	4b08      	ldr	r3, [pc, #32]	(8003a88 <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a68:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003a6a:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a6c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a70:	200a      	movs	r0, #10
 8003a72:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a74:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003a76:	f7ff ff73 	bl	8003960 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003a7a:	2009      	movs	r0, #9
 8003a7c:	2120      	movs	r1, #32
 8003a7e:	4622      	mov	r2, r4
 8003a80:	f7ff ff6e 	bl	8003960 <DXL_send_word>

}
 8003a84:	bd10      	pop	{r4, pc}
 8003a86:	46c0      	nop			(mov r8, r8)
 8003a88:	200000c4 	.word	0x200000c4

08003a8c <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003a92:	4604      	mov	r4, r0
 8003a94:	429c      	cmp	r4, r3
 8003a96:	bf28      	it	cs
 8003a98:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003a9a:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 8003a9e:	4b06      	ldr	r3, [pc, #24]	(8003ab8 <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003aa0:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 8003aa2:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 8003aa4:	200a      	movs	r0, #10
 8003aa6:	2120      	movs	r1, #32
 8003aa8:	f7ff ff5a 	bl	8003960 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003aac:	2009      	movs	r0, #9
 8003aae:	2120      	movs	r1, #32
 8003ab0:	4622      	mov	r2, r4
 8003ab2:	f7ff ff55 	bl	8003960 <DXL_send_word>
}
 8003ab6:	bd10      	pop	{r4, pc}
 8003ab8:	200000c4 	.word	0x200000c4

08003abc <set_IR_position>:

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 8003abc:	b500      	push	{lr}
 8003abe:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003ac0:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 8003ac4:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	bf28      	it	cs
 8003aca:	461a      	movcs	r2, r3
 8003acc:	2002      	movs	r0, #2
 8003ace:	211e      	movs	r1, #30
 8003ad0:	f7ff ff46 	bl	8003960 <DXL_send_word>

}
 8003ad4:	b001      	add	sp, #4
 8003ad6:	bd00      	pop	{pc}

08003ad8 <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 8003ad8:	b510      	push	{r4, lr}
 8003ada:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 8003adc:	ac01      	add	r4, sp, #4
 8003ade:	4620      	mov	r0, r4
 8003ae0:	f000 f982 	bl	8003de8 <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003ae4:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003ae8:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003aea:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 8003aec:	4819      	ldr	r0, [pc, #100]	(8003b54 <init_ADC+0x7c>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003aee:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 8003af0:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003af2:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003af4:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8003af8:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003afc:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003afe:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8003b02:	f000 f94d 	bl	8003da0 <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b06:	4813      	ldr	r0, [pc, #76]	(8003b54 <init_ADC+0x7c>)
 8003b08:	210a      	movs	r1, #10
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	2307      	movs	r3, #7
 8003b0e:	f000 f9cf 	bl	8003eb0 <ADC_RegularChannelConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003b12:	4810      	ldr	r0, [pc, #64]	(8003b54 <init_ADC+0x7c>)
 8003b14:	2101      	movs	r1, #1
 8003b16:	f000 f971 	bl	8003dfc <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003b1a:	480e      	ldr	r0, [pc, #56]	(8003b54 <init_ADC+0x7c>)
 8003b1c:	f000 f98e 	bl	8003e3c <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003b20:	480c      	ldr	r0, [pc, #48]	(8003b54 <init_ADC+0x7c>)
 8003b22:	f000 f991 	bl	8003e48 <ADC_GetResetCalibrationStatus>
 8003b26:	2800      	cmp	r0, #0
 8003b28:	d1fa      	bne.n	8003b20 <init_ADC+0x48>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003b2a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003b2e:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003b32:	f000 f98f 	bl	8003e54 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003b36:	4807      	ldr	r0, [pc, #28]	(8003b54 <init_ADC+0x7c>)
 8003b38:	f000 f992 	bl	8003e60 <ADC_GetCalibrationStatus>
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	d1fa      	bne.n	8003b36 <init_ADC+0x5e>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b40:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003b44:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003b48:	2101      	movs	r1, #1
 8003b4a:	f000 f98f 	bl	8003e6c <ADC_SoftwareStartConvCmd>
}
 8003b4e:	b006      	add	sp, #24
 8003b50:	bd10      	pop	{r4, pc}
 8003b52:	46c0      	nop			(mov r8, r8)
 8003b54:	40012400 	.word	0x40012400

08003b58 <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003b58:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003b5a:	2805      	cmp	r0, #5
 8003b5c:	d807      	bhi.n	8003b6e <sampleADC+0x16>
 8003b5e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003b62:	0008      	.short	0x0008
 8003b64:	00630036 	.word	0x00630036
 8003b68:	00bd008e 	.word	0x00bd008e
 8003b6c:	00ec      	.short	0x00ec
 8003b6e:	2400      	movs	r4, #0
 8003b70:	e109      	b.n	8003d86 <sampleADC+0x22e>
	{
		case NUM_ADC1:

			TxDString("starting ADC\n\r");
 8003b72:	4886      	ldr	r0, [pc, #536]	(8003d8c <sampleADC+0x234>)
 8003b74:	f7ff fdf0 	bl	8003758 <TxDString>
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003b78:	4885      	ldr	r0, [pc, #532]	(8003d90 <sampleADC+0x238>)
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	f000 fdde 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003b80:	4883      	ldr	r0, [pc, #524]	(8003d90 <sampleADC+0x238>)
 8003b82:	2102      	movs	r1, #2
 8003b84:	f000 fddc 	bl	8004740 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b88:	4882      	ldr	r0, [pc, #520]	(8003d94 <sampleADC+0x23c>)
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	f000 fdd8 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b90:	4880      	ldr	r0, [pc, #512]	(8003d94 <sampleADC+0x23c>)
 8003b92:	2104      	movs	r1, #4
 8003b94:	f000 fdd4 	bl	8004740 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b98:	2201      	movs	r2, #1
 8003b9a:	2307      	movs	r3, #7
 8003b9c:	210a      	movs	r1, #10
 8003b9e:	487e      	ldr	r0, [pc, #504]	(8003d98 <sampleADC+0x240>)
 8003ba0:	f000 f986 	bl	8003eb0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003ba4:	201e      	movs	r0, #30
 8003ba6:	f7ff fd6d 	bl	8003684 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003baa:	2101      	movs	r1, #1
 8003bac:	487a      	ldr	r0, [pc, #488]	(8003d98 <sampleADC+0x240>)
 8003bae:	f000 f95d 	bl	8003e6c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003bb2:	2005      	movs	r0, #5
 8003bb4:	f7ff fd66 	bl	8003684 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bb8:	4877      	ldr	r0, [pc, #476]	(8003d98 <sampleADC+0x240>)
 8003bba:	f000 f9cf 	bl	8003f5c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003bbe:	2101      	movs	r1, #1
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bc0:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003bc2:	4873      	ldr	r0, [pc, #460]	(8003d90 <sampleADC+0x238>)
 8003bc4:	f000 fdbc 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003bc8:	4871      	ldr	r0, [pc, #452]	(8003d90 <sampleADC+0x238>)
 8003bca:	2102      	movs	r1, #2
 8003bcc:	e029      	b.n	8003c22 <sampleADC+0xca>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003bce:	4870      	ldr	r0, [pc, #448]	(8003d90 <sampleADC+0x238>)
 8003bd0:	2104      	movs	r1, #4
 8003bd2:	f000 fdb3 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003bd6:	486e      	ldr	r0, [pc, #440]	(8003d90 <sampleADC+0x238>)
 8003bd8:	2108      	movs	r1, #8
 8003bda:	f000 fdb1 	bl	8004740 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003bde:	486d      	ldr	r0, [pc, #436]	(8003d94 <sampleADC+0x23c>)
 8003be0:	2102      	movs	r1, #2
 8003be2:	f000 fdab 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003be6:	486b      	ldr	r0, [pc, #428]	(8003d94 <sampleADC+0x23c>)
 8003be8:	2104      	movs	r1, #4
 8003bea:	f000 fda9 	bl	8004740 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003bee:	2201      	movs	r2, #1
 8003bf0:	2307      	movs	r3, #7
 8003bf2:	210a      	movs	r1, #10
 8003bf4:	4868      	ldr	r0, [pc, #416]	(8003d98 <sampleADC+0x240>)
 8003bf6:	f000 f95b 	bl	8003eb0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003bfa:	201e      	movs	r0, #30
 8003bfc:	f7ff fd42 	bl	8003684 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c00:	2101      	movs	r1, #1
 8003c02:	4865      	ldr	r0, [pc, #404]	(8003d98 <sampleADC+0x240>)
 8003c04:	f000 f932 	bl	8003e6c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c08:	2005      	movs	r0, #5
 8003c0a:	f7ff fd3b 	bl	8003684 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c0e:	4862      	ldr	r0, [pc, #392]	(8003d98 <sampleADC+0x240>)
 8003c10:	f000 f9a4 	bl	8003f5c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c14:	2104      	movs	r1, #4
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c16:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003c18:	485d      	ldr	r0, [pc, #372]	(8003d90 <sampleADC+0x238>)
 8003c1a:	f000 fd91 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003c1e:	485c      	ldr	r0, [pc, #368]	(8003d90 <sampleADC+0x238>)
 8003c20:	2108      	movs	r1, #8
 8003c22:	f000 fd8d 	bl	8004740 <GPIO_ResetBits>
 8003c26:	e0ae      	b.n	8003d86 <sampleADC+0x22e>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c28:	485a      	ldr	r0, [pc, #360]	(8003d94 <sampleADC+0x23c>)
 8003c2a:	2140      	movs	r1, #64
 8003c2c:	f000 fd86 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003c30:	4858      	ldr	r0, [pc, #352]	(8003d94 <sampleADC+0x23c>)
 8003c32:	2180      	movs	r1, #128
 8003c34:	f000 fd84 	bl	8004740 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c38:	4856      	ldr	r0, [pc, #344]	(8003d94 <sampleADC+0x23c>)
 8003c3a:	2102      	movs	r1, #2
 8003c3c:	f000 fd80 	bl	8004740 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c40:	4854      	ldr	r0, [pc, #336]	(8003d94 <sampleADC+0x23c>)
 8003c42:	2104      	movs	r1, #4
 8003c44:	f000 fd7a 	bl	800473c <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003c48:	2201      	movs	r2, #1
 8003c4a:	2307      	movs	r3, #7
 8003c4c:	210a      	movs	r1, #10
 8003c4e:	4852      	ldr	r0, [pc, #328]	(8003d98 <sampleADC+0x240>)
 8003c50:	f000 f92e 	bl	8003eb0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c54:	201e      	movs	r0, #30
 8003c56:	f7ff fd15 	bl	8003684 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	484e      	ldr	r0, [pc, #312]	(8003d98 <sampleADC+0x240>)
 8003c5e:	f000 f905 	bl	8003e6c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c62:	2005      	movs	r0, #5
 8003c64:	f7ff fd0e 	bl	8003684 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c68:	484b      	ldr	r0, [pc, #300]	(8003d98 <sampleADC+0x240>)
 8003c6a:	f000 f977 	bl	8003f5c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c6e:	2140      	movs	r1, #64
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c70:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003c72:	4848      	ldr	r0, [pc, #288]	(8003d94 <sampleADC+0x23c>)
 8003c74:	f000 fd64 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003c78:	4846      	ldr	r0, [pc, #280]	(8003d94 <sampleADC+0x23c>)
 8003c7a:	2180      	movs	r1, #128
 8003c7c:	e7d1      	b.n	8003c22 <sampleADC+0xca>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003c7e:	4845      	ldr	r0, [pc, #276]	(8003d94 <sampleADC+0x23c>)
 8003c80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c84:	f000 fd5a 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003c88:	4842      	ldr	r0, [pc, #264]	(8003d94 <sampleADC+0x23c>)
 8003c8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c8e:	f000 fd57 	bl	8004740 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c92:	4840      	ldr	r0, [pc, #256]	(8003d94 <sampleADC+0x23c>)
 8003c94:	2102      	movs	r1, #2
 8003c96:	f000 fd53 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c9a:	483e      	ldr	r0, [pc, #248]	(8003d94 <sampleADC+0x23c>)
 8003c9c:	2104      	movs	r1, #4
 8003c9e:	f000 fd4f 	bl	8004740 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	2307      	movs	r3, #7
 8003ca6:	2105      	movs	r1, #5
 8003ca8:	483b      	ldr	r0, [pc, #236]	(8003d98 <sampleADC+0x240>)
 8003caa:	f000 f901 	bl	8003eb0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003cae:	201e      	movs	r0, #30
 8003cb0:	f7ff fce8 	bl	8003684 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	4838      	ldr	r0, [pc, #224]	(8003d98 <sampleADC+0x240>)
 8003cb8:	f000 f8d8 	bl	8003e6c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003cbc:	2005      	movs	r0, #5
 8003cbe:	f7ff fce1 	bl	8003684 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003cc2:	4835      	ldr	r0, [pc, #212]	(8003d98 <sampleADC+0x240>)
 8003cc4:	f000 f94a 	bl	8003f5c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003cc8:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ccc:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003cce:	4831      	ldr	r0, [pc, #196]	(8003d94 <sampleADC+0x23c>)
 8003cd0:	f000 fd36 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003cd4:	482f      	ldr	r0, [pc, #188]	(8003d94 <sampleADC+0x23c>)
 8003cd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cda:	e7a2      	b.n	8003c22 <sampleADC+0xca>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003cdc:	482c      	ldr	r0, [pc, #176]	(8003d90 <sampleADC+0x238>)
 8003cde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ce2:	f000 fd2b 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003ce6:	482a      	ldr	r0, [pc, #168]	(8003d90 <sampleADC+0x238>)
 8003ce8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003cec:	f000 fd28 	bl	8004740 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003cf0:	4828      	ldr	r0, [pc, #160]	(8003d94 <sampleADC+0x23c>)
 8003cf2:	2102      	movs	r1, #2
 8003cf4:	f000 fd22 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003cf8:	4826      	ldr	r0, [pc, #152]	(8003d94 <sampleADC+0x23c>)
 8003cfa:	2104      	movs	r1, #4
 8003cfc:	f000 fd20 	bl	8004740 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003d00:	2201      	movs	r2, #1
 8003d02:	2307      	movs	r3, #7
 8003d04:	2105      	movs	r1, #5
 8003d06:	4824      	ldr	r0, [pc, #144]	(8003d98 <sampleADC+0x240>)
 8003d08:	f000 f8d2 	bl	8003eb0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003d0c:	201e      	movs	r0, #30
 8003d0e:	f7ff fcb9 	bl	8003684 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d12:	2101      	movs	r1, #1
 8003d14:	4820      	ldr	r0, [pc, #128]	(8003d98 <sampleADC+0x240>)
 8003d16:	f000 f8a9 	bl	8003e6c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003d1a:	2005      	movs	r0, #5
 8003d1c:	f7ff fcb2 	bl	8003684 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d20:	481d      	ldr	r0, [pc, #116]	(8003d98 <sampleADC+0x240>)
 8003d22:	f000 f91b 	bl	8003f5c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d26:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d2a:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003d2c:	4818      	ldr	r0, [pc, #96]	(8003d90 <sampleADC+0x238>)
 8003d2e:	f000 fd07 	bl	8004740 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003d32:	4817      	ldr	r0, [pc, #92]	(8003d90 <sampleADC+0x238>)
 8003d34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d38:	e773      	b.n	8003c22 <sampleADC+0xca>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003d3a:	4818      	ldr	r0, [pc, #96]	(8003d9c <sampleADC+0x244>)
 8003d3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d40:	f000 fcfc 	bl	800473c <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003d44:	4815      	ldr	r0, [pc, #84]	(8003d9c <sampleADC+0x244>)
 8003d46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d4a:	f000 fcf9 	bl	8004740 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003d4e:	4811      	ldr	r0, [pc, #68]	(8003d94 <sampleADC+0x23c>)
 8003d50:	2102      	movs	r1, #2
 8003d52:	f000 fcf5 	bl	8004740 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003d56:	480f      	ldr	r0, [pc, #60]	(8003d94 <sampleADC+0x23c>)
 8003d58:	2104      	movs	r1, #4
 8003d5a:	f000 fcef 	bl	800473c <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003d5e:	2201      	movs	r2, #1
 8003d60:	2307      	movs	r3, #7
 8003d62:	2105      	movs	r1, #5
 8003d64:	480c      	ldr	r0, [pc, #48]	(8003d98 <sampleADC+0x240>)
 8003d66:	f000 f8a3 	bl	8003eb0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003d6a:	201e      	movs	r0, #30
 8003d6c:	f7ff fc8a 	bl	8003684 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003d70:	2101      	movs	r1, #1
 8003d72:	4809      	ldr	r0, [pc, #36]	(8003d98 <sampleADC+0x240>)
 8003d74:	f000 f87a 	bl	8003e6c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(7);
 8003d78:	2007      	movs	r0, #7
 8003d7a:	f7ff fc83 	bl	8003684 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003d7e:	4806      	ldr	r0, [pc, #24]	(8003d98 <sampleADC+0x240>)
 8003d80:	f000 f8ec 	bl	8003f5c <ADC_GetConversionValue>
 8003d84:	4604      	mov	r4, r0
			break;

	}

	return ADCres;
}
 8003d86:	4620      	mov	r0, r4
 8003d88:	bd10      	pop	{r4, pc}
 8003d8a:	46c0      	nop			(mov r8, r8)
 8003d8c:	080063c2 	.word	0x080063c2
 8003d90:	40010800 	.word	0x40010800
 8003d94:	40011000 	.word	0x40011000
 8003d98:	40012400 	.word	0x40012400
 8003d9c:	40010c00 	.word	0x40010c00

08003da0 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003da0:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003da2:	680a      	ldr	r2, [r1, #0]
 8003da4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003da8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dac:	4313      	orrs	r3, r2
 8003dae:	790a      	ldrb	r2, [r1, #4]
 8003db0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003db4:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003db6:	68cb      	ldr	r3, [r1, #12]
 8003db8:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003dba:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	4b08      	ldr	r3, [pc, #32]	(8003de4 <ADC_Init+0x44>)
 8003dc2:	ea0c 0303 	and.w	r3, ip, r3
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	794b      	ldrb	r3, [r1, #5]
 8003dca:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003dce:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003dd0:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003dd2:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003dd4:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003dd6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003de0:	62c2      	str	r2, [r0, #44]
}
 8003de2:	4770      	bx	lr
 8003de4:	fff1f7fd 	.word	0xfff1f7fd

08003de8 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003de8:	2300      	movs	r3, #0
 8003dea:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003dec:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003dee:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003df0:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003df2:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003df4:	2301      	movs	r3, #1
 8003df6:	7403      	strb	r3, [r0, #16]
}
 8003df8:	4770      	bx	lr
 8003dfa:	46c0      	nop			(mov r8, r8)

08003dfc <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003dfc:	b119      	cbz	r1, 8003e06 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003dfe:	6883      	ldr	r3, [r0, #8]
 8003e00:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003e04:	e002      	b.n	8003e0c <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003e06:	6883      	ldr	r3, [r0, #8]
 8003e08:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003e0c:	6083      	str	r3, [r0, #8]
  }
}
 8003e0e:	4770      	bx	lr

08003e10 <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e10:	b119      	cbz	r1, 8003e1a <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003e12:	6883      	ldr	r3, [r0, #8]
 8003e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e18:	e002      	b.n	8003e20 <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003e1a:	6883      	ldr	r3, [r0, #8]
 8003e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e20:	6083      	str	r3, [r0, #8]
  }
}
 8003e22:	4770      	bx	lr

08003e24 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003e24:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003e26:	b11a      	cbz	r2, 8003e30 <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003e28:	6843      	ldr	r3, [r0, #4]
 8003e2a:	ea41 0303 	orr.w	r3, r1, r3
 8003e2e:	e002      	b.n	8003e36 <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003e30:	6843      	ldr	r3, [r0, #4]
 8003e32:	ea23 0301 	bic.w	r3, r3, r1
 8003e36:	6043      	str	r3, [r0, #4]
  }
}
 8003e38:	4770      	bx	lr
 8003e3a:	46c0      	nop			(mov r8, r8)

08003e3c <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003e3c:	6883      	ldr	r3, [r0, #8]
 8003e3e:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003e42:	6083      	str	r3, [r0, #8]
}
 8003e44:	4770      	bx	lr
 8003e46:	46c0      	nop			(mov r8, r8)

08003e48 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003e48:	6880      	ldr	r0, [r0, #8]
 8003e4a:	08c0      	lsrs	r0, r0, #3
 8003e4c:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003e50:	4770      	bx	lr
 8003e52:	46c0      	nop			(mov r8, r8)

08003e54 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003e54:	6883      	ldr	r3, [r0, #8]
 8003e56:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003e5a:	6083      	str	r3, [r0, #8]
}
 8003e5c:	4770      	bx	lr
 8003e5e:	46c0      	nop			(mov r8, r8)

08003e60 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003e60:	6880      	ldr	r0, [r0, #8]
 8003e62:	0880      	lsrs	r0, r0, #2
 8003e64:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003e68:	4770      	bx	lr
 8003e6a:	46c0      	nop			(mov r8, r8)

08003e6c <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e6c:	b119      	cbz	r1, 8003e76 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003e6e:	6883      	ldr	r3, [r0, #8]
 8003e70:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003e74:	e002      	b.n	8003e7c <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003e76:	6883      	ldr	r3, [r0, #8]
 8003e78:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003e7c:	6083      	str	r3, [r0, #8]
  }
}
 8003e7e:	4770      	bx	lr

08003e80 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003e80:	6880      	ldr	r0, [r0, #8]
 8003e82:	0d80      	lsrs	r0, r0, #22
 8003e84:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003e88:	4770      	bx	lr
 8003e8a:	46c0      	nop			(mov r8, r8)

08003e8c <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003e8c:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003e8e:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003e90:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003e94:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003e98:	6043      	str	r3, [r0, #4]
}
 8003e9a:	4770      	bx	lr

08003e9c <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e9c:	b119      	cbz	r1, 8003ea6 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003e9e:	6843      	ldr	r3, [r0, #4]
 8003ea0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ea4:	e002      	b.n	8003eac <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003ea6:	6843      	ldr	r3, [r0, #4]
 8003ea8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003eac:	6043      	str	r3, [r0, #4]
  }
}
 8003eae:	4770      	bx	lr

08003eb0 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003eb0:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003eb2:	b530      	push	{r4, r5, lr}
 8003eb4:	4694      	mov	ip, r2
 8003eb6:	460c      	mov	r4, r1
 8003eb8:	461d      	mov	r5, r3
 8003eba:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003ebe:	d90b      	bls.n	8003ed8 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003ec0:	1912      	adds	r2, r2, r4
 8003ec2:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ec4:	2307      	movs	r3, #7
 8003ec6:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ec8:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003ecc:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ece:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ed2:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003ed4:	60c1      	str	r1, [r0, #12]
 8003ed6:	e009      	b.n	8003eec <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003ed8:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003eda:	2307      	movs	r3, #7
 8003edc:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ede:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003ee2:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ee4:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ee8:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003eea:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003eec:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003ef0:	d80c      	bhi.n	8003f0c <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003ef2:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003ef6:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003ef8:	231f      	movs	r3, #31
 8003efa:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003efc:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003f00:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f02:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f06:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003f08:	6341      	str	r1, [r0, #52]
 8003f0a:	e01b      	b.n	8003f44 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003f0c:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003f10:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003f14:	d80b      	bhi.n	8003f2e <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003f16:	4462      	add	r2, ip
 8003f18:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f1a:	231f      	movs	r3, #31
 8003f1c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f1e:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003f22:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f24:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f28:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003f2a:	6301      	str	r1, [r0, #48]
 8003f2c:	e00a      	b.n	8003f44 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003f2e:	4462      	add	r2, ip
 8003f30:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f32:	231f      	movs	r3, #31
 8003f34:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f36:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003f3a:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003f3c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003f40:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003f42:	62c1      	str	r1, [r0, #44]
  }
}
 8003f44:	bd30      	pop	{r4, r5, pc}
 8003f46:	46c0      	nop			(mov r8, r8)

08003f48 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f48:	b119      	cbz	r1, 8003f52 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003f4a:	6883      	ldr	r3, [r0, #8]
 8003f4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f50:	e002      	b.n	8003f58 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003f52:	6883      	ldr	r3, [r0, #8]
 8003f54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003f58:	6083      	str	r3, [r0, #8]
  }
}
 8003f5a:	4770      	bx	lr

08003f5c <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003f5c:	6cc0      	ldr	r0, [r0, #76]
 8003f5e:	b280      	uxth	r0, r0
}
 8003f60:	4770      	bx	lr
 8003f62:	46c0      	nop			(mov r8, r8)

08003f64 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003f64:	4b01      	ldr	r3, [pc, #4]	(8003f6c <ADC_GetDualModeConversionValue+0x8>)
 8003f66:	6818      	ldr	r0, [r3, #0]
}
 8003f68:	4770      	bx	lr
 8003f6a:	46c0      	nop			(mov r8, r8)
 8003f6c:	4001244c 	.word	0x4001244c

08003f70 <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f70:	b119      	cbz	r1, 8003f7a <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003f72:	6843      	ldr	r3, [r0, #4]
 8003f74:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f78:	e002      	b.n	8003f80 <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003f7a:	6843      	ldr	r3, [r0, #4]
 8003f7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f80:	6043      	str	r3, [r0, #4]
  }
}
 8003f82:	4770      	bx	lr

08003f84 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f84:	b119      	cbz	r1, 8003f8e <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003f86:	6843      	ldr	r3, [r0, #4]
 8003f88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f8c:	e002      	b.n	8003f94 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003f8e:	6843      	ldr	r3, [r0, #4]
 8003f90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f94:	6043      	str	r3, [r0, #4]
  }
}
 8003f96:	4770      	bx	lr

08003f98 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003f98:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003f9e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003fa0:	6081      	str	r1, [r0, #8]
}
 8003fa2:	4770      	bx	lr

08003fa4 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fa4:	b119      	cbz	r1, 8003fae <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003fa6:	6883      	ldr	r3, [r0, #8]
 8003fa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fac:	e002      	b.n	8003fb4 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003fae:	6883      	ldr	r3, [r0, #8]
 8003fb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fb4:	6083      	str	r3, [r0, #8]
  }
}
 8003fb6:	4770      	bx	lr

08003fb8 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fb8:	b119      	cbz	r1, 8003fc2 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003fba:	6883      	ldr	r3, [r0, #8]
 8003fbc:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003fc0:	e002      	b.n	8003fc8 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003fc2:	6883      	ldr	r3, [r0, #8]
 8003fc4:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003fc8:	6083      	str	r3, [r0, #8]
  }
}
 8003fca:	4770      	bx	lr

08003fcc <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8003fcc:	6880      	ldr	r0, [r0, #8]
 8003fce:	0d40      	lsrs	r0, r0, #21
 8003fd0:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003fd4:	4770      	bx	lr
 8003fd6:	46c0      	nop			(mov r8, r8)

08003fd8 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003fd8:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003fda:	b530      	push	{r4, r5, lr}
 8003fdc:	468c      	mov	ip, r1
 8003fde:	4615      	mov	r5, r2
 8003fe0:	461c      	mov	r4, r3
 8003fe2:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003fe6:	d90b      	bls.n	8004000 <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003fe8:	4462      	add	r2, ip
 8003fea:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003fec:	2307      	movs	r3, #7
 8003fee:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ff0:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003ff4:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003ff6:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003ffa:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003ffc:	60c1      	str	r1, [r0, #12]
 8003ffe:	e009      	b.n	8004014 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8004000:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8004002:	2307      	movs	r3, #7
 8004004:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004006:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800400a:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 800400c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8004010:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8004012:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8004014:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8004016:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8004018:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 800401c:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8004020:	442a      	add	r2, r5
 8004022:	3203      	adds	r2, #3
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800402a:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 800402c:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8004030:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8004034:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8004036:	6383      	str	r3, [r0, #56]
}
 8004038:	bd30      	pop	{r4, r5, pc}
 800403a:	46c0      	nop			(mov r8, r8)

0800403c <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800403c:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 800403e:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8004040:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8004044:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8004048:	6383      	str	r3, [r0, #56]
}
 800404a:	4770      	bx	lr

0800404c <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 800404c:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 800404e:	500a      	str	r2, [r1, r0]
}
 8004050:	b002      	add	sp, #8
 8004052:	4770      	bx	lr

08004054 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8004054:	b082      	sub	sp, #8
 8004056:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8004058:	3028      	adds	r0, #40
 800405a:	5840      	ldr	r0, [r0, r1]
 800405c:	b280      	uxth	r0, r0
}
 800405e:	b002      	add	sp, #8
 8004060:	4770      	bx	lr
 8004062:	46c0      	nop			(mov r8, r8)

08004064 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004064:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8004066:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800406a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 800406e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004070:	6041      	str	r1, [r0, #4]
}
 8004072:	4770      	bx	lr

08004074 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8004074:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8004076:	6282      	str	r2, [r0, #40]
}
 8004078:	4770      	bx	lr
 800407a:	46c0      	nop			(mov r8, r8)

0800407c <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800407c:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 800407e:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8004082:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004084:	6041      	str	r1, [r0, #4]
}
 8004086:	4770      	bx	lr

08004088 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004088:	b120      	cbz	r0, 8004094 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 800408a:	4a05      	ldr	r2, [pc, #20]	(80040a0 <ADC_TempSensorVrefintCmd+0x18>)
 800408c:	6893      	ldr	r3, [r2, #8]
 800408e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004092:	e003      	b.n	800409c <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8004094:	4a02      	ldr	r2, [pc, #8]	(80040a0 <ADC_TempSensorVrefintCmd+0x18>)
 8004096:	6893      	ldr	r3, [r2, #8]
 8004098:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800409c:	6093      	str	r3, [r2, #8]
  }
}
 800409e:	4770      	bx	lr
 80040a0:	40012400 	.word	0x40012400

080040a4 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 80040a4:	6803      	ldr	r3, [r0, #0]
 80040a6:	4219      	tst	r1, r3
 80040a8:	bf0c      	ite	eq
 80040aa:	2000      	moveq	r0, #0
 80040ac:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 80040ae:	4770      	bx	lr

080040b0 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 80040b0:	ea6f 0101 	mvn.w	r1, r1
 80040b4:	6001      	str	r1, [r0, #0]
}
 80040b6:	4770      	bx	lr

080040b8 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 80040b8:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 80040ba:	6803      	ldr	r3, [r0, #0]
 80040bc:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 80040c0:	d101      	bne.n	80040c6 <ADC_GetITStatus+0xe>
 80040c2:	2000      	movs	r0, #0
 80040c4:	e004      	b.n	80040d0 <ADC_GetITStatus+0x18>
 80040c6:	b2cb      	uxtb	r3, r1
 80040c8:	4213      	tst	r3, r2
 80040ca:	bf0c      	ite	eq
 80040cc:	2000      	moveq	r0, #0
 80040ce:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 80040d0:	4770      	bx	lr
 80040d2:	46c0      	nop			(mov r8, r8)

080040d4 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 80040d4:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 80040d8:	6001      	str	r1, [r0, #0]
}
 80040da:	4770      	bx	lr

080040dc <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80040dc:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 80040de:	4b14      	ldr	r3, [pc, #80]	(8004130 <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80040e0:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 80040e2:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80040e4:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 80040e6:	d00f      	beq.n	8004108 <ADC_DeInit+0x2c>
 80040e8:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80040ec:	4298      	cmp	r0, r3
 80040ee:	d013      	beq.n	8004118 <ADC_DeInit+0x3c>
 80040f0:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 80040f4:	4298      	cmp	r0, r3
 80040f6:	d119      	bne.n	800412c <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80040f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80040fc:	2101      	movs	r1, #1
 80040fe:	f000 ff8d 	bl	800501c <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8004102:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004106:	e00e      	b.n	8004126 <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8004108:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800410c:	2101      	movs	r1, #1
 800410e:	f000 ff85 	bl	800501c <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8004112:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004116:	e006      	b.n	8004126 <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8004118:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800411c:	2101      	movs	r1, #1
 800411e:	f000 ff7d 	bl	800501c <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8004122:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004126:	2100      	movs	r1, #0
 8004128:	f000 ff78 	bl	800501c <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 800412c:	b003      	add	sp, #12
 800412e:	bd00      	pop	{pc}
 8004130:	40012800 	.word	0x40012800

08004134 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8004134:	4a04      	ldr	r2, [pc, #16]	(8004148 <FLASH_SetLatency+0x14>)
 8004136:	6813      	ldr	r3, [r2, #0]
 8004138:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800413c:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 800413e:	6813      	ldr	r3, [r2, #0]
 8004140:	4318      	orrs	r0, r3
 8004142:	6010      	str	r0, [r2, #0]
}
 8004144:	4770      	bx	lr
 8004146:	46c0      	nop			(mov r8, r8)
 8004148:	40022000 	.word	0x40022000

0800414c <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 800414c:	4a04      	ldr	r2, [pc, #16]	(8004160 <FLASH_HalfCycleAccessCmd+0x14>)
 800414e:	6813      	ldr	r3, [r2, #0]
 8004150:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8004154:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004156:	6813      	ldr	r3, [r2, #0]
 8004158:	4318      	orrs	r0, r3
 800415a:	6010      	str	r0, [r2, #0]
}
 800415c:	4770      	bx	lr
 800415e:	46c0      	nop			(mov r8, r8)
 8004160:	40022000 	.word	0x40022000

08004164 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004164:	4a04      	ldr	r2, [pc, #16]	(8004178 <FLASH_PrefetchBufferCmd+0x14>)
 8004166:	6813      	ldr	r3, [r2, #0]
 8004168:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800416c:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800416e:	6813      	ldr	r3, [r2, #0]
 8004170:	4318      	orrs	r0, r3
 8004172:	6010      	str	r0, [r2, #0]
}
 8004174:	4770      	bx	lr
 8004176:	46c0      	nop			(mov r8, r8)
 8004178:	40022000 	.word	0x40022000

0800417c <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 800417c:	4b03      	ldr	r3, [pc, #12]	(800418c <FLASH_Unlock+0x10>)
 800417e:	4a04      	ldr	r2, [pc, #16]	(8004190 <FLASH_Unlock+0x14>)
 8004180:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8004182:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8004186:	605a      	str	r2, [r3, #4]
}
 8004188:	4770      	bx	lr
 800418a:	46c0      	nop			(mov r8, r8)
 800418c:	40022000 	.word	0x40022000
 8004190:	45670123 	.word	0x45670123

08004194 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8004194:	4a02      	ldr	r2, [pc, #8]	(80041a0 <FLASH_Lock+0xc>)
 8004196:	6913      	ldr	r3, [r2, #16]
 8004198:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800419c:	6113      	str	r3, [r2, #16]
}
 800419e:	4770      	bx	lr
 80041a0:	40022000 	.word	0x40022000

080041a4 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80041a4:	4b01      	ldr	r3, [pc, #4]	(80041ac <FLASH_GetUserOptionByte+0x8>)
 80041a6:	69d8      	ldr	r0, [r3, #28]
 80041a8:	0880      	lsrs	r0, r0, #2
}
 80041aa:	4770      	bx	lr
 80041ac:	40022000 	.word	0x40022000

080041b0 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80041b0:	4b01      	ldr	r3, [pc, #4]	(80041b8 <FLASH_GetWriteProtectionOptionByte+0x8>)
 80041b2:	6a18      	ldr	r0, [r3, #32]
}
 80041b4:	4770      	bx	lr
 80041b6:	46c0      	nop			(mov r8, r8)
 80041b8:	40022000 	.word	0x40022000

080041bc <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80041bc:	4b02      	ldr	r3, [pc, #8]	(80041c8 <FLASH_GetReadOutProtectionStatus+0xc>)
 80041be:	69d8      	ldr	r0, [r3, #28]
 80041c0:	0840      	lsrs	r0, r0, #1
 80041c2:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80041c6:	4770      	bx	lr
 80041c8:	40022000 	.word	0x40022000

080041cc <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80041cc:	4b02      	ldr	r3, [pc, #8]	(80041d8 <FLASH_GetPrefetchBufferStatus+0xc>)
 80041ce:	6818      	ldr	r0, [r3, #0]
 80041d0:	0940      	lsrs	r0, r0, #5
 80041d2:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80041d6:	4770      	bx	lr
 80041d8:	40022000 	.word	0x40022000

080041dc <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80041dc:	b121      	cbz	r1, 80041e8 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80041de:	4a05      	ldr	r2, [pc, #20]	(80041f4 <FLASH_ITConfig+0x18>)
 80041e0:	6913      	ldr	r3, [r2, #16]
 80041e2:	ea40 0303 	orr.w	r3, r0, r3
 80041e6:	e003      	b.n	80041f0 <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80041e8:	4a02      	ldr	r2, [pc, #8]	(80041f4 <FLASH_ITConfig+0x18>)
 80041ea:	6913      	ldr	r3, [r2, #16]
 80041ec:	ea23 0300 	bic.w	r3, r3, r0
 80041f0:	6113      	str	r3, [r2, #16]
  }
}
 80041f2:	4770      	bx	lr
 80041f4:	40022000 	.word	0x40022000

080041f8 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80041f8:	2801      	cmp	r0, #1
 80041fa:	d104      	bne.n	8004206 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80041fc:	4b05      	ldr	r3, [pc, #20]	(8004214 <FLASH_GetFlagStatus+0x1c>)
 80041fe:	69db      	ldr	r3, [r3, #28]
 8004200:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8004204:	e005      	b.n	8004212 <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8004206:	4b03      	ldr	r3, [pc, #12]	(8004214 <FLASH_GetFlagStatus+0x1c>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	4218      	tst	r0, r3
 800420c:	bf0c      	ite	eq
 800420e:	2000      	moveq	r0, #0
 8004210:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8004212:	4770      	bx	lr
 8004214:	40022000 	.word	0x40022000

08004218 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004218:	4b01      	ldr	r3, [pc, #4]	(8004220 <FLASH_ClearFlag+0x8>)
 800421a:	60d8      	str	r0, [r3, #12]
}
 800421c:	4770      	bx	lr
 800421e:	46c0      	nop			(mov r8, r8)
 8004220:	40022000 	.word	0x40022000

08004224 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004224:	4a09      	ldr	r2, [pc, #36]	(800424c <FLASH_GetStatus+0x28>)
 8004226:	68d3      	ldr	r3, [r2, #12]
 8004228:	f013 0f01 	tst.w	r3, #1	; 0x1
 800422c:	d001      	beq.n	8004232 <FLASH_GetStatus+0xe>
 800422e:	2001      	movs	r0, #1
 8004230:	e00b      	b.n	800424a <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004232:	68d3      	ldr	r3, [r2, #12]
 8004234:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004238:	d001      	beq.n	800423e <FLASH_GetStatus+0x1a>
 800423a:	2002      	movs	r0, #2
 800423c:	e005      	b.n	800424a <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800423e:	68d3      	ldr	r3, [r2, #12]
 8004240:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004244:	bf14      	ite	ne
 8004246:	2003      	movne	r0, #3
 8004248:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800424a:	4770      	bx	lr
 800424c:	40022000 	.word	0x40022000

08004250 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004250:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004252:	4a23      	ldr	r2, [pc, #140]	(80042e0 <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004254:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004256:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004258:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800425a:	f013 0f01 	tst.w	r3, #1	; 0x1
 800425e:	d001      	beq.n	8004264 <FLASH_WaitForLastOperation+0x14>
 8004260:	2001      	movs	r0, #1
 8004262:	e02a      	b.n	80042ba <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004264:	68d3      	ldr	r3, [r2, #12]
 8004266:	f013 0f04 	tst.w	r3, #4	; 0x4
 800426a:	d001      	beq.n	8004270 <FLASH_WaitForLastOperation+0x20>
 800426c:	2002      	movs	r0, #2
 800426e:	e024      	b.n	80042ba <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004270:	68d3      	ldr	r3, [r2, #12]
 8004272:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004276:	bf14      	ite	ne
 8004278:	2003      	movne	r0, #3
 800427a:	2004      	moveq	r0, #4
 800427c:	e01d      	b.n	80042ba <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800427e:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8004280:	f8cd c004 	str.w	ip, [sp, #4]
 8004284:	e002      	b.n	800428c <FLASH_WaitForLastOperation+0x3c>
 8004286:	9b01      	ldr	r3, [sp, #4]
 8004288:	3b01      	subs	r3, #1
 800428a:	9301      	str	r3, [sp, #4]
 800428c:	9b01      	ldr	r3, [sp, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f9      	bne.n	8004286 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004292:	68d3      	ldr	r3, [r2, #12]
 8004294:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004298:	d001      	beq.n	800429e <FLASH_WaitForLastOperation+0x4e>
 800429a:	2001      	movs	r0, #1
 800429c:	e00b      	b.n	80042b6 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800429e:	68d3      	ldr	r3, [r2, #12]
 80042a0:	f013 0f04 	tst.w	r3, #4	; 0x4
 80042a4:	d001      	beq.n	80042aa <FLASH_WaitForLastOperation+0x5a>
 80042a6:	2002      	movs	r0, #2
 80042a8:	e005      	b.n	80042b6 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80042aa:	68d3      	ldr	r3, [r2, #12]
 80042ac:	f013 0f10 	tst.w	r3, #16	; 0x10
 80042b0:	bf14      	ite	ne
 80042b2:	2003      	movne	r0, #3
 80042b4:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80042b6:	3901      	subs	r1, #1
 80042b8:	e003      	b.n	80042c2 <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80042ba:	4a09      	ldr	r2, [pc, #36]	(80042e0 <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80042bc:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 80042be:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80042c2:	1e0b      	subs	r3, r1, #0
 80042c4:	bf18      	it	ne
 80042c6:	2301      	movne	r3, #1
 80042c8:	2801      	cmp	r0, #1
 80042ca:	bf14      	ite	ne
 80042cc:	2300      	movne	r3, #0
 80042ce:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1d3      	bne.n	800427e <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 80042d6:	2900      	cmp	r1, #0
 80042d8:	bf08      	it	eq
 80042da:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 80042dc:	b002      	add	sp, #8
 80042de:	bd10      	pop	{r4, pc}
 80042e0:	40022000 	.word	0x40022000

080042e4 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80042e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80042e6:	4b13      	ldr	r3, [pc, #76]	(8004334 <FLASH_UserOptionByteConfig+0x50>)
 80042e8:	4c13      	ldr	r4, [pc, #76]	(8004338 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80042ea:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80042ec:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 80042ee:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80042f2:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 80042f4:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042f6:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80042f8:	460e      	mov	r6, r1
 80042fa:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042fc:	f7ff ffa8 	bl	8004250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004300:	2804      	cmp	r0, #4
 8004302:	d115      	bne.n	8004330 <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004304:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004306:	4a0d      	ldr	r2, [pc, #52]	(800433c <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004308:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800430c:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800430e:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 8004312:	ea46 0303 	orr.w	r3, r6, r3
 8004316:	ea47 0303 	orr.w	r3, r7, r3
 800431a:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800431c:	200f      	movs	r0, #15
 800431e:	f7ff ff97 	bl	8004250 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004322:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004324:	bf1f      	itttt	ne
 8004326:	6922      	ldrne	r2, [r4, #16]
 8004328:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 800432c:	4013      	andne	r3, r2
 800432e:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004330:	b001      	add	sp, #4
 8004332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004334:	45670123 	.word	0x45670123
 8004338:	40022000 	.word	0x40022000
 800433c:	1ffff800 	.word	0x1ffff800

08004340 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004340:	b530      	push	{r4, r5, lr}
 8004342:	4605      	mov	r5, r0
 8004344:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004346:	f640 70ff 	movw	r0, #4095	; 0xfff
 800434a:	f7ff ff81 	bl	8004250 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800434e:	2804      	cmp	r0, #4
 8004350:	d13c      	bne.n	80043cc <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004352:	4c1f      	ldr	r4, [pc, #124]	(80043d0 <FLASH_ReadOutProtection+0x90>)
 8004354:	4b1f      	ldr	r3, [pc, #124]	(80043d4 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004356:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800435a:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800435c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004360:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8004362:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004364:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8004366:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800436a:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 800436c:	6923      	ldr	r3, [r4, #16]
 800436e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004372:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004374:	f7ff ff6c 	bl	8004250 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8004378:	2804      	cmp	r0, #4
 800437a:	d120      	bne.n	80043be <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800437c:	6923      	ldr	r3, [r4, #16]
 800437e:	f641 72df 	movw	r2, #8159	; 0x1fdf
 8004382:	ea03 0202 	and.w	r2, r3, r2
 8004386:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004388:	6923      	ldr	r3, [r4, #16]
 800438a:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800438e:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 8004390:	b11d      	cbz	r5, 800439a <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 8004392:	4b11      	ldr	r3, [pc, #68]	(80043d8 <FLASH_ReadOutProtection+0x98>)
 8004394:	f04f 0200 	mov.w	r2, #0	; 0x0
 8004398:	e002      	b.n	80043a0 <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 800439a:	4b0f      	ldr	r3, [pc, #60]	(80043d8 <FLASH_ReadOutProtection+0x98>)
 800439c:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80043a0:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80043a2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80043a6:	f7ff ff53 	bl	8004250 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80043aa:	2801      	cmp	r0, #1
 80043ac:	d00e      	beq.n	80043cc <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80043ae:	4908      	ldr	r1, [pc, #32]	(80043d0 <FLASH_ReadOutProtection+0x90>)
 80043b0:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80043b4:	690a      	ldr	r2, [r1, #16]
 80043b6:	ea02 0303 	and.w	r3, r2, r3
 80043ba:	610b      	str	r3, [r1, #16]
 80043bc:	e006      	b.n	80043cc <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80043be:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80043c0:	bf1f      	itttt	ne
 80043c2:	6922      	ldrne	r2, [r4, #16]
 80043c4:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80043c8:	4013      	andne	r3, r2
 80043ca:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80043cc:	b001      	add	sp, #4
 80043ce:	bd30      	pop	{r4, r5, pc}
 80043d0:	40022000 	.word	0x40022000
 80043d4:	45670123 	.word	0x45670123
 80043d8:	1ffff800 	.word	0x1ffff800

080043dc <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80043dc:	b510      	push	{r4, lr}
 80043de:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043e0:	200f      	movs	r0, #15
 80043e2:	f7ff ff35 	bl	8004250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80043e6:	2804      	cmp	r0, #4
 80043e8:	d150      	bne.n	800448c <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043ea:	4a29      	ldr	r2, [pc, #164]	(8004490 <FLASH_EnableWriteProtection+0xb4>)
 80043ec:	4b29      	ldr	r3, [pc, #164]	(8004494 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 80043ee:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043f2:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80043f4:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80043f8:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 80043fa:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 80043fc:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80043fe:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 8004402:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004404:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8004406:	d004      	beq.n	8004412 <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8004408:	4b23      	ldr	r3, [pc, #140]	(8004498 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800440a:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 800440c:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800440e:	f7ff ff1f 	bl	8004250 <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8004412:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8004416:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004418:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800441c:	bf18      	it	ne
 800441e:	2301      	movne	r3, #1
 8004420:	2804      	cmp	r0, #4
 8004422:	bf14      	ite	ne
 8004424:	2300      	movne	r3, #0
 8004426:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800442a:	b123      	cbz	r3, 8004436 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 800442c:	4b1a      	ldr	r3, [pc, #104]	(8004498 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800442e:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004430:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004432:	f7ff ff0d 	bl	8004250 <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8004436:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 800443a:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 800443c:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004440:	bf18      	it	ne
 8004442:	2301      	movne	r3, #1
 8004444:	2804      	cmp	r0, #4
 8004446:	bf14      	ite	ne
 8004448:	2300      	movne	r3, #0
 800444a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800444e:	b123      	cbz	r3, 800445a <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8004450:	4b11      	ldr	r3, [pc, #68]	(8004498 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004452:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004454:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004456:	f7ff fefb 	bl	8004250 <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 800445a:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800445c:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004460:	bf18      	it	ne
 8004462:	2301      	movne	r3, #1
 8004464:	2804      	cmp	r0, #4
 8004466:	bf14      	ite	ne
 8004468:	2300      	movne	r3, #0
 800446a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800446e:	b123      	cbz	r3, 800447a <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 8004470:	4b09      	ldr	r3, [pc, #36]	(8004498 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004472:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8004474:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004476:	f7ff feeb 	bl	8004250 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 800447a:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 800447c:	bf1f      	itttt	ne
 800447e:	4904      	ldrne	r1, [pc, #16]	(8004490 <FLASH_EnableWriteProtection+0xb4>)
 8004480:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004484:	690a      	ldrne	r2, [r1, #16]
 8004486:	4013      	andne	r3, r2
 8004488:	bf18      	it	ne
 800448a:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 800448c:	bd10      	pop	{r4, pc}
 800448e:	46c0      	nop			(mov r8, r8)
 8004490:	40022000 	.word	0x40022000
 8004494:	45670123 	.word	0x45670123
 8004498:	1ffff800 	.word	0x1ffff800

0800449c <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 800449c:	b570      	push	{r4, r5, r6, lr}
 800449e:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044a0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80044a2:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044a4:	f7ff fed4 	bl	8004250 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80044a8:	2804      	cmp	r0, #4
 80044aa:	d114      	bne.n	80044d6 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044ac:	4c0a      	ldr	r4, [pc, #40]	(80044d8 <FLASH_ProgramOptionByteData+0x3c>)
 80044ae:	4b0b      	ldr	r3, [pc, #44]	(80044dc <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044b0:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044b2:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80044b4:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80044b8:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80044ba:	6923      	ldr	r3, [r4, #16]
 80044bc:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80044c0:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80044c2:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044c4:	f7ff fec4 	bl	8004250 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80044c8:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80044ca:	bf1f      	itttt	ne
 80044cc:	6922      	ldrne	r2, [r4, #16]
 80044ce:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044d2:	4013      	andne	r3, r2
 80044d4:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80044d6:	bd70      	pop	{r4, r5, r6, pc}
 80044d8:	40022000 	.word	0x40022000
 80044dc:	45670123 	.word	0x45670123

080044e0 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80044e0:	b570      	push	{r4, r5, r6, lr}
 80044e2:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044e4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80044e6:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044e8:	f7ff feb2 	bl	8004250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80044ec:	2804      	cmp	r0, #4
 80044ee:	d10f      	bne.n	8004510 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80044f0:	4c08      	ldr	r4, [pc, #32]	(8004514 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044f2:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80044f4:	6923      	ldr	r3, [r4, #16]
 80044f6:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80044fa:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 80044fc:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044fe:	f7ff fea7 	bl	8004250 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004502:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004504:	bf1f      	itttt	ne
 8004506:	6922      	ldrne	r2, [r4, #16]
 8004508:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 800450c:	4013      	andne	r3, r2
 800450e:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004510:	bd70      	pop	{r4, r5, r6, pc}
 8004512:	46c0      	nop			(mov r8, r8)
 8004514:	40022000 	.word	0x40022000

08004518 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004518:	b570      	push	{r4, r5, r6, lr}
 800451a:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800451c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800451e:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004520:	f7ff fe96 	bl	8004250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004524:	2804      	cmp	r0, #4
 8004526:	d117      	bne.n	8004558 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004528:	4c0c      	ldr	r4, [pc, #48]	(800455c <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800452a:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800452c:	6923      	ldr	r3, [r4, #16]
 800452e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004532:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004534:	b2ab      	uxth	r3, r5
 8004536:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004538:	f7ff fe8a 	bl	8004250 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 800453c:	2804      	cmp	r0, #4
 800453e:	d104      	bne.n	800454a <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8004540:	0c2b      	lsrs	r3, r5, #16
 8004542:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004544:	200f      	movs	r0, #15
 8004546:	f7ff fe83 	bl	8004250 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800454a:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 800454c:	bf1f      	itttt	ne
 800454e:	6922      	ldrne	r2, [r4, #16]
 8004550:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004554:	4013      	andne	r3, r2
 8004556:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004558:	bd70      	pop	{r4, r5, r6, pc}
 800455a:	46c0      	nop			(mov r8, r8)
 800455c:	40022000 	.word	0x40022000

08004560 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004560:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004562:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004566:	f7ff fe73 	bl	8004250 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800456a:	2804      	cmp	r0, #4
 800456c:	d12c      	bne.n	80045c8 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800456e:	4c17      	ldr	r4, [pc, #92]	(80045cc <FLASH_EraseOptionBytes+0x6c>)
 8004570:	4b17      	ldr	r3, [pc, #92]	(80045d0 <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004572:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004576:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004578:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800457c:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800457e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004580:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004582:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004586:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004588:	6923      	ldr	r3, [r4, #16]
 800458a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800458e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004590:	f7ff fe5e 	bl	8004250 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8004594:	2804      	cmp	r0, #4
 8004596:	d110      	bne.n	80045ba <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004598:	6922      	ldr	r2, [r4, #16]
 800459a:	f641 73df 	movw	r3, #8159	; 0x1fdf
 800459e:	ea02 0303 	and.w	r3, r2, r3
 80045a2:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80045a4:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045a6:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80045aa:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80045ae:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045b0:	4b08      	ldr	r3, [pc, #32]	(80045d4 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045b2:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80045b4:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80045b6:	f7ff fe4b 	bl	8004250 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80045ba:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80045bc:	bf1f      	itttt	ne
 80045be:	6922      	ldrne	r2, [r4, #16]
 80045c0:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80045c4:	4013      	andne	r3, r2
 80045c6:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80045c8:	bd10      	pop	{r4, pc}
 80045ca:	46c0      	nop			(mov r8, r8)
 80045cc:	40022000 	.word	0x40022000
 80045d0:	45670123 	.word	0x45670123
 80045d4:	1ffff800 	.word	0x1ffff800

080045d8 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80045d8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80045da:	f640 70ff 	movw	r0, #4095	; 0xfff
 80045de:	f7ff fe37 	bl	8004250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80045e2:	2804      	cmp	r0, #4
 80045e4:	d113      	bne.n	800460e <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80045e6:	4c0a      	ldr	r4, [pc, #40]	(8004610 <FLASH_EraseAllPages+0x38>)
 80045e8:	6923      	ldr	r3, [r4, #16]
 80045ea:	4303      	orrs	r3, r0
 80045ec:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80045ee:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80045f0:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 80045f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045f8:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80045fa:	301b      	adds	r0, #27
 80045fc:	f7ff fe28 	bl	8004250 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004600:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8004602:	bf1f      	itttt	ne
 8004604:	6922      	ldrne	r2, [r4, #16]
 8004606:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 800460a:	4013      	andne	r3, r2
 800460c:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800460e:	bd10      	pop	{r4, pc}
 8004610:	40022000 	.word	0x40022000

08004614 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8004614:	b530      	push	{r4, r5, lr}
 8004616:	4605      	mov	r5, r0
 8004618:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800461a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800461e:	f7ff fe17 	bl	8004250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004622:	2804      	cmp	r0, #4
 8004624:	d115      	bne.n	8004652 <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004626:	4c0c      	ldr	r4, [pc, #48]	(8004658 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004628:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800462c:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800462e:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004630:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004634:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004636:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004638:	6923      	ldr	r3, [r4, #16]
 800463a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800463e:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004640:	f7ff fe06 	bl	8004250 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004644:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004646:	bf1f      	itttt	ne
 8004648:	6922      	ldrne	r2, [r4, #16]
 800464a:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 800464e:	4013      	andne	r3, r2
 8004650:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004652:	b001      	add	sp, #4
 8004654:	bd30      	pop	{r4, r5, pc}
 8004656:	46c0      	nop			(mov r8, r8)
 8004658:	40022000 	.word	0x40022000

0800465c <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800465c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800465e:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004660:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8004662:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004666:	bf18      	it	ne
 8004668:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800466a:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800466e:	bf18      	it	ne
 8004670:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004672:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004676:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004678:	d01e      	beq.n	80046b8 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 800467a:	6804      	ldr	r4, [r0, #0]
 800467c:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 800467e:	2201      	movs	r2, #1
 8004680:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004684:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 8004688:	459c      	cmp	ip, r3
 800468a:	d111      	bne.n	80046b0 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 800468c:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 800468e:	230f      	movs	r3, #15
 8004690:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004692:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004696:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800469a:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800469c:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 800469e:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80046a0:	bf08      	it	eq
 80046a2:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046a6:	d003      	beq.n	80046b0 <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80046a8:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80046aa:	bf08      	it	eq
 80046ac:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80046b0:	3101      	adds	r1, #1
 80046b2:	2908      	cmp	r1, #8
 80046b4:	d1e3      	bne.n	800467e <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80046b6:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80046b8:	2eff      	cmp	r6, #255
 80046ba:	d920      	bls.n	80046fe <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80046bc:	6844      	ldr	r4, [r0, #4]
 80046be:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80046c0:	2201      	movs	r2, #1
 80046c2:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80046c6:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80046ca:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 80046ce:	459c      	cmp	ip, r3
 80046d0:	d111      	bne.n	80046f6 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80046d2:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80046d4:	230f      	movs	r3, #15
 80046d6:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046d8:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046dc:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80046e0:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046e2:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80046e4:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80046e6:	bf08      	it	eq
 80046e8:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80046ec:	d003      	beq.n	80046f6 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80046ee:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 80046f0:	bf08      	it	eq
 80046f2:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80046f6:	3101      	adds	r1, #1
 80046f8:	2908      	cmp	r1, #8
 80046fa:	d1e1      	bne.n	80046c0 <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80046fc:	6044      	str	r4, [r0, #4]
  }
}
 80046fe:	b003      	add	sp, #12
 8004700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004702:	46c0      	nop			(mov r8, r8)

08004704 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004704:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004708:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800470a:	2302      	movs	r3, #2
 800470c:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800470e:	2304      	movs	r3, #4
 8004710:	70c3      	strb	r3, [r0, #3]
}
 8004712:	4770      	bx	lr

08004714 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8004714:	6883      	ldr	r3, [r0, #8]
 8004716:	4219      	tst	r1, r3
 8004718:	bf0c      	ite	eq
 800471a:	2000      	moveq	r0, #0
 800471c:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800471e:	4770      	bx	lr

08004720 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8004720:	6880      	ldr	r0, [r0, #8]
 8004722:	b280      	uxth	r0, r0
}
 8004724:	4770      	bx	lr
 8004726:	46c0      	nop			(mov r8, r8)

08004728 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8004728:	68c3      	ldr	r3, [r0, #12]
 800472a:	4219      	tst	r1, r3
 800472c:	bf0c      	ite	eq
 800472e:	2000      	moveq	r0, #0
 8004730:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004732:	4770      	bx	lr

08004734 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004734:	68c0      	ldr	r0, [r0, #12]
 8004736:	b280      	uxth	r0, r0
}
 8004738:	4770      	bx	lr
 800473a:	46c0      	nop			(mov r8, r8)

0800473c <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800473c:	6101      	str	r1, [r0, #16]
}
 800473e:	4770      	bx	lr

08004740 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004740:	6141      	str	r1, [r0, #20]
}
 8004742:	4770      	bx	lr

08004744 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004744:	b10a      	cbz	r2, 800474a <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004746:	6101      	str	r1, [r0, #16]
 8004748:	e000      	b.n	800474c <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800474a:	6141      	str	r1, [r0, #20]
  }
}
 800474c:	4770      	bx	lr
 800474e:	46c0      	nop			(mov r8, r8)

08004750 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004750:	60c1      	str	r1, [r0, #12]
}
 8004752:	4770      	bx	lr

08004754 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004754:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004758:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800475a:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800475c:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800475e:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004760:	6983      	ldr	r3, [r0, #24]
}
 8004762:	4770      	bx	lr

08004764 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004764:	f8df c018 	ldr.w	ip, [pc, #24]	; 8004780 <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004768:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 800476c:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8004770:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004774:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8004778:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 800477a:	f8cc 1000 	str.w	r1, [ip]
}
 800477e:	4770      	bx	lr
 8004780:	40010000 	.word	0x40010000

08004784 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8004784:	4b01      	ldr	r3, [pc, #4]	(800478c <GPIO_EventOutputCmd+0x8>)
 8004786:	6018      	str	r0, [r3, #0]
}
 8004788:	4770      	bx	lr
 800478a:	46c0      	nop			(mov r8, r8)
 800478c:	4220001c 	.word	0x4220001c

08004790 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8004790:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004792:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8004796:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8004798:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800479a:	4914      	ldr	r1, [pc, #80]	(80047ec <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 800479c:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800479e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80047a2:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80047a6:	d106      	bne.n	80047b6 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80047a8:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80047aa:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80047ae:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80047b2:	604b      	str	r3, [r1, #4]
 80047b4:	e010      	b.n	80047d8 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80047b6:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80047ba:	d005      	beq.n	80047c8 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80047bc:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80047c0:	0c12      	lsrs	r2, r2, #16
 80047c2:	2303      	movs	r3, #3
 80047c4:	4093      	lsls	r3, r2
 80047c6:	e003      	b.n	80047d0 <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80047c8:	0d43      	lsrs	r3, r0, #21
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	fa14 f303 	lsls.w	r3, r4, r3
 80047d0:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80047d4:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80047d8:	b125      	cbz	r5, 80047e4 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80047da:	0d43      	lsrs	r3, r0, #21
 80047dc:	011b      	lsls	r3, r3, #4
 80047de:	fa14 f303 	lsls.w	r3, r4, r3
 80047e2:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 80047e4:	4b01      	ldr	r3, [pc, #4]	(80047ec <GPIO_PinRemapConfig+0x5c>)
 80047e6:	605a      	str	r2, [r3, #4]
}
 80047e8:	bd30      	pop	{r4, r5, pc}
 80047ea:	46c0      	nop			(mov r8, r8)
 80047ec:	40010000 	.word	0x40010000

080047f0 <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 80047f0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 80047f2:	f001 0403 	and.w	r4, r1, #3	; 0x3
 80047f6:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80047f8:	230f      	movs	r3, #15
 80047fa:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 80047fc:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80047fe:	f8df c020 	ldr.w	ip, [pc, #32]	; 8004820 <GPIO_EXTILineConfig+0x30>
 8004802:	0889      	lsrs	r1, r1, #2
 8004804:	3102      	adds	r1, #2
 8004806:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 800480a:	ea22 0203 	bic.w	r2, r2, r3
 800480e:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004812:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8004816:	4318      	orrs	r0, r3
 8004818:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 800481c:	bd10      	pop	{r4, pc}
 800481e:	46c0      	nop			(mov r8, r8)
 8004820:	40010000 	.word	0x40010000

08004824 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004824:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004826:	2001      	movs	r0, #1
 8004828:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 800482a:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800482c:	f000 fbf6 	bl	800501c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004830:	2001      	movs	r0, #1
 8004832:	2100      	movs	r1, #0
 8004834:	f000 fbf2 	bl	800501c <RCC_APB2PeriphResetCmd>
}
 8004838:	b001      	add	sp, #4
 800483a:	bd00      	pop	{pc}

0800483c <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800483c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800483e:	4b27      	ldr	r3, [pc, #156]	(80048dc <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004840:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004842:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004844:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004846:	d02b      	beq.n	80048a0 <GPIO_DeInit+0x64>
 8004848:	d80c      	bhi.n	8004864 <GPIO_DeInit+0x28>
 800484a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800484e:	4298      	cmp	r0, r3
 8004850:	d01a      	beq.n	8004888 <GPIO_DeInit+0x4c>
 8004852:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004856:	4298      	cmp	r0, r3
 8004858:	d01c      	beq.n	8004894 <GPIO_DeInit+0x58>
 800485a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800485e:	4298      	cmp	r0, r3
 8004860:	d13a      	bne.n	80048d8 <GPIO_DeInit+0x9c>
 8004862:	e00b      	b.n	800487c <GPIO_DeInit+0x40>
 8004864:	4b1e      	ldr	r3, [pc, #120]	(80048e0 <GPIO_DeInit+0xa4>)
 8004866:	4298      	cmp	r0, r3
 8004868:	d026      	beq.n	80048b8 <GPIO_DeInit+0x7c>
 800486a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800486e:	4298      	cmp	r0, r3
 8004870:	d028      	beq.n	80048c4 <GPIO_DeInit+0x88>
 8004872:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004876:	4298      	cmp	r0, r3
 8004878:	d12e      	bne.n	80048d8 <GPIO_DeInit+0x9c>
 800487a:	e017      	b.n	80048ac <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800487c:	2004      	movs	r0, #4
 800487e:	2101      	movs	r1, #1
 8004880:	f000 fbcc 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004884:	2004      	movs	r0, #4
 8004886:	e024      	b.n	80048d2 <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8004888:	2008      	movs	r0, #8
 800488a:	2101      	movs	r1, #1
 800488c:	f000 fbc6 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8004890:	2008      	movs	r0, #8
 8004892:	e01e      	b.n	80048d2 <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8004894:	2010      	movs	r0, #16
 8004896:	2101      	movs	r1, #1
 8004898:	f000 fbc0 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 800489c:	2010      	movs	r0, #16
 800489e:	e018      	b.n	80048d2 <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80048a0:	2020      	movs	r0, #32
 80048a2:	2101      	movs	r1, #1
 80048a4:	f000 fbba 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80048a8:	2020      	movs	r0, #32
 80048aa:	e012      	b.n	80048d2 <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80048ac:	2040      	movs	r0, #64
 80048ae:	2101      	movs	r1, #1
 80048b0:	f000 fbb4 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80048b4:	2040      	movs	r0, #64
 80048b6:	e00c      	b.n	80048d2 <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80048b8:	2080      	movs	r0, #128
 80048ba:	2101      	movs	r1, #1
 80048bc:	f000 fbae 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80048c0:	2080      	movs	r0, #128
 80048c2:	e006      	b.n	80048d2 <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80048c4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048c8:	2101      	movs	r1, #1
 80048ca:	f000 fba7 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80048ce:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048d2:	2100      	movs	r1, #0
 80048d4:	f000 fba2 	bl	800501c <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80048d8:	b003      	add	sp, #12
 80048da:	bd00      	pop	{pc}
 80048dc:	40011400 	.word	0x40011400
 80048e0:	40011c00 	.word	0x40011c00

080048e4 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80048e4:	4b0b      	ldr	r3, [pc, #44]	(8004914 <NVIC_DeInit+0x30>)
 80048e6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 80048ea:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80048ee:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80048f2:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 80048f4:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 80048f8:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80048fc:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004900:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004902:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004904:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004908:	3201      	adds	r2, #1
 800490a:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 800490c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004910:	d1f8      	bne.n	8004904 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8004912:	4770      	bx	lr
 8004914:	e000e100 	.word	0xe000e100

08004918 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004918:	4a09      	ldr	r2, [pc, #36]	(8004940 <NVIC_SCBDeInit+0x28>)
 800491a:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800491e:	4909      	ldr	r1, [pc, #36]	(8004944 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004920:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 8004922:	2300      	movs	r3, #0
 8004924:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004926:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8004928:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 800492a:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 800492c:	6193      	str	r3, [r2, #24]
 800492e:	61d3      	str	r3, [r2, #28]
 8004930:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 8004932:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004934:	3b01      	subs	r3, #1
 8004936:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004938:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 800493a:	6313      	str	r3, [r2, #48]
}
 800493c:	4770      	bx	lr
 800493e:	46c0      	nop			(mov r8, r8)
 8004940:	e000ed00 	.word	0xe000ed00
 8004944:	05fa0000 	.word	0x05fa0000

08004948 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004948:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 800494c:	4b02      	ldr	r3, [pc, #8]	(8004958 <NVIC_PriorityGroupConfig+0x10>)
 800494e:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 8004952:	60d8      	str	r0, [r3, #12]
}
 8004954:	4770      	bx	lr
 8004956:	46c0      	nop			(mov r8, r8)
 8004958:	e000ed00 	.word	0xe000ed00

0800495c <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800495c:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800495e:	78c3      	ldrb	r3, [r0, #3]
 8004960:	7805      	ldrb	r5, [r0, #0]
 8004962:	b35b      	cbz	r3, 80049bc <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004964:	4b1a      	ldr	r3, [pc, #104]	(80049d0 <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004966:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004968:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 800496a:	4c1a      	ldr	r4, [pc, #104]	(80049d4 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800496c:	ea6f 0202 	mvn.w	r2, r2
 8004970:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004974:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004976:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 800497a:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800497c:	230f      	movs	r3, #15
 800497e:	40d3      	lsrs	r3, r2
 8004980:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004982:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004986:	4013      	ands	r3, r2
 8004988:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800498a:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 800498c:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800498e:	22ff      	movs	r2, #255
 8004990:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004992:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004994:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8004998:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 800499c:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80049a0:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80049a2:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80049a6:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80049a8:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80049ac:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80049b0:	2301      	movs	r3, #1
 80049b2:	4093      	lsls	r3, r2
 80049b4:	0969      	lsrs	r1, r5, #5
 80049b6:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80049ba:	e008      	b.n	80049ce <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80049bc:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80049c0:	2301      	movs	r3, #1
 80049c2:	4093      	lsls	r3, r2
 80049c4:	0969      	lsrs	r1, r5, #5
 80049c6:	4a03      	ldr	r2, [pc, #12]	(80049d4 <NVIC_Init+0x78>)
 80049c8:	3120      	adds	r1, #32
 80049ca:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 80049ce:	bd30      	pop	{r4, r5, pc}
 80049d0:	e000ed00 	.word	0xe000ed00
 80049d4:	e000e100 	.word	0xe000e100

080049d8 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80049d8:	2300      	movs	r3, #0
 80049da:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80049dc:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80049de:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80049e0:	70c3      	strb	r3, [r0, #3]
}
 80049e2:	4770      	bx	lr

080049e4 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80049e4:	4b03      	ldr	r3, [pc, #12]	(80049f4 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 80049e6:	4804      	ldr	r0, [pc, #16]	(80049f8 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	ea03 0000 	and.w	r0, r3, r0
 80049ee:	0b00      	lsrs	r0, r0, #12
}
 80049f0:	4770      	bx	lr
 80049f2:	46c0      	nop			(mov r8, r8)
 80049f4:	e000ed00 	.word	0xe000ed00
 80049f8:	003ff000 	.word	0x003ff000

080049fc <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80049fc:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004a00:	2201      	movs	r2, #1
 8004a02:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004a04:	0940      	lsrs	r0, r0, #5
 8004a06:	4b05      	ldr	r3, [pc, #20]	(8004a1c <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004a08:	3040      	adds	r0, #64
 8004a0a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004a0e:	4010      	ands	r0, r2
 8004a10:	4290      	cmp	r0, r2
 8004a12:	bf14      	ite	ne
 8004a14:	2000      	movne	r0, #0
 8004a16:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004a18:	4770      	bx	lr
 8004a1a:	46c0      	nop			(mov r8, r8)
 8004a1c:	e000e100 	.word	0xe000e100

08004a20 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004a20:	4b01      	ldr	r3, [pc, #4]	(8004a28 <NVIC_SetIRQChannelPendingBit+0x8>)
 8004a22:	6018      	str	r0, [r3, #0]
}
 8004a24:	4770      	bx	lr
 8004a26:	46c0      	nop			(mov r8, r8)
 8004a28:	e000ef00 	.word	0xe000ef00

08004a2c <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004a2c:	0941      	lsrs	r1, r0, #5
 8004a2e:	2301      	movs	r3, #1
 8004a30:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004a34:	4083      	lsls	r3, r0
 8004a36:	4a02      	ldr	r2, [pc, #8]	(8004a40 <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004a38:	3160      	adds	r1, #96
 8004a3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8004a3e:	4770      	bx	lr
 8004a40:	e000e100 	.word	0xe000e100

08004a44 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004a44:	4b02      	ldr	r3, [pc, #8]	(8004a50 <NVIC_GetCurrentActiveHandler+0xc>)
 8004a46:	6858      	ldr	r0, [r3, #4]
 8004a48:	0580      	lsls	r0, r0, #22
 8004a4a:	0d80      	lsrs	r0, r0, #22
}
 8004a4c:	4770      	bx	lr
 8004a4e:	46c0      	nop			(mov r8, r8)
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004a54:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004a58:	2201      	movs	r2, #1
 8004a5a:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004a5c:	0940      	lsrs	r0, r0, #5
 8004a5e:	4b05      	ldr	r3, [pc, #20]	(8004a74 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004a60:	3080      	adds	r0, #128
 8004a62:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004a66:	4010      	ands	r0, r2
 8004a68:	4290      	cmp	r0, r2
 8004a6a:	bf14      	ite	ne
 8004a6c:	2000      	movne	r0, #0
 8004a6e:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004a70:	4770      	bx	lr
 8004a72:	46c0      	nop			(mov r8, r8)
 8004a74:	e000e100 	.word	0xe000e100

08004a78 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004a78:	4b01      	ldr	r3, [pc, #4]	(8004a80 <NVIC_GetCPUID+0x8>)
 8004a7a:	6818      	ldr	r0, [r3, #0]
}
 8004a7c:	4770      	bx	lr
 8004a7e:	46c0      	nop			(mov r8, r8)
 8004a80:	e000ed00 	.word	0xe000ed00

08004a84 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004a84:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004a88:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8004a8c:	4b01      	ldr	r3, [pc, #4]	(8004a94 <NVIC_SetVectorTable+0x10>)
 8004a8e:	4301      	orrs	r1, r0
 8004a90:	6099      	str	r1, [r3, #8]
}
 8004a92:	4770      	bx	lr
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8004a98:	4a01      	ldr	r2, [pc, #4]	(8004aa0 <NVIC_GenerateSystemReset+0x8>)
 8004a9a:	4b02      	ldr	r3, [pc, #8]	(8004aa4 <NVIC_GenerateSystemReset+0xc>)
 8004a9c:	60da      	str	r2, [r3, #12]
}
 8004a9e:	4770      	bx	lr
 8004aa0:	05fa0004 	.word	0x05fa0004
 8004aa4:	e000ed00 	.word	0xe000ed00

08004aa8 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8004aa8:	4a01      	ldr	r2, [pc, #4]	(8004ab0 <NVIC_GenerateCoreReset+0x8>)
 8004aaa:	4b02      	ldr	r3, [pc, #8]	(8004ab4 <NVIC_GenerateCoreReset+0xc>)
 8004aac:	60da      	str	r2, [r3, #12]
}
 8004aae:	4770      	bx	lr
 8004ab0:	05fa0001 	.word	0x05fa0001
 8004ab4:	e000ed00 	.word	0xe000ed00

08004ab8 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8004ab8:	b121      	cbz	r1, 8004ac4 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 8004aba:	4a05      	ldr	r2, [pc, #20]	(8004ad0 <NVIC_SystemLPConfig+0x18>)
 8004abc:	6913      	ldr	r3, [r2, #16]
 8004abe:	ea40 0303 	orr.w	r3, r0, r3
 8004ac2:	e003      	b.n	8004acc <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8004ac4:	4a02      	ldr	r2, [pc, #8]	(8004ad0 <NVIC_SystemLPConfig+0x18>)
 8004ac6:	6913      	ldr	r3, [r2, #16]
 8004ac8:	ea23 0300 	bic.w	r3, r3, r0
 8004acc:	6113      	str	r3, [r2, #16]
  }
}
 8004ace:	4770      	bx	lr
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004ad4:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004ad8:	2301      	movs	r3, #1
 8004ada:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 8004ade:	b121      	cbz	r1, 8004aea <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 8004ae0:	4a05      	ldr	r2, [pc, #20]	(8004af8 <NVIC_SystemHandlerConfig+0x24>)
 8004ae2:	6a53      	ldr	r3, [r2, #36]
 8004ae4:	ea40 0303 	orr.w	r3, r0, r3
 8004ae8:	e003      	b.n	8004af2 <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004aea:	4a03      	ldr	r2, [pc, #12]	(8004af8 <NVIC_SystemHandlerConfig+0x24>)
 8004aec:	6a53      	ldr	r3, [r2, #36]
 8004aee:	ea23 0300 	bic.w	r3, r3, r0
 8004af2:	6253      	str	r3, [r2, #36]
  }
}
 8004af4:	4770      	bx	lr
 8004af6:	46c0      	nop			(mov r8, r8)
 8004af8:	e000ed00 	.word	0xe000ed00

08004afc <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004afc:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004afe:	4c14      	ldr	r4, [pc, #80]	(8004b50 <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004b00:	68e3      	ldr	r3, [r4, #12]
 8004b02:	ea6f 0303 	mvn.w	r3, r3
 8004b06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b0a:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004b0c:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004b10:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004b14:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004b18:	fa2c f303 	lsr.w	r3, ip, r3
 8004b1c:	401a      	ands	r2, r3
 8004b1e:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004b20:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004b24:	0940      	lsrs	r0, r0, #5
 8004b26:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004b2a:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004b2e:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004b30:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004b32:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004b34:	3106      	adds	r1, #6
 8004b36:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004b3a:	ea23 030c 	bic.w	r3, r3, ip
 8004b3e:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8004b42:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004b46:	431a      	orrs	r2, r3
 8004b48:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004b4c:	bd10      	pop	{r4, pc}
 8004b4e:	46c0      	nop			(mov r8, r8)
 8004b50:	e000ed00 	.word	0xe000ed00

08004b54 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004b54:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004b56:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004b5e:	4a04      	ldr	r2, [pc, #16]	(8004b70 <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004b60:	6a50      	ldr	r0, [r2, #36]
 8004b62:	ea03 0000 	and.w	r0, r3, r0
 8004b66:	4298      	cmp	r0, r3
 8004b68:	bf14      	ite	ne
 8004b6a:	2000      	movne	r0, #0
 8004b6c:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004b6e:	4770      	bx	lr
 8004b70:	e000ed00 	.word	0xe000ed00

08004b74 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004b74:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004b78:	2301      	movs	r3, #1
 8004b7a:	4083      	lsls	r3, r0
 8004b7c:	4a02      	ldr	r2, [pc, #8]	(8004b88 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004b7e:	6851      	ldr	r1, [r2, #4]
 8004b80:	430b      	orrs	r3, r1
 8004b82:	6053      	str	r3, [r2, #4]
}
 8004b84:	4770      	bx	lr
 8004b86:	46c0      	nop			(mov r8, r8)
 8004b88:	e000ed00 	.word	0xe000ed00

08004b8c <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004b8c:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004b90:	3801      	subs	r0, #1
 8004b92:	2301      	movs	r3, #1
 8004b94:	4083      	lsls	r3, r0
 8004b96:	4a02      	ldr	r2, [pc, #8]	(8004ba0 <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004b98:	6851      	ldr	r1, [r2, #4]
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	6053      	str	r3, [r2, #4]
}
 8004b9e:	4770      	bx	lr
 8004ba0:	e000ed00 	.word	0xe000ed00

08004ba4 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004ba4:	0b80      	lsrs	r0, r0, #14
 8004ba6:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004baa:	2301      	movs	r3, #1
 8004bac:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004bae:	4a04      	ldr	r2, [pc, #16]	(8004bc0 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8004bb0:	6a50      	ldr	r0, [r2, #36]
 8004bb2:	ea03 0000 	and.w	r0, r3, r0
 8004bb6:	4298      	cmp	r0, r3
 8004bb8:	bf14      	ite	ne
 8004bba:	2000      	movne	r0, #0
 8004bbc:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004bbe:	4770      	bx	lr
 8004bc0:	e000ed00 	.word	0xe000ed00

08004bc4 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004bc4:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004bc6:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004bca:	d102      	bne.n	8004bd2 <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004bcc:	4b0d      	ldr	r3, [pc, #52]	(8004c04 <NVIC_GetFaultHandlerSources+0x40>)
 8004bce:	6ad8      	ldr	r0, [r3, #44]
 8004bd0:	e017      	b.n	8004c02 <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d113      	bne.n	8004bfe <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004bd6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004bda:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004bde:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004be0:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004be2:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004be4:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004be8:	6a99      	ldr	r1, [r3, #40]
 8004bea:	00d3      	lsls	r3, r2, #3
 8004bec:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004bf0:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004bf2:	bf14      	ite	ne
 8004bf4:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004bf8:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004bfc:	e001      	b.n	8004c02 <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004bfe:	4b01      	ldr	r3, [pc, #4]	(8004c04 <NVIC_GetFaultHandlerSources+0x40>)
 8004c00:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004c02:	4770      	bx	lr
 8004c04:	e000ed00 	.word	0xe000ed00

08004c08 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004c08:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004c0c:	bf0b      	itete	eq
 8004c0e:	4b02      	ldreq	r3, [pc, #8]	(8004c18 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004c10:	4b01      	ldrne	r3, [pc, #4]	(8004c18 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004c12:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004c14:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004c16:	4770      	bx	lr
 8004c18:	e000ed00 	.word	0xe000ed00

08004c1c <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004c1c:	b500      	push	{lr}
 8004c1e:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004c20:	f001 fb88 	bl	8006334 <__GetBASEPRI>
}
 8004c24:	b001      	add	sp, #4
 8004c26:	bd00      	pop	{pc}

08004c28 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004c28:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004c2a:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004c2c:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004c2e:	f001 fb7e 	bl	800632e <__BASEPRICONFIG>
}
 8004c32:	b001      	add	sp, #4
 8004c34:	bd00      	pop	{pc}
 8004c36:	46c0      	nop			(mov r8, r8)

08004c38 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004c38:	b500      	push	{lr}
 8004c3a:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004c3c:	f001 fb75 	bl	800632a <__RESETFAULTMASK>
}
 8004c40:	b001      	add	sp, #4
 8004c42:	bd00      	pop	{pc}

08004c44 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004c44:	b500      	push	{lr}
 8004c46:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004c48:	f001 fb6d 	bl	8006326 <__SETFAULTMASK>
}
 8004c4c:	b001      	add	sp, #4
 8004c4e:	bd00      	pop	{pc}

08004c50 <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004c50:	b500      	push	{lr}
 8004c52:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004c54:	f001 fb65 	bl	8006322 <__RESETPRIMASK>
}
 8004c58:	b001      	add	sp, #4
 8004c5a:	bd00      	pop	{pc}

08004c5c <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004c5c:	b500      	push	{lr}
 8004c5e:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004c60:	f001 fb5d 	bl	800631e <__SETPRIMASK>
}
 8004c64:	b001      	add	sp, #4
 8004c66:	bd00      	pop	{pc}

08004c68 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004c68:	4b01      	ldr	r3, [pc, #4]	(8004c70 <PWR_BackupAccessCmd+0x8>)
 8004c6a:	6018      	str	r0, [r3, #0]
}
 8004c6c:	4770      	bx	lr
 8004c6e:	46c0      	nop			(mov r8, r8)
 8004c70:	420e0020 	.word	0x420e0020

08004c74 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004c74:	4b01      	ldr	r3, [pc, #4]	(8004c7c <PWR_PVDCmd+0x8>)
 8004c76:	6018      	str	r0, [r3, #0]
}
 8004c78:	4770      	bx	lr
 8004c7a:	46c0      	nop			(mov r8, r8)
 8004c7c:	420e0010 	.word	0x420e0010

08004c80 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004c80:	4a03      	ldr	r2, [pc, #12]	(8004c90 <PWR_PVDLevelConfig+0x10>)
 8004c82:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004c84:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004c88:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004c8a:	6010      	str	r0, [r2, #0]
}
 8004c8c:	4770      	bx	lr
 8004c8e:	46c0      	nop			(mov r8, r8)
 8004c90:	40007000 	.word	0x40007000

08004c94 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004c94:	4b01      	ldr	r3, [pc, #4]	(8004c9c <PWR_WakeUpPinCmd+0x8>)
 8004c96:	6018      	str	r0, [r3, #0]
}
 8004c98:	4770      	bx	lr
 8004c9a:	46c0      	nop			(mov r8, r8)
 8004c9c:	420e00a0 	.word	0x420e00a0

08004ca0 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004ca0:	4b03      	ldr	r3, [pc, #12]	(8004cb0 <PWR_GetFlagStatus+0x10>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	4218      	tst	r0, r3
 8004ca6:	bf0c      	ite	eq
 8004ca8:	2000      	moveq	r0, #0
 8004caa:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004cac:	4770      	bx	lr
 8004cae:	46c0      	nop			(mov r8, r8)
 8004cb0:	40007000 	.word	0x40007000

08004cb4 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004cb4:	4a02      	ldr	r2, [pc, #8]	(8004cc0 <PWR_ClearFlag+0xc>)
 8004cb6:	6813      	ldr	r3, [r2, #0]
 8004cb8:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004cbc:	6013      	str	r3, [r2, #0]
}
 8004cbe:	4770      	bx	lr
 8004cc0:	40007000 	.word	0x40007000

08004cc4 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004cc4:	4a0b      	ldr	r2, [pc, #44]	(8004cf4 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004cc6:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004cc8:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004cca:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004ccc:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004cd0:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004cd2:	6813      	ldr	r3, [r2, #0]
 8004cd4:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004cd8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004cda:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004cde:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004ce2:	3210      	adds	r2, #16
 8004ce4:	6813      	ldr	r3, [r2, #0]
 8004ce6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004cea:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004cec:	f001 faf2 	bl	80062d4 <__WFI>
}
 8004cf0:	b001      	add	sp, #4
 8004cf2:	bd00      	pop	{pc}
 8004cf4:	40007000 	.word	0x40007000

08004cf8 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004cf8:	4a0c      	ldr	r2, [pc, #48]	(8004d2c <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004cfa:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004cfc:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004cfe:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004d00:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004d04:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004d06:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d08:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004d0c:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004d10:	3210      	adds	r2, #16
 8004d12:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d14:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004d16:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004d1a:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004d1c:	d102      	bne.n	8004d24 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004d1e:	f001 fad9 	bl	80062d4 <__WFI>
 8004d22:	e001      	b.n	8004d28 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004d24:	f001 fad8 	bl	80062d8 <__WFE>
  }
}
 8004d28:	b001      	add	sp, #4
 8004d2a:	bd00      	pop	{pc}
 8004d2c:	40007000 	.word	0x40007000

08004d30 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004d30:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004d32:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004d36:	4620      	mov	r0, r4
 8004d38:	2101      	movs	r1, #1
 8004d3a:	f000 f97d 	bl	8005038 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004d3e:	4620      	mov	r0, r4
 8004d40:	2100      	movs	r1, #0
 8004d42:	f000 f979 	bl	8005038 <RCC_APB1PeriphResetCmd>
}
 8004d46:	bd10      	pop	{r4, pc}

08004d48 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004d48:	4a0d      	ldr	r2, [pc, #52]	(8004d80 <RCC_DeInit+0x38>)
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004d50:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004d52:	6851      	ldr	r1, [r2, #4]
 8004d54:	4b0b      	ldr	r3, [pc, #44]	(8004d84 <RCC_DeInit+0x3c>)
 8004d56:	ea01 0303 	and.w	r3, r1, r3
 8004d5a:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004d5c:	6813      	ldr	r3, [r2, #0]
 8004d5e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d66:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004d68:	6813      	ldr	r3, [r2, #0]
 8004d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d6e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004d70:	6853      	ldr	r3, [r2, #4]
 8004d72:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004d76:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	6093      	str	r3, [r2, #8]
}
 8004d7c:	4770      	bx	lr
 8004d7e:	46c0      	nop			(mov r8, r8)
 8004d80:	40021000 	.word	0x40021000
 8004d84:	f8ff0000 	.word	0xf8ff0000

08004d88 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004d88:	4a0b      	ldr	r2, [pc, #44]	(8004db8 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004d8a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004d8e:	6813      	ldr	r3, [r2, #0]
 8004d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d94:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004d96:	6813      	ldr	r3, [r2, #0]
 8004d98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d9c:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004d9e:	d003      	beq.n	8004da8 <RCC_HSEConfig+0x20>
 8004da0:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004da4:	d107      	bne.n	8004db6 <RCC_HSEConfig+0x2e>
 8004da6:	e002      	b.n	8004dae <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004da8:	6813      	ldr	r3, [r2, #0]
 8004daa:	4303      	orrs	r3, r0
 8004dac:	e002      	b.n	8004db4 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004dae:	6813      	ldr	r3, [r2, #0]
 8004db0:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004db4:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004db6:	4770      	bx	lr
 8004db8:	40021000 	.word	0x40021000

08004dbc <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004dbc:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004dbe:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004dc0:	4909      	ldr	r1, [pc, #36]	(8004de8 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004dc2:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004dc4:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004dc6:	9b01      	ldr	r3, [sp, #4]
 8004dc8:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004dca:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004dce:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004dd0:	d103      	bne.n	8004dda <RCC_WaitForHSEStartUp+0x1e>
 8004dd2:	9b01      	ldr	r3, [sp, #4]
 8004dd4:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004dd8:	d1f4      	bne.n	8004dc4 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004dda:	4b03      	ldr	r3, [pc, #12]	(8004de8 <RCC_WaitForHSEStartUp+0x2c>)
 8004ddc:	6818      	ldr	r0, [r3, #0]
 8004dde:	0c40      	lsrs	r0, r0, #17
 8004de0:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004de4:	b002      	add	sp, #8
 8004de6:	4770      	bx	lr
 8004de8:	40021000 	.word	0x40021000

08004dec <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004dec:	4a03      	ldr	r2, [pc, #12]	(8004dfc <RCC_AdjustHSICalibrationValue+0x10>)
 8004dee:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004df0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004df4:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004df8:	6013      	str	r3, [r2, #0]
}
 8004dfa:	4770      	bx	lr
 8004dfc:	40021000 	.word	0x40021000

08004e00 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004e00:	4b01      	ldr	r3, [pc, #4]	(8004e08 <RCC_HSICmd+0x8>)
 8004e02:	6018      	str	r0, [r3, #0]
}
 8004e04:	4770      	bx	lr
 8004e06:	46c0      	nop			(mov r8, r8)
 8004e08:	42420000 	.word	0x42420000

08004e0c <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004e0c:	4a03      	ldr	r2, [pc, #12]	(8004e1c <RCC_PLLConfig+0x10>)
 8004e0e:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004e10:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004e14:	4318      	orrs	r0, r3
 8004e16:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e18:	6050      	str	r0, [r2, #4]
}
 8004e1a:	4770      	bx	lr
 8004e1c:	40021000 	.word	0x40021000

08004e20 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004e20:	4b01      	ldr	r3, [pc, #4]	(8004e28 <RCC_PLLCmd+0x8>)
 8004e22:	6018      	str	r0, [r3, #0]
}
 8004e24:	4770      	bx	lr
 8004e26:	46c0      	nop			(mov r8, r8)
 8004e28:	42420060 	.word	0x42420060

08004e2c <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004e2c:	4a03      	ldr	r2, [pc, #12]	(8004e3c <RCC_SYSCLKConfig+0x10>)
 8004e2e:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004e30:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004e34:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e36:	6050      	str	r0, [r2, #4]
}
 8004e38:	4770      	bx	lr
 8004e3a:	46c0      	nop			(mov r8, r8)
 8004e3c:	40021000 	.word	0x40021000

08004e40 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004e40:	4b02      	ldr	r3, [pc, #8]	(8004e4c <RCC_GetSYSCLKSource+0xc>)
 8004e42:	6858      	ldr	r0, [r3, #4]
 8004e44:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004e48:	4770      	bx	lr
 8004e4a:	46c0      	nop			(mov r8, r8)
 8004e4c:	40021000 	.word	0x40021000

08004e50 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004e50:	4a03      	ldr	r2, [pc, #12]	(8004e60 <RCC_HCLKConfig+0x10>)
 8004e52:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004e54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004e58:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e5a:	6050      	str	r0, [r2, #4]
}
 8004e5c:	4770      	bx	lr
 8004e5e:	46c0      	nop			(mov r8, r8)
 8004e60:	40021000 	.word	0x40021000

08004e64 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004e64:	4a03      	ldr	r2, [pc, #12]	(8004e74 <RCC_PCLK1Config+0x10>)
 8004e66:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004e68:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004e6c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e6e:	6050      	str	r0, [r2, #4]
}
 8004e70:	4770      	bx	lr
 8004e72:	46c0      	nop			(mov r8, r8)
 8004e74:	40021000 	.word	0x40021000

08004e78 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004e78:	4a03      	ldr	r2, [pc, #12]	(8004e88 <RCC_PCLK2Config+0x10>)
 8004e7a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004e7c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004e80:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004e84:	6053      	str	r3, [r2, #4]
}
 8004e86:	4770      	bx	lr
 8004e88:	40021000 	.word	0x40021000

08004e8c <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004e8c:	b121      	cbz	r1, 8004e98 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004e8e:	4a05      	ldr	r2, [pc, #20]	(8004ea4 <RCC_ITConfig+0x18>)
 8004e90:	7813      	ldrb	r3, [r2, #0]
 8004e92:	ea40 0303 	orr.w	r3, r0, r3
 8004e96:	e003      	b.n	8004ea0 <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004e98:	4a02      	ldr	r2, [pc, #8]	(8004ea4 <RCC_ITConfig+0x18>)
 8004e9a:	7813      	ldrb	r3, [r2, #0]
 8004e9c:	ea23 0300 	bic.w	r3, r3, r0
 8004ea0:	7013      	strb	r3, [r2, #0]
  }
}
 8004ea2:	4770      	bx	lr
 8004ea4:	40021009 	.word	0x40021009

08004ea8 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004ea8:	4b01      	ldr	r3, [pc, #4]	(8004eb0 <RCC_USBCLKConfig+0x8>)
 8004eaa:	6018      	str	r0, [r3, #0]
}
 8004eac:	4770      	bx	lr
 8004eae:	46c0      	nop			(mov r8, r8)
 8004eb0:	424200d8 	.word	0x424200d8

08004eb4 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004eb4:	4a03      	ldr	r2, [pc, #12]	(8004ec4 <RCC_ADCCLKConfig+0x10>)
 8004eb6:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004eb8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004ebc:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004ebe:	6050      	str	r0, [r2, #4]
}
 8004ec0:	4770      	bx	lr
 8004ec2:	46c0      	nop			(mov r8, r8)
 8004ec4:	40021000 	.word	0x40021000

08004ec8 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ec8:	4a06      	ldr	r2, [pc, #24]	(8004ee4 <RCC_LSEConfig+0x1c>)
 8004eca:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004ecc:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ece:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004ed0:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004ed2:	bf08      	it	eq
 8004ed4:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004ed6:	d003      	beq.n	8004ee0 <RCC_LSEConfig+0x18>
 8004ed8:	2804      	cmp	r0, #4
 8004eda:	d101      	bne.n	8004ee0 <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004edc:	2305      	movs	r3, #5
 8004ede:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004ee0:	4770      	bx	lr
 8004ee2:	46c0      	nop			(mov r8, r8)
 8004ee4:	40021020 	.word	0x40021020

08004ee8 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004ee8:	4b01      	ldr	r3, [pc, #4]	(8004ef0 <RCC_LSICmd+0x8>)
 8004eea:	6018      	str	r0, [r3, #0]
}
 8004eec:	4770      	bx	lr
 8004eee:	46c0      	nop			(mov r8, r8)
 8004ef0:	42420480 	.word	0x42420480

08004ef4 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004ef4:	4a02      	ldr	r2, [pc, #8]	(8004f00 <RCC_RTCCLKConfig+0xc>)
 8004ef6:	6a13      	ldr	r3, [r2, #32]
 8004ef8:	4318      	orrs	r0, r3
 8004efa:	6210      	str	r0, [r2, #32]
}
 8004efc:	4770      	bx	lr
 8004efe:	46c0      	nop			(mov r8, r8)
 8004f00:	40021000 	.word	0x40021000

08004f04 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004f04:	4b01      	ldr	r3, [pc, #4]	(8004f0c <RCC_RTCCLKCmd+0x8>)
 8004f06:	6018      	str	r0, [r3, #0]
}
 8004f08:	4770      	bx	lr
 8004f0a:	46c0      	nop			(mov r8, r8)
 8004f0c:	4242043c 	.word	0x4242043c

08004f10 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f10:	4929      	ldr	r1, [pc, #164]	(8004fb8 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004f12:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004f14:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004f16:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	d021      	beq.n	8004f62 <RCC_GetClocksFreq+0x52>
 8004f1e:	2b08      	cmp	r3, #8
 8004f20:	d11f      	bne.n	8004f62 <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004f22:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004f24:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004f28:	0c9b      	lsrs	r3, r3, #18
 8004f2a:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004f2c:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004f2e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004f32:	bf08      	it	eq
 8004f34:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004f38:	d006      	beq.n	8004f48 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004f3a:	684b      	ldr	r3, [r1, #4]
 8004f3c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004f40:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004f44:	d006      	beq.n	8004f54 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004f4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f50:	021b      	lsls	r3, r3, #8
 8004f52:	e007      	b.n	8004f64 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004f54:	1a9b      	subs	r3, r3, r2
 8004f56:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004f5a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f5e:	025b      	lsls	r3, r3, #9
 8004f60:	e000      	b.n	8004f64 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004f62:	4b16      	ldr	r3, [pc, #88]	(8004fbc <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f64:	4814      	ldr	r0, [pc, #80]	(8004fb8 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004f66:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f6a:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004f6c:	4a14      	ldr	r2, [pc, #80]	(8004fc0 <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004f6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004f72:	091b      	lsrs	r3, r3, #4
 8004f74:	5cd3      	ldrb	r3, [r2, r3]
 8004f76:	f8dc 1000 	ldr.w	r1, [ip]
 8004f7a:	40d9      	lsrs	r1, r3
 8004f7c:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004f80:	6843      	ldr	r3, [r0, #4]
 8004f82:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004f86:	0a1b      	lsrs	r3, r3, #8
 8004f88:	5cd3      	ldrb	r3, [r2, r3]
 8004f8a:	fa31 f303 	lsrs.w	r3, r1, r3
 8004f8e:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004f92:	6843      	ldr	r3, [r0, #4]
 8004f94:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004f98:	0adb      	lsrs	r3, r3, #11
 8004f9a:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004f9c:	4a09      	ldr	r2, [pc, #36]	(8004fc4 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004f9e:	40d9      	lsrs	r1, r3
 8004fa0:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004fa4:	6843      	ldr	r3, [r0, #4]
 8004fa6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004faa:	0b9b      	lsrs	r3, r3, #14
 8004fac:	5cd3      	ldrb	r3, [r2, r3]
 8004fae:	fbb1 f1f3 	udiv	r1, r1, r3
 8004fb2:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004fb6:	4770      	bx	lr
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	007a1200 	.word	0x007a1200
 8004fc0:	08006398 	.word	0x08006398
 8004fc4:	080063a8 	.word	0x080063a8

08004fc8 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fc8:	b121      	cbz	r1, 8004fd4 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004fca:	4a05      	ldr	r2, [pc, #20]	(8004fe0 <RCC_AHBPeriphClockCmd+0x18>)
 8004fcc:	6953      	ldr	r3, [r2, #20]
 8004fce:	ea40 0303 	orr.w	r3, r0, r3
 8004fd2:	e003      	b.n	8004fdc <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004fd4:	4a02      	ldr	r2, [pc, #8]	(8004fe0 <RCC_AHBPeriphClockCmd+0x18>)
 8004fd6:	6953      	ldr	r3, [r2, #20]
 8004fd8:	ea23 0300 	bic.w	r3, r3, r0
 8004fdc:	6153      	str	r3, [r2, #20]
  }
}
 8004fde:	4770      	bx	lr
 8004fe0:	40021000 	.word	0x40021000

08004fe4 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fe4:	b121      	cbz	r1, 8004ff0 <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004fe6:	4a05      	ldr	r2, [pc, #20]	(8004ffc <RCC_APB2PeriphClockCmd+0x18>)
 8004fe8:	6993      	ldr	r3, [r2, #24]
 8004fea:	ea40 0303 	orr.w	r3, r0, r3
 8004fee:	e003      	b.n	8004ff8 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004ff0:	4a02      	ldr	r2, [pc, #8]	(8004ffc <RCC_APB2PeriphClockCmd+0x18>)
 8004ff2:	6993      	ldr	r3, [r2, #24]
 8004ff4:	ea23 0300 	bic.w	r3, r3, r0
 8004ff8:	6193      	str	r3, [r2, #24]
  }
}
 8004ffa:	4770      	bx	lr
 8004ffc:	40021000 	.word	0x40021000

08005000 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005000:	b121      	cbz	r1, 800500c <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005002:	4a05      	ldr	r2, [pc, #20]	(8005018 <RCC_APB1PeriphClockCmd+0x18>)
 8005004:	69d3      	ldr	r3, [r2, #28]
 8005006:	ea40 0303 	orr.w	r3, r0, r3
 800500a:	e003      	b.n	8005014 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800500c:	4a02      	ldr	r2, [pc, #8]	(8005018 <RCC_APB1PeriphClockCmd+0x18>)
 800500e:	69d3      	ldr	r3, [r2, #28]
 8005010:	ea23 0300 	bic.w	r3, r3, r0
 8005014:	61d3      	str	r3, [r2, #28]
  }
}
 8005016:	4770      	bx	lr
 8005018:	40021000 	.word	0x40021000

0800501c <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800501c:	b121      	cbz	r1, 8005028 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800501e:	4a05      	ldr	r2, [pc, #20]	(8005034 <RCC_APB2PeriphResetCmd+0x18>)
 8005020:	68d3      	ldr	r3, [r2, #12]
 8005022:	ea40 0303 	orr.w	r3, r0, r3
 8005026:	e003      	b.n	8005030 <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8005028:	4a02      	ldr	r2, [pc, #8]	(8005034 <RCC_APB2PeriphResetCmd+0x18>)
 800502a:	68d3      	ldr	r3, [r2, #12]
 800502c:	ea23 0300 	bic.w	r3, r3, r0
 8005030:	60d3      	str	r3, [r2, #12]
  }
}
 8005032:	4770      	bx	lr
 8005034:	40021000 	.word	0x40021000

08005038 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005038:	b121      	cbz	r1, 8005044 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800503a:	4a05      	ldr	r2, [pc, #20]	(8005050 <RCC_APB1PeriphResetCmd+0x18>)
 800503c:	6913      	ldr	r3, [r2, #16]
 800503e:	ea40 0303 	orr.w	r3, r0, r3
 8005042:	e003      	b.n	800504c <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8005044:	4a02      	ldr	r2, [pc, #8]	(8005050 <RCC_APB1PeriphResetCmd+0x18>)
 8005046:	6913      	ldr	r3, [r2, #16]
 8005048:	ea23 0300 	bic.w	r3, r3, r0
 800504c:	6113      	str	r3, [r2, #16]
  }
}
 800504e:	4770      	bx	lr
 8005050:	40021000 	.word	0x40021000

08005054 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8005054:	4b01      	ldr	r3, [pc, #4]	(800505c <RCC_BackupResetCmd+0x8>)
 8005056:	6018      	str	r0, [r3, #0]
}
 8005058:	4770      	bx	lr
 800505a:	46c0      	nop			(mov r8, r8)
 800505c:	42420440 	.word	0x42420440

08005060 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8005060:	4b01      	ldr	r3, [pc, #4]	(8005068 <RCC_ClockSecuritySystemCmd+0x8>)
 8005062:	6018      	str	r0, [r3, #0]
}
 8005064:	4770      	bx	lr
 8005066:	46c0      	nop			(mov r8, r8)
 8005068:	4242004c 	.word	0x4242004c

0800506c <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 800506c:	4b01      	ldr	r3, [pc, #4]	(8005074 <RCC_MCOConfig+0x8>)
 800506e:	7018      	strb	r0, [r3, #0]
}
 8005070:	4770      	bx	lr
 8005072:	46c0      	nop			(mov r8, r8)
 8005074:	40021007 	.word	0x40021007

08005078 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005078:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800507a:	2b01      	cmp	r3, #1
 800507c:	d108      	bne.n	8005090 <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 800507e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005082:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005086:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 800508a:	3307      	adds	r3, #7
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	e00c      	b.n	80050aa <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005090:	2b02      	cmp	r3, #2
 8005092:	d108      	bne.n	80050a6 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8005094:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005098:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800509c:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80050a0:	3306      	adds	r3, #6
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	e001      	b.n	80050aa <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80050a6:	4b04      	ldr	r3, [pc, #16]	(80050b8 <RCC_GetFlagStatus+0x40>)
 80050a8:	6a5b      	ldr	r3, [r3, #36]
 80050aa:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80050ae:	fa33 f000 	lsrs.w	r0, r3, r0
 80050b2:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80050b6:	4770      	bx	lr
 80050b8:	40021000 	.word	0x40021000

080050bc <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80050bc:	4a02      	ldr	r2, [pc, #8]	(80050c8 <RCC_ClearFlag+0xc>)
 80050be:	6a53      	ldr	r3, [r2, #36]
 80050c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050c4:	6253      	str	r3, [r2, #36]
}
 80050c6:	4770      	bx	lr
 80050c8:	40021000 	.word	0x40021000

080050cc <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80050cc:	4b03      	ldr	r3, [pc, #12]	(80050dc <RCC_GetITStatus+0x10>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	4218      	tst	r0, r3
 80050d2:	bf0c      	ite	eq
 80050d4:	2000      	moveq	r0, #0
 80050d6:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80050d8:	4770      	bx	lr
 80050da:	46c0      	nop			(mov r8, r8)
 80050dc:	40021000 	.word	0x40021000

080050e0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80050e0:	4b01      	ldr	r3, [pc, #4]	(80050e8 <RCC_ClearITPendingBit+0x8>)
 80050e2:	7018      	strb	r0, [r3, #0]
}
 80050e4:	4770      	bx	lr
 80050e6:	46c0      	nop			(mov r8, r8)
 80050e8:	4002100a 	.word	0x4002100a

080050ec <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80050ec:	2804      	cmp	r0, #4
 80050ee:	d103      	bne.n	80050f8 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80050f0:	4a04      	ldr	r2, [pc, #16]	(8005104 <SysTick_CLKSourceConfig+0x18>)
 80050f2:	6813      	ldr	r3, [r2, #0]
 80050f4:	4303      	orrs	r3, r0
 80050f6:	e003      	b.n	8005100 <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80050f8:	4a02      	ldr	r2, [pc, #8]	(8005104 <SysTick_CLKSourceConfig+0x18>)
 80050fa:	6813      	ldr	r3, [r2, #0]
 80050fc:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005100:	6013      	str	r3, [r2, #0]
  }
}
 8005102:	4770      	bx	lr
 8005104:	e000e010 	.word	0xe000e010

08005108 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8005108:	4b01      	ldr	r3, [pc, #4]	(8005110 <SysTick_SetReload+0x8>)
 800510a:	6058      	str	r0, [r3, #4]
}
 800510c:	4770      	bx	lr
 800510e:	46c0      	nop			(mov r8, r8)
 8005110:	e000e010 	.word	0xe000e010

08005114 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8005114:	2801      	cmp	r0, #1
 8005116:	d103      	bne.n	8005120 <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8005118:	4a08      	ldr	r2, [pc, #32]	(800513c <SysTick_CounterCmd+0x28>)
 800511a:	6813      	ldr	r3, [r2, #0]
 800511c:	4303      	orrs	r3, r0
 800511e:	e006      	b.n	800512e <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8005120:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8005124:	d105      	bne.n	8005132 <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8005126:	4a05      	ldr	r2, [pc, #20]	(800513c <SysTick_CounterCmd+0x28>)
 8005128:	6813      	ldr	r3, [r2, #0]
 800512a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800512e:	6013      	str	r3, [r2, #0]
 8005130:	e002      	b.n	8005138 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8005132:	4b02      	ldr	r3, [pc, #8]	(800513c <SysTick_CounterCmd+0x28>)
 8005134:	2200      	movs	r2, #0
 8005136:	609a      	str	r2, [r3, #8]
  }    
}
 8005138:	4770      	bx	lr
 800513a:	46c0      	nop			(mov r8, r8)
 800513c:	e000e010 	.word	0xe000e010

08005140 <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005140:	b120      	cbz	r0, 800514c <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8005142:	4a05      	ldr	r2, [pc, #20]	(8005158 <SysTick_ITConfig+0x18>)
 8005144:	6813      	ldr	r3, [r2, #0]
 8005146:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800514a:	e003      	b.n	8005154 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 800514c:	4a02      	ldr	r2, [pc, #8]	(8005158 <SysTick_ITConfig+0x18>)
 800514e:	6813      	ldr	r3, [r2, #0]
 8005150:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005154:	6013      	str	r3, [r2, #0]
  }
}
 8005156:	4770      	bx	lr
 8005158:	e000e010 	.word	0xe000e010

0800515c <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 800515c:	4b01      	ldr	r3, [pc, #4]	(8005164 <SysTick_GetCounter+0x8>)
 800515e:	6898      	ldr	r0, [r3, #8]
}
 8005160:	4770      	bx	lr
 8005162:	46c0      	nop			(mov r8, r8)
 8005164:	e000e010 	.word	0xe000e010

08005168 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8005168:	08c3      	lsrs	r3, r0, #3
 800516a:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 800516c:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800516e:	d106      	bne.n	800517e <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 8005170:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005174:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8005178:	330e      	adds	r3, #14
 800517a:	6818      	ldr	r0, [r3, #0]
 800517c:	e001      	b.n	8005182 <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800517e:	4b03      	ldr	r3, [pc, #12]	(800518c <SysTick_GetFlagStatus+0x24>)
 8005180:	68d8      	ldr	r0, [r3, #12]
 8005182:	40d0      	lsrs	r0, r2
 8005184:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005188:	4770      	bx	lr
 800518a:	46c0      	nop			(mov r8, r8)
 800518c:	e000e010 	.word	0xe000e010

08005190 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8005190:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8005192:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8005194:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8005198:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800519a:	8803      	ldrh	r3, [r0, #0]
 800519c:	88ca      	ldrh	r2, [r1, #6]
 800519e:	b29b      	uxth	r3, r3
 80051a0:	4313      	orrs	r3, r2
 80051a2:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051a4:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80051a6:	4313      	orrs	r3, r2
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80051ac:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80051ae:	4a0b      	ldr	r2, [pc, #44]	(80051dc <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80051b0:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80051b2:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80051b4:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80051b6:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80051b8:	f04f 0301 	mov.w	r3, #1	; 0x1
 80051bc:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80051be:	4b08      	ldr	r3, [pc, #32]	(80051e0 <TIM_TimeBaseInit+0x50>)
 80051c0:	4298      	cmp	r0, r3
 80051c2:	bf14      	ite	ne
 80051c4:	2300      	movne	r3, #0
 80051c6:	2301      	moveq	r3, #1
 80051c8:	4290      	cmp	r0, r2
 80051ca:	bf08      	it	eq
 80051cc:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 80051d0:	b113      	cbz	r3, 80051d8 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80051d2:	f89c 3008 	ldrb.w	r3, [ip, #8]
 80051d6:	8603      	strh	r3, [r0, #48]
  }        
}
 80051d8:	b002      	add	sp, #8
 80051da:	4770      	bx	lr
 80051dc:	40012c00 	.word	0x40012c00
 80051e0:	40013400 	.word	0x40013400

080051e4 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80051e4:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051e6:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80051e8:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80051ec:	041b      	lsls	r3, r3, #16
 80051ee:	0c1b      	lsrs	r3, r3, #16
 80051f0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051f2:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051f4:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051f8:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051fa:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80051fc:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005200:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005202:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005206:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800520a:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800520c:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800520e:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005210:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005212:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005216:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800521a:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800521e:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005220:	4b1a      	ldr	r3, [pc, #104]	(800528c <TIM_OC1Init+0xa8>)
 8005222:	4a1b      	ldr	r2, [pc, #108]	(8005290 <TIM_OC1Init+0xac>)
 8005224:	4298      	cmp	r0, r3
 8005226:	bf14      	ite	ne
 8005228:	2300      	movne	r3, #0
 800522a:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800522c:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800522e:	4290      	cmp	r0, r2
 8005230:	bf08      	it	eq
 8005232:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005236:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005238:	b1eb      	cbz	r3, 8005276 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800523a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 800523e:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005242:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005246:	3a09      	subs	r2, #9
 8005248:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800524c:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 800524e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8005252:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005256:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800525a:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800525e:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005262:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8005266:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800526a:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800526e:	4313      	orrs	r3, r2
 8005270:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8005272:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005276:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800527a:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800527e:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005280:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005282:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005284:	8404      	strh	r4, [r0, #32]
}
 8005286:	b003      	add	sp, #12
 8005288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800528a:	46c0      	nop			(mov r8, r8)
 800528c:	40013400 	.word	0x40013400
 8005290:	40012c00 	.word	0x40012c00

08005294 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005294:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005296:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005298:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800529c:	041b      	lsls	r3, r3, #16
 800529e:	0c1b      	lsrs	r3, r3, #16
 80052a0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80052a2:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a4:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052a6:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052aa:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052ac:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052ae:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052b0:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80052b2:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80052b4:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80052b6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80052ba:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80052bc:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80052be:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80052c2:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80052c4:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80052c6:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80052c8:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052ca:	4b1e      	ldr	r3, [pc, #120]	(8005344 <TIM_OC2Init+0xb0>)
 80052cc:	4a1e      	ldr	r2, [pc, #120]	(8005348 <TIM_OC2Init+0xb4>)
 80052ce:	4298      	cmp	r0, r3
 80052d0:	bf14      	ite	ne
 80052d2:	2300      	movne	r3, #0
 80052d4:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052d6:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052d8:	4290      	cmp	r0, r2
 80052da:	bf08      	it	eq
 80052dc:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052e0:	9001      	str	r0, [sp, #4]
 80052e2:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052e4:	b30b      	cbz	r3, 800532a <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80052e6:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80052ea:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80052ee:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80052f2:	3a01      	subs	r2, #1
 80052f4:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80052f8:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 80052fc:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8005300:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005304:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8005308:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800530c:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800530e:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8005312:	f247 33ff 	movw	r3, #29695	; 0x73ff
 8005316:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800531a:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800531e:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005322:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005324:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8005328:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800532a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800532e:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005332:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005336:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005338:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800533a:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800533c:	8404      	strh	r4, [r0, #32]
}
 800533e:	b003      	add	sp, #12
 8005340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005342:	46c0      	nop			(mov r8, r8)
 8005344:	40013400 	.word	0x40013400
 8005348:	40012c00 	.word	0x40012c00

0800534c <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800534c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800534e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005354:	041b      	lsls	r3, r3, #16
 8005356:	0c1b      	lsrs	r3, r3, #16
 8005358:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800535a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800535c:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800535e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005362:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005364:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005366:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005368:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800536a:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800536c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800536e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005372:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005374:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005376:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800537a:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800537c:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800537e:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005380:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005382:	4b1d      	ldr	r3, [pc, #116]	(80053f8 <TIM_OC3Init+0xac>)
 8005384:	4a1d      	ldr	r2, [pc, #116]	(80053fc <TIM_OC3Init+0xb0>)
 8005386:	4298      	cmp	r0, r3
 8005388:	bf14      	ite	ne
 800538a:	2300      	movne	r3, #0
 800538c:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800538e:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005390:	4290      	cmp	r0, r2
 8005392:	bf08      	it	eq
 8005394:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005398:	9001      	str	r0, [sp, #4]
 800539a:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800539c:	b30b      	cbz	r3, 80053e2 <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 800539e:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80053a2:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80053a6:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80053aa:	3a01      	subs	r2, #1
 80053ac:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80053b0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80053b4:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80053b8:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80053bc:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80053c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80053c4:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80053c6:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80053ca:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80053ce:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80053d2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80053d6:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80053da:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80053dc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80053e0:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80053e2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80053e6:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80053ea:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ec:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053ee:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f0:	8404      	strh	r4, [r0, #32]
}
 80053f2:	b003      	add	sp, #12
 80053f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053f6:	46c0      	nop			(mov r8, r8)
 80053f8:	40013400 	.word	0x40013400
 80053fc:	40012c00 	.word	0x40012c00

08005400 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005400:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005402:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005404:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005408:	041b      	lsls	r3, r3, #16
 800540a:	0c1b      	lsrs	r3, r3, #16
 800540c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800540e:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005410:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005412:	b29b      	uxth	r3, r3
 8005414:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005416:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005418:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800541a:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800541e:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005420:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005422:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005424:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005426:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005428:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800542c:	4b17      	ldr	r3, [pc, #92]	(800548c <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800542e:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005430:	4a17      	ldr	r2, [pc, #92]	(8005490 <TIM_OC4Init+0x90>)
 8005432:	4298      	cmp	r0, r3
 8005434:	bf14      	ite	ne
 8005436:	2300      	movne	r3, #0
 8005438:	2301      	moveq	r3, #1
 800543a:	4290      	cmp	r0, r2
 800543c:	bf08      	it	eq
 800543e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005442:	9003      	str	r0, [sp, #12]
 8005444:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005446:	b13b      	cbz	r3, 8005458 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005448:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800544c:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800544e:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005450:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005454:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005458:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800545c:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005460:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8005464:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005466:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005468:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800546c:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800546e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005472:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005476:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800547a:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800547c:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800547e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8005482:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005484:	8403      	strh	r3, [r0, #32]
}
 8005486:	b005      	add	sp, #20
 8005488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800548a:	46c0      	nop			(mov r8, r8)
 800548c:	40013400 	.word	0x40013400
 8005490:	40012c00 	.word	0x40012c00

08005494 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005494:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005496:	b530      	push	{r4, r5, lr}
 8005498:	4604      	mov	r4, r0
 800549a:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800549c:	bb43      	cbnz	r3, 80054f0 <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800549e:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054a0:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054a2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80054a6:	041b      	lsls	r3, r3, #16
 80054a8:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054aa:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80054ae:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80054b0:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80054b2:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80054b4:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054b6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80054ba:	041b      	lsls	r3, r3, #16
 80054bc:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80054be:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054c2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80054c6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054c8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80054ca:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80054cc:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054d0:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80054d4:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054d6:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80054d8:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80054da:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80054dc:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80054de:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80054e2:	041b      	lsls	r3, r3, #16
 80054e4:	0c1b      	lsrs	r3, r3, #16
 80054e6:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80054e8:	8b23      	ldrh	r3, [r4, #24]
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	4313      	orrs	r3, r2
 80054ee:	e02e      	b.n	800554e <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80054f0:	2b04      	cmp	r3, #4
 80054f2:	d12e      	bne.n	8005552 <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80054f4:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80054f6:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80054fa:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80054fe:	041b      	lsls	r3, r3, #16
 8005500:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005502:	8888      	ldrh	r0, [r1, #4]
 8005504:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005506:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005508:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 800550a:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800550c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005510:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005512:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005516:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005518:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800551a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800551e:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005520:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005522:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005526:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800552a:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800552c:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800552e:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005532:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005534:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005536:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005538:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800553a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800553e:	041b      	lsls	r3, r3, #16
 8005540:	0c1b      	lsrs	r3, r3, #16
 8005542:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005544:	8b23      	ldrh	r3, [r4, #24]
 8005546:	b29b      	uxth	r3, r3
 8005548:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800554c:	b29b      	uxth	r3, r3
 800554e:	8323      	strh	r3, [r4, #24]
 8005550:	e055      	b.n	80055fe <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005552:	2b08      	cmp	r3, #8
 8005554:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8005558:	8888      	ldrh	r0, [r1, #4]
 800555a:	8909      	ldrh	r1, [r1, #8]
 800555c:	d125      	bne.n	80055aa <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800555e:	8c23      	ldrh	r3, [r4, #32]
 8005560:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005564:	041b      	lsls	r3, r3, #16
 8005566:	0c1b      	lsrs	r3, r3, #16
 8005568:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 800556a:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 800556c:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800556e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005572:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005576:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005578:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800557a:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800557c:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800557e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005582:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005586:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005588:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800558a:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800558c:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005590:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 8005592:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005594:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005596:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005598:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800559c:	041b      	lsls	r3, r3, #16
 800559e:	0c1b      	lsrs	r3, r3, #16
 80055a0:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80055a2:	8ba3      	ldrh	r3, [r4, #28]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	4313      	orrs	r3, r2
 80055a8:	e028      	b.n	80055fc <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80055aa:	8c23      	ldrh	r3, [r4, #32]
 80055ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055b0:	041b      	lsls	r3, r3, #16
 80055b2:	0c1b      	lsrs	r3, r3, #16
 80055b4:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80055b6:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80055b8:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055be:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055c4:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055c6:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055c8:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055cc:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055ce:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055d0:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055d4:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055d8:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80055da:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80055dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055e0:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 80055e2:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80055e4:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055e6:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80055e8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80055ec:	041b      	lsls	r3, r3, #16
 80055ee:	0c1b      	lsrs	r3, r3, #16
 80055f0:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 80055f2:	8ba3      	ldrh	r3, [r4, #28]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80055fe:	bd30      	pop	{r4, r5, pc}

08005600 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005600:	468c      	mov	ip, r1
 8005602:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005604:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005608:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800560a:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800560c:	2c00      	cmp	r4, #0
 800560e:	bf0c      	ite	eq
 8005610:	2702      	moveq	r7, #2
 8005612:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005614:	2901      	cmp	r1, #1
 8005616:	bf0c      	ite	eq
 8005618:	2602      	moveq	r6, #2
 800561a:	2601      	movne	r6, #1
 800561c:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005620:	2b00      	cmp	r3, #0
 8005622:	d14b      	bne.n	80056bc <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005624:	8c03      	ldrh	r3, [r0, #32]
 8005626:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800562a:	041b      	lsls	r3, r3, #16
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005630:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005632:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005634:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005638:	041b      	lsls	r3, r3, #16
 800563a:	0c1b      	lsrs	r3, r3, #16
 800563c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005640:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005644:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005646:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005648:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800564a:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800564c:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8005650:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005652:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005654:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005656:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005658:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800565c:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005660:	041b      	lsls	r3, r3, #16
 8005662:	0c1b      	lsrs	r3, r3, #16
 8005664:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005666:	8b03      	ldrh	r3, [r0, #24]
 8005668:	b29b      	uxth	r3, r3
 800566a:	430b      	orrs	r3, r1
 800566c:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800566e:	8c03      	ldrh	r3, [r0, #32]
 8005670:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005674:	041b      	lsls	r3, r3, #16
 8005676:	0c1b      	lsrs	r3, r3, #16
 8005678:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800567a:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800567c:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800567e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005682:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005684:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005688:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800568a:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800568c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005690:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005692:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005694:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005698:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800569c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056a0:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056a2:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056a4:	8b03      	ldrh	r3, [r0, #24]
 80056a6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80056aa:	041b      	lsls	r3, r3, #16
 80056ac:	0c1b      	lsrs	r3, r3, #16
 80056ae:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80056b0:	8b03      	ldrh	r3, [r0, #24]
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	e04c      	b.n	8005756 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80056bc:	8c03      	ldrh	r3, [r0, #32]
 80056be:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80056c2:	041b      	lsls	r3, r3, #16
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80056c8:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80056ca:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d0:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056d2:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80056d6:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056d8:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056da:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056de:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80056e0:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056e2:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ea:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80056ec:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80056ee:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056f2:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056f4:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056f6:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80056f8:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80056fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005700:	041b      	lsls	r3, r3, #16
 8005702:	0c1b      	lsrs	r3, r3, #16
 8005704:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005706:	8b03      	ldrh	r3, [r0, #24]
 8005708:	b29b      	uxth	r3, r3
 800570a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800570e:	b29b      	uxth	r3, r3
 8005710:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005712:	8c03      	ldrh	r3, [r0, #32]
 8005714:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005718:	041b      	lsls	r3, r3, #16
 800571a:	0c1b      	lsrs	r3, r3, #16
 800571c:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800571e:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005720:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005722:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005726:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005728:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800572c:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800572e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005730:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005734:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005736:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005738:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800573c:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800573e:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005740:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005742:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005744:	8b03      	ldrh	r3, [r0, #24]
 8005746:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800574a:	041b      	lsls	r3, r3, #16
 800574c:	0c1b      	lsrs	r3, r3, #16
 800574e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005750:	8b03      	ldrh	r3, [r0, #24]
 8005752:	b29b      	uxth	r3, r3
 8005754:	430b      	orrs	r3, r1
 8005756:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800575a:	46c0      	nop			(mov r8, r8)

0800575c <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800575c:	880a      	ldrh	r2, [r1, #0]
 800575e:	884b      	ldrh	r3, [r1, #2]
 8005760:	4313      	orrs	r3, r2
 8005762:	888a      	ldrh	r2, [r1, #4]
 8005764:	4313      	orrs	r3, r2
 8005766:	88ca      	ldrh	r2, [r1, #6]
 8005768:	4313      	orrs	r3, r2
 800576a:	890a      	ldrh	r2, [r1, #8]
 800576c:	4313      	orrs	r3, r2
 800576e:	894a      	ldrh	r2, [r1, #10]
 8005770:	4313      	orrs	r3, r2
 8005772:	898a      	ldrh	r2, [r1, #12]
 8005774:	4313      	orrs	r3, r2
 8005776:	b29b      	uxth	r3, r3
 8005778:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 800577c:	4770      	bx	lr
 800577e:	46c0      	nop			(mov r8, r8)

08005780 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8005780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005784:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8005786:	f04f 0300 	mov.w	r3, #0	; 0x0
 800578a:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800578c:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800578e:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8005790:	2300      	movs	r3, #0
 8005792:	7203      	strb	r3, [r0, #8]
}
 8005794:	4770      	bx	lr
 8005796:	46c0      	nop			(mov r8, r8)

08005798 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005798:	f04f 0300 	mov.w	r3, #0	; 0x0
 800579c:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800579e:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80057a0:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80057a2:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80057a4:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80057a6:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80057a8:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80057aa:	81c3      	strh	r3, [r0, #14]
}
 80057ac:	4770      	bx	lr
 80057ae:	46c0      	nop			(mov r8, r8)

080057b0 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80057b0:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057b4:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80057b6:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80057b8:	f04f 0301 	mov.w	r3, #1	; 0x1
 80057bc:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80057be:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057c2:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80057c4:	8103      	strh	r3, [r0, #8]
}
 80057c6:	4770      	bx	lr

080057c8 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80057c8:	f04f 0300 	mov.w	r3, #0	; 0x0
 80057cc:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80057ce:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80057d0:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80057d2:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80057d4:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80057d6:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80057d8:	8183      	strh	r3, [r0, #12]
}
 80057da:	4770      	bx	lr

080057dc <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80057dc:	b121      	cbz	r1, 80057e8 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80057de:	8803      	ldrh	r3, [r0, #0]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80057e6:	e004      	b.n	80057f2 <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80057e8:	8803      	ldrh	r3, [r0, #0]
 80057ea:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80057ee:	059b      	lsls	r3, r3, #22
 80057f0:	0d9b      	lsrs	r3, r3, #22
 80057f2:	8003      	strh	r3, [r0, #0]
  }
}
 80057f4:	4770      	bx	lr
 80057f6:	46c0      	nop			(mov r8, r8)

080057f8 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80057f8:	b129      	cbz	r1, 8005806 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 80057fa:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 80057fe:	b29b      	uxth	r3, r3
 8005800:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005804:	e003      	b.n	800580e <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8005806:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800580a:	045b      	lsls	r3, r3, #17
 800580c:	0c5b      	lsrs	r3, r3, #17
 800580e:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8005812:	4770      	bx	lr

08005814 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005814:	b122      	cbz	r2, 8005820 <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005816:	8983      	ldrh	r3, [r0, #12]
 8005818:	b29b      	uxth	r3, r3
 800581a:	ea41 0303 	orr.w	r3, r1, r3
 800581e:	e003      	b.n	8005828 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8005820:	8983      	ldrh	r3, [r0, #12]
 8005822:	b29b      	uxth	r3, r3
 8005824:	ea23 0301 	bic.w	r3, r3, r1
 8005828:	8183      	strh	r3, [r0, #12]
  }
}
 800582a:	4770      	bx	lr

0800582c <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 800582c:	8281      	strh	r1, [r0, #20]
}
 800582e:	4770      	bx	lr

08005830 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005830:	430a      	orrs	r2, r1
 8005832:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 8005836:	4770      	bx	lr

08005838 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005838:	b122      	cbz	r2, 8005844 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800583a:	8983      	ldrh	r3, [r0, #12]
 800583c:	b29b      	uxth	r3, r3
 800583e:	ea41 0303 	orr.w	r3, r1, r3
 8005842:	e003      	b.n	800584c <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005844:	8983      	ldrh	r3, [r0, #12]
 8005846:	b29b      	uxth	r3, r3
 8005848:	ea23 0301 	bic.w	r3, r3, r1
 800584c:	8183      	strh	r3, [r0, #12]
  }
}
 800584e:	4770      	bx	lr

08005850 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8005850:	8903      	ldrh	r3, [r0, #8]
 8005852:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005856:	041b      	lsls	r3, r3, #16
 8005858:	0c1b      	lsrs	r3, r3, #16
 800585a:	8103      	strh	r3, [r0, #8]
}
 800585c:	4770      	bx	lr
 800585e:	46c0      	nop			(mov r8, r8)

08005860 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005860:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005866:	041b      	lsls	r3, r3, #16
 8005868:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800586a:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800586c:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800586e:	8903      	ldrh	r3, [r0, #8]
 8005870:	b29b      	uxth	r3, r3
 8005872:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005876:	8103      	strh	r3, [r0, #8]
}
 8005878:	4770      	bx	lr
 800587a:	46c0      	nop			(mov r8, r8)

0800587c <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800587c:	b510      	push	{r4, lr}
 800587e:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005880:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005882:	4611      	mov	r1, r2
 8005884:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005886:	d11a      	bne.n	80058be <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005888:	8c03      	ldrh	r3, [r0, #32]
 800588a:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800588e:	041b      	lsls	r3, r3, #16
 8005890:	0c1b      	lsrs	r3, r3, #16
 8005892:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005894:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005896:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800589c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058a0:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058a2:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80058a4:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058a6:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80058a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058ac:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80058b0:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058b4:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80058b8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80058ba:	b292      	uxth	r2, r2
 80058bc:	e017      	b.n	80058ee <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80058be:	8c03      	ldrh	r3, [r0, #32]
 80058c0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80058c4:	041b      	lsls	r3, r3, #16
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80058ca:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80058cc:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058ce:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80058d2:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058d4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058d8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058da:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058dc:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058e0:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058e2:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058e6:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80058ea:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80058ec:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058ee:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80058f0:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058f2:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80058f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f8:	041b      	lsls	r3, r3, #16
 80058fa:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80058fc:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005900:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005902:	8903      	ldrh	r3, [r0, #8]
 8005904:	b29b      	uxth	r3, r3
 8005906:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 800590a:	8103      	strh	r3, [r0, #8]
}
 800590c:	bd10      	pop	{r4, pc}
 800590e:	46c0      	nop			(mov r8, r8)

08005910 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005910:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005914:	fa5f fc8c 	uxtb.w	ip, ip
 8005918:	ea41 010c 	orr.w	r1, r1, ip
 800591c:	430a      	orrs	r2, r1
 800591e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005922:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005924:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005926:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005928:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800592c:	041b      	lsls	r3, r3, #16
 800592e:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8005930:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005934:	8103      	strh	r3, [r0, #8]
}
 8005936:	4770      	bx	lr

08005938 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005938:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800593c:	fa5f fc8c 	uxtb.w	ip, ip
 8005940:	ea41 010c 	orr.w	r1, r1, ip
 8005944:	430a      	orrs	r2, r1
 8005946:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800594a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800594c:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 800594e:	8903      	ldrh	r3, [r0, #8]
 8005950:	b29b      	uxth	r3, r3
 8005952:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005956:	8103      	strh	r3, [r0, #8]
}
 8005958:	4770      	bx	lr
 800595a:	46c0      	nop			(mov r8, r8)

0800595c <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800595c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005960:	fa5f fc8c 	uxtb.w	ip, ip
 8005964:	ea41 010c 	orr.w	r1, r1, ip
 8005968:	430a      	orrs	r2, r1
 800596a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800596e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005970:	8102      	strh	r2, [r0, #8]
}
 8005972:	4770      	bx	lr

08005974 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005974:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005976:	8282      	strh	r2, [r0, #20]
}
 8005978:	4770      	bx	lr
 800597a:	46c0      	nop			(mov r8, r8)

0800597c <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 800597c:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 800597e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005982:	059b      	lsls	r3, r3, #22
 8005984:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005986:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005988:	8001      	strh	r1, [r0, #0]
}
 800598a:	4770      	bx	lr

0800598c <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800598c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800598e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005992:	041b      	lsls	r3, r3, #16
 8005994:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005996:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005998:	8101      	strh	r1, [r0, #8]
}
 800599a:	4770      	bx	lr

0800599c <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800599c:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80059a0:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80059a2:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a4:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059a6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059aa:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059ae:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059b2:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80059b4:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059b8:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059ba:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80059bc:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80059c0:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059c2:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80059c4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80059c8:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059cc:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 80059d0:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80059d4:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80059d8:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059da:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80059dc:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059de:	8402      	strh	r2, [r0, #32]
}
 80059e0:	bd30      	pop	{r4, r5, pc}
 80059e2:	46c0      	nop			(mov r8, r8)

080059e4 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80059e4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80059e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ea:	041b      	lsls	r3, r3, #16
 80059ec:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80059ee:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80059f0:	8301      	strh	r1, [r0, #24]
}
 80059f2:	4770      	bx	lr

080059f4 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80059f4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059fa:	041b      	lsls	r3, r3, #16
 80059fc:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 80059fe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a02:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a04:	8303      	strh	r3, [r0, #24]
}
 8005a06:	4770      	bx	lr

08005a08 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005a08:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8005a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a0e:	041b      	lsls	r3, r3, #16
 8005a10:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005a12:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a14:	8381      	strh	r1, [r0, #28]
}
 8005a16:	4770      	bx	lr

08005a18 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005a18:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8005a1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a1e:	041b      	lsls	r3, r3, #16
 8005a20:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8005a22:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a26:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a28:	8383      	strh	r3, [r0, #28]
}
 8005a2a:	4770      	bx	lr

08005a2c <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a2c:	b121      	cbz	r1, 8005a38 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8005a2e:	8803      	ldrh	r3, [r0, #0]
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a36:	e004      	b.n	8005a42 <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005a38:	8803      	ldrh	r3, [r0, #0]
 8005a3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a3e:	059b      	lsls	r3, r3, #22
 8005a40:	0d9b      	lsrs	r3, r3, #22
 8005a42:	8003      	strh	r3, [r0, #0]
  }
}
 8005a44:	4770      	bx	lr
 8005a46:	46c0      	nop			(mov r8, r8)

08005a48 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a48:	b121      	cbz	r1, 8005a54 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005a4a:	8883      	ldrh	r3, [r0, #4]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005a52:	e004      	b.n	8005a5e <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005a54:	8883      	ldrh	r3, [r0, #4]
 8005a56:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005a5a:	041b      	lsls	r3, r3, #16
 8005a5c:	0c1b      	lsrs	r3, r3, #16
 8005a5e:	8083      	strh	r3, [r0, #4]
  }
}
 8005a60:	4770      	bx	lr
 8005a62:	46c0      	nop			(mov r8, r8)

08005a64 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a64:	b121      	cbz	r1, 8005a70 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005a66:	8883      	ldrh	r3, [r0, #4]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005a6e:	e004      	b.n	8005a7a <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005a70:	8883      	ldrh	r3, [r0, #4]
 8005a72:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005a76:	041b      	lsls	r3, r3, #16
 8005a78:	0c1b      	lsrs	r3, r3, #16
 8005a7a:	8083      	strh	r3, [r0, #4]
  }
}
 8005a7c:	4770      	bx	lr
 8005a7e:	46c0      	nop			(mov r8, r8)

08005a80 <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a80:	b121      	cbz	r1, 8005a8c <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005a82:	8883      	ldrh	r3, [r0, #4]
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005a8a:	e004      	b.n	8005a96 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8005a8c:	8883      	ldrh	r3, [r0, #4]
 8005a8e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005a92:	041b      	lsls	r3, r3, #16
 8005a94:	0c1b      	lsrs	r3, r3, #16
 8005a96:	8083      	strh	r3, [r0, #4]
  }
}
 8005a98:	4770      	bx	lr
 8005a9a:	46c0      	nop			(mov r8, r8)

08005a9c <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005a9c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8005a9e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005aa2:	041b      	lsls	r3, r3, #16
 8005aa4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005aa6:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005aa8:	8301      	strh	r1, [r0, #24]
}
 8005aaa:	4770      	bx	lr

08005aac <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005aac:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8005aae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ab2:	041b      	lsls	r3, r3, #16
 8005ab4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8005ab6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005aba:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005abc:	8303      	strh	r3, [r0, #24]
}
 8005abe:	4770      	bx	lr

08005ac0 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005ac0:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8005ac2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005ac6:	041b      	lsls	r3, r3, #16
 8005ac8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005aca:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005acc:	8381      	strh	r1, [r0, #28]
}
 8005ace:	4770      	bx	lr

08005ad0 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005ad0:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8005ad2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ad6:	041b      	lsls	r3, r3, #16
 8005ad8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005ada:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ade:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005ae0:	8383      	strh	r3, [r0, #28]
}
 8005ae2:	4770      	bx	lr

08005ae4 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005ae4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005ae6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005aea:	041b      	lsls	r3, r3, #16
 8005aec:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005aee:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005af0:	8301      	strh	r1, [r0, #24]
}
 8005af2:	4770      	bx	lr

08005af4 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005af4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005af6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005afa:	041b      	lsls	r3, r3, #16
 8005afc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005afe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b02:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005b04:	8303      	strh	r3, [r0, #24]
}
 8005b06:	4770      	bx	lr

08005b08 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005b08:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005b0a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005b0e:	041b      	lsls	r3, r3, #16
 8005b10:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005b12:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005b14:	8381      	strh	r1, [r0, #28]
}
 8005b16:	4770      	bx	lr

08005b18 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005b18:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005b1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b1e:	041b      	lsls	r3, r3, #16
 8005b20:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8005b22:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b26:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005b28:	8383      	strh	r3, [r0, #28]
}
 8005b2a:	4770      	bx	lr

08005b2c <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005b2c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005b2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b32:	041b      	lsls	r3, r3, #16
 8005b34:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005b36:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b38:	8301      	strh	r1, [r0, #24]
}
 8005b3a:	4770      	bx	lr

08005b3c <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005b3c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005b3e:	045b      	lsls	r3, r3, #17
 8005b40:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8005b42:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b46:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005b48:	8303      	strh	r3, [r0, #24]
}
 8005b4a:	4770      	bx	lr

08005b4c <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005b4c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005b4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b52:	041b      	lsls	r3, r3, #16
 8005b54:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005b56:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005b58:	8381      	strh	r1, [r0, #28]
}
 8005b5a:	4770      	bx	lr

08005b5c <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005b5c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005b5e:	045b      	lsls	r3, r3, #17
 8005b60:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005b62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b66:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005b68:	8383      	strh	r3, [r0, #28]
}
 8005b6a:	4770      	bx	lr

08005b6c <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005b6c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005b6e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005b72:	041b      	lsls	r3, r3, #16
 8005b74:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005b76:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b78:	8401      	strh	r1, [r0, #32]
}
 8005b7a:	4770      	bx	lr

08005b7c <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005b7c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005b7e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005b82:	041b      	lsls	r3, r3, #16
 8005b84:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005b86:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b88:	8401      	strh	r1, [r0, #32]
}
 8005b8a:	4770      	bx	lr

08005b8c <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005b8c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8005b8e:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005b92:	041b      	lsls	r3, r3, #16
 8005b94:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005b96:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005b9a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b9c:	8403      	strh	r3, [r0, #32]
}
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005ba0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005ba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ba6:	041b      	lsls	r3, r3, #16
 8005ba8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005baa:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005bae:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bb0:	8403      	strh	r3, [r0, #32]
}
 8005bb2:	4770      	bx	lr

08005bb4 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005bb4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005bb6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bba:	041b      	lsls	r3, r3, #16
 8005bbc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8005bbe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bc2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bc4:	8403      	strh	r3, [r0, #32]
}
 8005bc6:	4770      	bx	lr

08005bc8 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005bc8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005bca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bce:	041b      	lsls	r3, r3, #16
 8005bd0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005bd2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bd6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bd8:	8403      	strh	r3, [r0, #32]
}
 8005bda:	4770      	bx	lr

08005bdc <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005bdc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005be2:	041b      	lsls	r3, r3, #16
 8005be4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005be6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005bea:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005bec:	8403      	strh	r3, [r0, #32]
}
 8005bee:	4770      	bx	lr

08005bf0 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005bf4:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005bf6:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005bfa:	fa1f fc8c 	uxth.w	ip, ip
 8005bfe:	ea2c 0c03 	bic.w	ip, ip, r3
 8005c02:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005c06:	8c03      	ldrh	r3, [r0, #32]
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	b292      	uxth	r2, r2
 8005c0c:	8402      	strh	r2, [r0, #32]
}
 8005c0e:	4770      	bx	lr

08005c10 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005c10:	2304      	movs	r3, #4
 8005c12:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005c14:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005c16:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005c1a:	fa1f fc8c 	uxth.w	ip, ip
 8005c1e:	ea2c 0c03 	bic.w	ip, ip, r3
 8005c22:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005c26:	8c03      	ldrh	r3, [r0, #32]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	b292      	uxth	r2, r2
 8005c2c:	8402      	strh	r2, [r0, #32]
}
 8005c2e:	4770      	bx	lr

08005c30 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c30:	2301      	movs	r3, #1
 8005c32:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c34:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c36:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c38:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c3a:	b292      	uxth	r2, r2
 8005c3c:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005c40:	2908      	cmp	r1, #8
 8005c42:	bf14      	ite	ne
 8005c44:	2300      	movne	r3, #0
 8005c46:	2301      	moveq	r3, #1
 8005c48:	2900      	cmp	r1, #0
 8005c4a:	bf08      	it	eq
 8005c4c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005c50:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005c52:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005c54:	b16b      	cbz	r3, 8005c72 <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005c56:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005c5a:	0849      	lsrs	r1, r1, #1
 8005c5c:	5850      	ldr	r0, [r2, r1]
 8005c5e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005c62:	ea00 0303 	and.w	r3, r0, r3
 8005c66:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005c68:	5853      	ldr	r3, [r2, r1]
 8005c6a:	ea43 030c 	orr.w	r3, r3, ip
 8005c6e:	5053      	str	r3, [r2, r1]
 8005c70:	e010      	b.n	8005c94 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005c72:	9801      	ldr	r0, [sp, #4]
 8005c74:	1f0a      	subs	r2, r1, #4
 8005c76:	b292      	uxth	r2, r2
 8005c78:	3018      	adds	r0, #24
 8005c7a:	0852      	lsrs	r2, r2, #1
 8005c7c:	5881      	ldr	r1, [r0, r2]
 8005c7e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005c82:	ea01 0303 	and.w	r3, r1, r3
 8005c86:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005c88:	5881      	ldr	r1, [r0, r2]
 8005c8a:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	4319      	orrs	r1, r3
 8005c92:	5081      	str	r1, [r0, r2]
  }
}
 8005c94:	b002      	add	sp, #8
 8005c96:	4770      	bx	lr

08005c98 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005c98:	b121      	cbz	r1, 8005ca4 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005c9a:	8803      	ldrh	r3, [r0, #0]
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005ca2:	e004      	b.n	8005cae <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005ca4:	8803      	ldrh	r3, [r0, #0]
 8005ca6:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005caa:	059b      	lsls	r3, r3, #22
 8005cac:	0d9b      	lsrs	r3, r3, #22
 8005cae:	8003      	strh	r3, [r0, #0]
  }
}
 8005cb0:	4770      	bx	lr
 8005cb2:	46c0      	nop			(mov r8, r8)

08005cb4 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005cb4:	b121      	cbz	r1, 8005cc0 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005cb6:	8803      	ldrh	r3, [r0, #0]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005cbe:	e004      	b.n	8005cca <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005cc0:	8803      	ldrh	r3, [r0, #0]
 8005cc2:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005cc6:	059b      	lsls	r3, r3, #22
 8005cc8:	0d9b      	lsrs	r3, r3, #22
 8005cca:	8003      	strh	r3, [r0, #0]
  }
}
 8005ccc:	4770      	bx	lr
 8005cce:	46c0      	nop			(mov r8, r8)

08005cd0 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cd0:	b121      	cbz	r1, 8005cdc <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005cd2:	8883      	ldrh	r3, [r0, #4]
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cda:	e004      	b.n	8005ce6 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005cdc:	8883      	ldrh	r3, [r0, #4]
 8005cde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ce2:	041b      	lsls	r3, r3, #16
 8005ce4:	0c1b      	lsrs	r3, r3, #16
 8005ce6:	8083      	strh	r3, [r0, #4]
  }
}
 8005ce8:	4770      	bx	lr
 8005cea:	46c0      	nop			(mov r8, r8)

08005cec <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005cec:	8803      	ldrh	r3, [r0, #0]
 8005cee:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005cf2:	059b      	lsls	r3, r3, #22
 8005cf4:	0d9b      	lsrs	r3, r3, #22
 8005cf6:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005cf8:	8803      	ldrh	r3, [r0, #0]
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	4319      	orrs	r1, r3
 8005cfe:	8001      	strh	r1, [r0, #0]
}
 8005d00:	4770      	bx	lr
 8005d02:	46c0      	nop			(mov r8, r8)

08005d04 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005d04:	8883      	ldrh	r3, [r0, #4]
 8005d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d0a:	041b      	lsls	r3, r3, #16
 8005d0c:	0c1b      	lsrs	r3, r3, #16
 8005d0e:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005d10:	8883      	ldrh	r3, [r0, #4]
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	4319      	orrs	r1, r3
 8005d16:	8081      	strh	r1, [r0, #4]
}
 8005d18:	4770      	bx	lr
 8005d1a:	46c0      	nop			(mov r8, r8)

08005d1c <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005d1c:	8903      	ldrh	r3, [r0, #8]
 8005d1e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005d22:	041b      	lsls	r3, r3, #16
 8005d24:	0c1b      	lsrs	r3, r3, #16
 8005d26:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005d28:	8903      	ldrh	r3, [r0, #8]
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	4319      	orrs	r1, r3
 8005d2e:	8101      	strh	r1, [r0, #8]
}
 8005d30:	4770      	bx	lr
 8005d32:	46c0      	nop			(mov r8, r8)

08005d34 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005d34:	8903      	ldrh	r3, [r0, #8]
 8005d36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d3a:	041b      	lsls	r3, r3, #16
 8005d3c:	0c1b      	lsrs	r3, r3, #16
 8005d3e:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005d40:	8903      	ldrh	r3, [r0, #8]
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	4319      	orrs	r1, r3
 8005d46:	8101      	strh	r1, [r0, #8]
}
 8005d48:	4770      	bx	lr
 8005d4a:	46c0      	nop			(mov r8, r8)

08005d4c <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005d4c:	8481      	strh	r1, [r0, #36]
}
 8005d4e:	4770      	bx	lr

08005d50 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005d50:	8581      	strh	r1, [r0, #44]
}
 8005d52:	4770      	bx	lr

08005d54 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005d54:	8681      	strh	r1, [r0, #52]
}
 8005d56:	4770      	bx	lr

08005d58 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005d58:	8701      	strh	r1, [r0, #56]
}
 8005d5a:	4770      	bx	lr

08005d5c <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005d5c:	8781      	strh	r1, [r0, #60]
}
 8005d5e:	4770      	bx	lr

08005d60 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005d60:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005d64:	4770      	bx	lr
 8005d66:	46c0      	nop			(mov r8, r8)

08005d68 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005d68:	8b03      	ldrh	r3, [r0, #24]
 8005d6a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005d6e:	041b      	lsls	r3, r3, #16
 8005d70:	0c1b      	lsrs	r3, r3, #16
 8005d72:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005d74:	8b03      	ldrh	r3, [r0, #24]
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	4319      	orrs	r1, r3
 8005d7a:	8301      	strh	r1, [r0, #24]
}
 8005d7c:	4770      	bx	lr
 8005d7e:	46c0      	nop			(mov r8, r8)

08005d80 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005d80:	8b03      	ldrh	r3, [r0, #24]
 8005d82:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005d86:	041b      	lsls	r3, r3, #16
 8005d88:	0c1b      	lsrs	r3, r3, #16
 8005d8a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005d8c:	8b03      	ldrh	r3, [r0, #24]
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	8303      	strh	r3, [r0, #24]
}
 8005d98:	4770      	bx	lr
 8005d9a:	46c0      	nop			(mov r8, r8)

08005d9c <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005d9c:	8b83      	ldrh	r3, [r0, #28]
 8005d9e:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005da2:	041b      	lsls	r3, r3, #16
 8005da4:	0c1b      	lsrs	r3, r3, #16
 8005da6:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005da8:	8b83      	ldrh	r3, [r0, #28]
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	4319      	orrs	r1, r3
 8005dae:	8381      	strh	r1, [r0, #28]
}
 8005db0:	4770      	bx	lr
 8005db2:	46c0      	nop			(mov r8, r8)

08005db4 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005db4:	8b83      	ldrh	r3, [r0, #28]
 8005db6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005dba:	041b      	lsls	r3, r3, #16
 8005dbc:	0c1b      	lsrs	r3, r3, #16
 8005dbe:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005dc0:	8b83      	ldrh	r3, [r0, #28]
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	8383      	strh	r3, [r0, #28]
}
 8005dcc:	4770      	bx	lr
 8005dce:	46c0      	nop			(mov r8, r8)

08005dd0 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005dd0:	8803      	ldrh	r3, [r0, #0]
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005dd6:	8803      	ldrh	r3, [r0, #0]
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	4319      	orrs	r1, r3
 8005ddc:	8001      	strh	r1, [r0, #0]
}
 8005dde:	4770      	bx	lr

08005de0 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005de0:	8e80      	ldrh	r0, [r0, #52]
 8005de2:	b280      	uxth	r0, r0
}
 8005de4:	4770      	bx	lr
 8005de6:	46c0      	nop			(mov r8, r8)

08005de8 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005de8:	8f00      	ldrh	r0, [r0, #56]
 8005dea:	b280      	uxth	r0, r0
}
 8005dec:	4770      	bx	lr
 8005dee:	46c0      	nop			(mov r8, r8)

08005df0 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005df0:	8f80      	ldrh	r0, [r0, #60]
 8005df2:	b280      	uxth	r0, r0
}
 8005df4:	4770      	bx	lr
 8005df6:	46c0      	nop			(mov r8, r8)

08005df8 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005df8:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005dfc:	b280      	uxth	r0, r0
}
 8005dfe:	4770      	bx	lr

08005e00 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005e00:	8c80      	ldrh	r0, [r0, #36]
 8005e02:	b280      	uxth	r0, r0
}
 8005e04:	4770      	bx	lr
 8005e06:	46c0      	nop			(mov r8, r8)

08005e08 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005e08:	8d00      	ldrh	r0, [r0, #40]
 8005e0a:	b280      	uxth	r0, r0
}
 8005e0c:	4770      	bx	lr
 8005e0e:	46c0      	nop			(mov r8, r8)

08005e10 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005e10:	8a03      	ldrh	r3, [r0, #16]
 8005e12:	4219      	tst	r1, r3
 8005e14:	bf0c      	ite	eq
 8005e16:	2000      	moveq	r0, #0
 8005e18:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e1a:	4770      	bx	lr

08005e1c <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005e1c:	ea6f 0101 	mvn.w	r1, r1
 8005e20:	b289      	uxth	r1, r1
 8005e22:	8201      	strh	r1, [r0, #16]
}
 8005e24:	4770      	bx	lr
 8005e26:	46c0      	nop			(mov r8, r8)

08005e28 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005e28:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005e2a:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005e2c:	4219      	tst	r1, r3
 8005e2e:	bf0c      	ite	eq
 8005e30:	2000      	moveq	r0, #0
 8005e32:	2001      	movne	r0, #1
 8005e34:	4211      	tst	r1, r2
 8005e36:	bf0c      	ite	eq
 8005e38:	2000      	moveq	r0, #0
 8005e3a:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e3e:	4770      	bx	lr

08005e40 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005e40:	ea6f 0101 	mvn.w	r1, r1
 8005e44:	b289      	uxth	r1, r1
 8005e46:	8201      	strh	r1, [r0, #16]
}
 8005e48:	4770      	bx	lr
 8005e4a:	46c0      	nop			(mov r8, r8)

08005e4c <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e4c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005e4e:	4b2f      	ldr	r3, [pc, #188]	(8005f0c <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e50:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005e52:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005e54:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005e56:	d037      	beq.n	8005ec8 <TIM_DeInit+0x7c>
 8005e58:	d80b      	bhi.n	8005e72 <TIM_DeInit+0x26>
 8005e5a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005e5e:	4298      	cmp	r0, r3
 8005e60:	d026      	beq.n	8005eb0 <TIM_DeInit+0x64>
 8005e62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e66:	4298      	cmp	r0, r3
 8005e68:	d028      	beq.n	8005ebc <TIM_DeInit+0x70>
 8005e6a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005e6e:	d14a      	bne.n	8005f06 <TIM_DeInit+0xba>
 8005e70:	e018      	b.n	8005ea4 <TIM_DeInit+0x58>
 8005e72:	4b27      	ldr	r3, [pc, #156]	(8005f10 <TIM_DeInit+0xc4>)
 8005e74:	4298      	cmp	r0, r3
 8005e76:	d033      	beq.n	8005ee0 <TIM_DeInit+0x94>
 8005e78:	d804      	bhi.n	8005e84 <TIM_DeInit+0x38>
 8005e7a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005e7e:	4298      	cmp	r0, r3
 8005e80:	d141      	bne.n	8005f06 <TIM_DeInit+0xba>
 8005e82:	e027      	b.n	8005ed4 <TIM_DeInit+0x88>
 8005e84:	4b23      	ldr	r3, [pc, #140]	(8005f14 <TIM_DeInit+0xc8>)
 8005e86:	4298      	cmp	r0, r3
 8005e88:	d004      	beq.n	8005e94 <TIM_DeInit+0x48>
 8005e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e8e:	4298      	cmp	r0, r3
 8005e90:	d139      	bne.n	8005f06 <TIM_DeInit+0xba>
 8005e92:	e02e      	b.n	8005ef2 <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005e94:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005e98:	2101      	movs	r1, #1
 8005e9a:	f7ff f8bf 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005e9e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005ea2:	e02d      	b.n	8005f00 <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005ea4:	2001      	movs	r0, #1
 8005ea6:	2101      	movs	r1, #1
 8005ea8:	f7ff f8c6 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005eac:	2001      	movs	r0, #1
 8005eae:	e01c      	b.n	8005eea <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005eb0:	2002      	movs	r0, #2
 8005eb2:	2101      	movs	r1, #1
 8005eb4:	f7ff f8c0 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005eb8:	2002      	movs	r0, #2
 8005eba:	e016      	b.n	8005eea <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005ebc:	2004      	movs	r0, #4
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	f7ff f8ba 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005ec4:	2004      	movs	r0, #4
 8005ec6:	e010      	b.n	8005eea <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005ec8:	2008      	movs	r0, #8
 8005eca:	2101      	movs	r1, #1
 8005ecc:	f7ff f8b4 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005ed0:	2008      	movs	r0, #8
 8005ed2:	e00a      	b.n	8005eea <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005ed4:	2010      	movs	r0, #16
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	f7ff f8ae 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005edc:	2010      	movs	r0, #16
 8005ede:	e004      	b.n	8005eea <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005ee0:	2020      	movs	r0, #32
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	f7ff f8a8 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005ee8:	2020      	movs	r0, #32
 8005eea:	2100      	movs	r1, #0
 8005eec:	f7ff f8a4 	bl	8005038 <RCC_APB1PeriphResetCmd>
 8005ef0:	e009      	b.n	8005f06 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005ef2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	f7ff f890 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005efc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005f00:	2100      	movs	r1, #0
 8005f02:	f7ff f88b 	bl	800501c <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005f06:	b003      	add	sp, #12
 8005f08:	bd00      	pop	{pc}
 8005f0a:	46c0      	nop			(mov r8, r8)
 8005f0c:	40000c00 	.word	0x40000c00
 8005f10:	40001400 	.word	0x40001400
 8005f14:	40012c00 	.word	0x40012c00

08005f18 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005f18:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005f1c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005f1e:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f22:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005f24:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005f26:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005f28:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005f2c:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005f2e:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f32:	8183      	strh	r3, [r0, #12]
}
 8005f34:	4770      	bx	lr
 8005f36:	46c0      	nop			(mov r8, r8)

08005f38 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f38:	f8b1 c000 	ldrh.w	ip, [r1]
 8005f3c:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005f3e:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f40:	ea43 030c 	orr.w	r3, r3, ip
 8005f44:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005f48:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f4a:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f4e:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f52:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f54:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005f56:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	8203      	strh	r3, [r0, #16]
}
 8005f5e:	4770      	bx	lr

08005f60 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005f60:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005f64:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005f66:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005f68:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005f6a:	80c3      	strh	r3, [r0, #6]
}
 8005f6c:	4770      	bx	lr
 8005f6e:	46c0      	nop			(mov r8, r8)

08005f70 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005f70:	b121      	cbz	r1, 8005f7c <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005f72:	8983      	ldrh	r3, [r0, #12]
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005f7a:	e004      	b.n	8005f86 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005f7c:	8983      	ldrh	r3, [r0, #12]
 8005f7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f82:	041b      	lsls	r3, r3, #16
 8005f84:	0c1b      	lsrs	r3, r3, #16
 8005f86:	8183      	strh	r3, [r0, #12]
  }
}
 8005f88:	4770      	bx	lr
 8005f8a:	46c0      	nop			(mov r8, r8)

08005f8c <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005f8c:	b2cb      	uxtb	r3, r1
 8005f8e:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005f92:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005f96:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005f98:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005f9a:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005f9e:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005fa2:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005fa4:	d101      	bne.n	8005faa <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005fa6:	300c      	adds	r0, #12
 8005fa8:	e005      	b.n	8005fb6 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005faa:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8005fae:	d101      	bne.n	8005fb4 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8005fb0:	3010      	adds	r0, #16
 8005fb2:	e000      	b.n	8005fb6 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005fb4:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005fb6:	b112      	cbz	r2, 8005fbe <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005fb8:	6803      	ldr	r3, [r0, #0]
 8005fba:	430b      	orrs	r3, r1
 8005fbc:	e002      	b.n	8005fc4 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005fbe:	6803      	ldr	r3, [r0, #0]
 8005fc0:	ea23 0301 	bic.w	r3, r3, r1
 8005fc4:	6003      	str	r3, [r0, #0]
  }
}
 8005fc6:	b002      	add	sp, #8
 8005fc8:	4770      	bx	lr
 8005fca:	46c0      	nop			(mov r8, r8)

08005fcc <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005fcc:	b122      	cbz	r2, 8005fd8 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005fce:	8a83      	ldrh	r3, [r0, #20]
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	ea41 0303 	orr.w	r3, r1, r3
 8005fd6:	e003      	b.n	8005fe0 <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005fd8:	8a83      	ldrh	r3, [r0, #20]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	ea23 0301 	bic.w	r3, r3, r1
 8005fe0:	8283      	strh	r3, [r0, #20]
  }
}
 8005fe2:	4770      	bx	lr

08005fe4 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8005fe4:	8a03      	ldrh	r3, [r0, #16]
 8005fe6:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8005fea:	041b      	lsls	r3, r3, #16
 8005fec:	0c1b      	lsrs	r3, r3, #16
 8005fee:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005ff0:	8a03      	ldrh	r3, [r0, #16]
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	430b      	orrs	r3, r1
 8005ff6:	8203      	strh	r3, [r0, #16]
}
 8005ff8:	4770      	bx	lr
 8005ffa:	46c0      	nop			(mov r8, r8)

08005ffc <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8005ffc:	8983      	ldrh	r3, [r0, #12]
 8005ffe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006002:	041b      	lsls	r3, r3, #16
 8006004:	0c1b      	lsrs	r3, r3, #16
 8006006:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8006008:	8983      	ldrh	r3, [r0, #12]
 800600a:	b29b      	uxth	r3, r3
 800600c:	4319      	orrs	r1, r3
 800600e:	8181      	strh	r1, [r0, #12]
}
 8006010:	4770      	bx	lr
 8006012:	46c0      	nop			(mov r8, r8)

08006014 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8006014:	b121      	cbz	r1, 8006020 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8006016:	8983      	ldrh	r3, [r0, #12]
 8006018:	b29b      	uxth	r3, r3
 800601a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800601e:	e004      	b.n	800602a <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8006020:	8983      	ldrh	r3, [r0, #12]
 8006022:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8006026:	041b      	lsls	r3, r3, #16
 8006028:	0c1b      	lsrs	r3, r3, #16
 800602a:	8183      	strh	r3, [r0, #12]
  }
}
 800602c:	4770      	bx	lr
 800602e:	46c0      	nop			(mov r8, r8)

08006030 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8006030:	8a03      	ldrh	r3, [r0, #16]
 8006032:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 800603c:	8a03      	ldrh	r3, [r0, #16]
 800603e:	b29b      	uxth	r3, r3
 8006040:	4319      	orrs	r1, r3
 8006042:	8201      	strh	r1, [r0, #16]
}
 8006044:	4770      	bx	lr
 8006046:	46c0      	nop			(mov r8, r8)

08006048 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006048:	b121      	cbz	r1, 8006054 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800604a:	8a03      	ldrh	r3, [r0, #16]
 800604c:	b29b      	uxth	r3, r3
 800604e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006052:	e004      	b.n	800605e <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8006054:	8a03      	ldrh	r3, [r0, #16]
 8006056:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800605a:	041b      	lsls	r3, r3, #16
 800605c:	0c1b      	lsrs	r3, r3, #16
 800605e:	8203      	strh	r3, [r0, #16]
  }
}
 8006060:	4770      	bx	lr
 8006062:	46c0      	nop			(mov r8, r8)

08006064 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8006064:	05c9      	lsls	r1, r1, #23
 8006066:	0dc9      	lsrs	r1, r1, #23
 8006068:	8081      	strh	r1, [r0, #4]
}
 800606a:	4770      	bx	lr

0800606c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 800606c:	8880      	ldrh	r0, [r0, #4]
 800606e:	05c0      	lsls	r0, r0, #23
 8006070:	0dc0      	lsrs	r0, r0, #23
}
 8006072:	4770      	bx	lr

08006074 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8006074:	8983      	ldrh	r3, [r0, #12]
 8006076:	b29b      	uxth	r3, r3
 8006078:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800607c:	8183      	strh	r3, [r0, #12]
}
 800607e:	4770      	bx	lr

08006080 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8006080:	8b03      	ldrh	r3, [r0, #24]
 8006082:	b2db      	uxtb	r3, r3
 8006084:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8006086:	8b03      	ldrh	r3, [r0, #24]
 8006088:	b29b      	uxth	r3, r3
 800608a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800608e:	8303      	strh	r3, [r0, #24]
}
 8006090:	4770      	bx	lr
 8006092:	46c0      	nop			(mov r8, r8)

08006094 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8006094:	8b03      	ldrh	r3, [r0, #24]
 8006096:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800609a:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800609c:	8b03      	ldrh	r3, [r0, #24]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	430b      	orrs	r3, r1
 80060a2:	8303      	strh	r3, [r0, #24]
}
 80060a4:	4770      	bx	lr
 80060a6:	46c0      	nop			(mov r8, r8)

080060a8 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80060a8:	b121      	cbz	r1, 80060b4 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80060aa:	8a83      	ldrh	r3, [r0, #20]
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80060b2:	e004      	b.n	80060be <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80060b4:	8a83      	ldrh	r3, [r0, #20]
 80060b6:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 80060ba:	041b      	lsls	r3, r3, #16
 80060bc:	0c1b      	lsrs	r3, r3, #16
 80060be:	8283      	strh	r3, [r0, #20]
  }
}
 80060c0:	4770      	bx	lr
 80060c2:	46c0      	nop			(mov r8, r8)

080060c4 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80060c4:	b121      	cbz	r1, 80060d0 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80060c6:	8a83      	ldrh	r3, [r0, #20]
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80060ce:	e004      	b.n	80060da <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80060d0:	8a83      	ldrh	r3, [r0, #20]
 80060d2:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80060d6:	041b      	lsls	r3, r3, #16
 80060d8:	0c1b      	lsrs	r3, r3, #16
 80060da:	8283      	strh	r3, [r0, #20]
  }
}
 80060dc:	4770      	bx	lr
 80060de:	46c0      	nop			(mov r8, r8)

080060e0 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80060e0:	b121      	cbz	r1, 80060ec <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80060e2:	8a83      	ldrh	r3, [r0, #20]
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 80060ea:	e004      	b.n	80060f6 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80060ec:	8a83      	ldrh	r3, [r0, #20]
 80060ee:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80060f2:	041b      	lsls	r3, r3, #16
 80060f4:	0c1b      	lsrs	r3, r3, #16
 80060f6:	8283      	strh	r3, [r0, #20]
  }
}
 80060f8:	4770      	bx	lr
 80060fa:	46c0      	nop			(mov r8, r8)

080060fc <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80060fc:	8a83      	ldrh	r3, [r0, #20]
 80060fe:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8006102:	041b      	lsls	r3, r3, #16
 8006104:	0c1b      	lsrs	r3, r3, #16
 8006106:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8006108:	8a83      	ldrh	r3, [r0, #20]
 800610a:	b29b      	uxth	r3, r3
 800610c:	4319      	orrs	r1, r3
 800610e:	8281      	strh	r1, [r0, #20]
}
 8006110:	4770      	bx	lr
 8006112:	46c0      	nop			(mov r8, r8)

08006114 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006114:	b121      	cbz	r1, 8006120 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8006116:	8a83      	ldrh	r3, [r0, #20]
 8006118:	b29b      	uxth	r3, r3
 800611a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800611e:	e004      	b.n	800612a <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8006120:	8a83      	ldrh	r3, [r0, #20]
 8006122:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8006126:	041b      	lsls	r3, r3, #16
 8006128:	0c1b      	lsrs	r3, r3, #16
 800612a:	8283      	strh	r3, [r0, #20]
  }
}
 800612c:	4770      	bx	lr
 800612e:	46c0      	nop			(mov r8, r8)

08006130 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8006130:	8803      	ldrh	r3, [r0, #0]
 8006132:	4219      	tst	r1, r3
 8006134:	bf0c      	ite	eq
 8006136:	2000      	moveq	r0, #0
 8006138:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800613a:	4770      	bx	lr

0800613c <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 800613c:	ea6f 0101 	mvn.w	r1, r1
 8006140:	b289      	uxth	r1, r1
 8006142:	8001      	strh	r1, [r0, #0]
}
 8006144:	4770      	bx	lr
 8006146:	46c0      	nop			(mov r8, r8)

08006148 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8006148:	b2cb      	uxtb	r3, r1
 800614a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800614e:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 8006152:	2301      	movs	r3, #1
 8006154:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006158:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 800615c:	bf08      	it	eq
 800615e:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006160:	d004      	beq.n	800616c <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8006162:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8006166:	bf0c      	ite	eq
 8006168:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800616a:	8a83      	ldrhne	r3, [r0, #20]
 800616c:	b29b      	uxth	r3, r3
 800616e:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8006172:	0a0b      	lsrs	r3, r1, #8
 8006174:	2201      	movs	r2, #1
 8006176:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8006178:	8803      	ldrh	r3, [r0, #0]
 800617a:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800617c:	421a      	tst	r2, r3
 800617e:	bf0c      	ite	eq
 8006180:	2000      	moveq	r0, #0
 8006182:	2001      	movne	r0, #1
 8006184:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8006188:	bf0c      	ite	eq
 800618a:	2000      	moveq	r0, #0
 800618c:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8006190:	4770      	bx	lr
 8006192:	46c0      	nop			(mov r8, r8)

08006194 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 8006194:	0a09      	lsrs	r1, r1, #8
 8006196:	2301      	movs	r3, #1
 8006198:	408b      	lsls	r3, r1
 800619a:	ea6f 0303 	mvn.w	r3, r3
 800619e:	b29b      	uxth	r3, r3
 80061a0:	8003      	strh	r3, [r0, #0]
}
 80061a2:	4770      	bx	lr

080061a4 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80061a4:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80061a6:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80061a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80061ac:	041b      	lsls	r3, r3, #16
 80061ae:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80061b0:	4313      	orrs	r3, r2
 80061b2:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80061b4:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061b6:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061b8:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061ba:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061bc:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80061be:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061c2:	430b      	orrs	r3, r1
 80061c4:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80061c6:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061ca:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80061cc:	0412      	lsls	r2, r2, #16
 80061ce:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	4313      	orrs	r3, r2
 80061d4:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80061d6:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80061d8:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80061da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061de:	041b      	lsls	r3, r3, #16
 80061e0:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061e2:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80061e4:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061e6:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80061e8:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80061ea:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 80061ec:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80061ee:	a803      	add	r0, sp, #12
 80061f0:	f7fe fe8e 	bl	8004f10 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80061f4:	4b10      	ldr	r3, [pc, #64]	(8006238 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 80061f6:	4811      	ldr	r0, [pc, #68]	(800623c <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 80061f8:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80061fa:	bf0c      	ite	eq
 80061fc:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80061fe:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006200:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006204:	6833      	ldr	r3, [r6, #0]
 8006206:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006210:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006214:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006216:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800621a:	fb0c 1212 	mls	r2, ip, r2, r1
 800621e:	0112      	lsls	r2, r2, #4
 8006220:	3232      	adds	r2, #50
 8006222:	fba2 2300 	umull	r2, r3, r2, r0
 8006226:	095b      	lsrs	r3, r3, #5
 8006228:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 800622c:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8006230:	b29b      	uxth	r3, r3
 8006232:	812b      	strh	r3, [r5, #8]
}
 8006234:	b008      	add	sp, #32
 8006236:	bd70      	pop	{r4, r5, r6, pc}
 8006238:	40013800 	.word	0x40013800
 800623c:	51eb851f 	.word	0x51eb851f

08006240 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006240:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006242:	4b22      	ldr	r3, [pc, #136]	(80062cc <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006244:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006246:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006248:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800624a:	d02b      	beq.n	80062a4 <USART_DeInit+0x64>
 800624c:	d808      	bhi.n	8006260 <USART_DeInit+0x20>
 800624e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006252:	4298      	cmp	r0, r3
 8006254:	d016      	beq.n	8006284 <USART_DeInit+0x44>
 8006256:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800625a:	4298      	cmp	r0, r3
 800625c:	d134      	bne.n	80062c8 <USART_DeInit+0x88>
 800625e:	e019      	b.n	8006294 <USART_DeInit+0x54>
 8006260:	4b1b      	ldr	r3, [pc, #108]	(80062d0 <USART_DeInit+0x90>)
 8006262:	4298      	cmp	r0, r3
 8006264:	d026      	beq.n	80062b4 <USART_DeInit+0x74>
 8006266:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800626a:	4298      	cmp	r0, r3
 800626c:	d12c      	bne.n	80062c8 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800626e:	2101      	movs	r1, #1
 8006270:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006274:	f7fe fed2 	bl	800501c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006278:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800627c:	2100      	movs	r1, #0
 800627e:	f7fe fecd 	bl	800501c <RCC_APB2PeriphResetCmd>
 8006282:	e021      	b.n	80062c8 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8006284:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006288:	2101      	movs	r1, #1
 800628a:	f7fe fed5 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800628e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006292:	e016      	b.n	80062c2 <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8006294:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006298:	2101      	movs	r1, #1
 800629a:	f7fe fecd 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800629e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80062a2:	e00e      	b.n	80062c2 <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80062a4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80062a8:	2101      	movs	r1, #1
 80062aa:	f7fe fec5 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80062ae:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80062b2:	e006      	b.n	80062c2 <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80062b4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80062b8:	2101      	movs	r1, #1
 80062ba:	f7fe febd 	bl	8005038 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80062be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80062c2:	2100      	movs	r1, #0
 80062c4:	f7fe feb8 	bl	8005038 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80062c8:	b003      	add	sp, #12
 80062ca:	bd00      	pop	{pc}
 80062cc:	40004c00 	.word	0x40004c00
 80062d0:	40005000 	.word	0x40005000

080062d4 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 80062d4:	bf30      	wfi
    BX r14
 80062d6:	4770      	bx	lr

080062d8 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 80062d8:	bf20      	wfe
    BX r14
 80062da:	4770      	bx	lr

080062dc <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 80062dc:	bf40      	sev
    BX r14
 80062de:	4770      	bx	lr

080062e0 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 80062e0:	f3bf 8f6f 	isb	sy
    BX r14
 80062e4:	4770      	bx	lr

080062e6 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 80062e6:	f3bf 8f4f 	dsb	sy
    BX r14
 80062ea:	4770      	bx	lr

080062ec <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 80062ec:	f3bf 8f5f 	dmb	sy
    BX r14
 80062f0:	4770      	bx	lr

080062f2 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 80062f2:	df01      	svc	1
    BX r14
 80062f4:	4770      	bx	lr

080062f6 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 80062f6:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 80062fa:	4770      	bx	lr

080062fc <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 80062fc:	f380 8814 	msr	CONTROL, r0
  ISB
 8006300:	f3bf 8f6f 	isb	sy
  BX r14
 8006304:	4770      	bx	lr

08006306 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8006306:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800630a:	4770      	bx	lr

0800630c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800630c:	f380 8809 	msr	PSP, r0
    BX r14
 8006310:	4770      	bx	lr

08006312 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8006312:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8006316:	4770      	bx	lr

08006318 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8006318:	f380 8808 	msr	MSP, r0
    BX r14
 800631c:	4770      	bx	lr

0800631e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800631e:	b672      	cpsid	i
  BX r14
 8006320:	4770      	bx	lr

08006322 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8006322:	b662      	cpsie	i
  BX r14
 8006324:	4770      	bx	lr

08006326 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8006326:	b671      	cpsid	f
  BX r14
 8006328:	4770      	bx	lr

0800632a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800632a:	b661      	cpsie	f
  BX r14
 800632c:	4770      	bx	lr

0800632e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800632e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8006332:	4770      	bx	lr

08006334 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8006334:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8006338:	4770      	bx	lr

0800633a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800633a:	ba40      	rev16	r0, r0
  BX r14
 800633c:	4770      	bx	lr

0800633e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800633e:	ba00      	rev	r0, r0
  BX r14
 8006340:	4770      	bx	lr
	...

08006344 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8006344:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8006348:	4668      	mov	r0, sp
 800634a:	468d      	mov	sp, r1
 800634c:	b501      	push	{r0, lr}
 800634e:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006350:	490c      	ldr	r1, [pc, #48]	(8006384 <Reset_Handler+0x40>)
 8006352:	f8df c034 	ldr.w	ip, [pc, #52]	; 8006388 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8006356:	480d      	ldr	r0, [pc, #52]	(800638c <Reset_Handler+0x48>)
 8006358:	e002      	b.n	8006360 <Reset_Handler+0x1c>
 800635a:	5883      	ldr	r3, [r0, r2]
 800635c:	508b      	str	r3, [r1, r2]
 800635e:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006360:	eb01 0302 	add.w	r3, r1, r2
 8006364:	4563      	cmp	r3, ip
 8006366:	d3f8      	bcc.n	800635a <Reset_Handler+0x16>
 8006368:	4b09      	ldr	r3, [pc, #36]	(8006390 <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800636a:	490a      	ldr	r1, [pc, #40]	(8006394 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 800636c:	2200      	movs	r2, #0
 800636e:	e001      	b.n	8006374 <Reset_Handler+0x30>
 8006370:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006374:	428b      	cmp	r3, r1
 8006376:	d3fb      	bcc.n	8006370 <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8006378:	f7fc ff4a 	bl	8003210 <main>
}
 800637c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8006380:	4685      	mov	sp, r0
 8006382:	4770      	bx	lr
 8006384:	20000000 	.word	0x20000000
 8006388:	20000010 	.word	0x20000010
 800638c:	080063d4 	.word	0x080063d4
 8006390:	20000010 	.word	0x20000010
 8006394:	200000c8 	.word	0x200000c8

08006398 <APBAHBPrescTable>:
 8006398:	00000000 	.word	0x00000000
 800639c:	04030201 	.word	0x04030201
 80063a0:	04030201 	.word	0x04030201
 80063a4:	09080706 	.word	0x09080706

080063a8 <ADCPrescTable>:
 80063a8:	08060402 	.word	0x08060402
 80063ac:	4c454820 	.word	0x4c454820
 80063b0:	3a204f4c 	.word	0x3a204f4c
 80063b4:	000d0a29 	.word	0x000d0a29
 80063b8:	66667562 	.word	0x66667562
 80063bc:	000d0a20 	.word	0x000d0a20
 80063c0:	7473000a 	.word	0x7473000a
 80063c4:	69747261 	.word	0x69747261
 80063c8:	4120676e 	.word	0x4120676e
 80063cc:	0d0a4344 	.word	0x0d0a4344
 80063d0:	00000000 	.word	0x00000000

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <count>:
20000008:	000000d6 	.word	0x000000d6

2000000c <SCALE>:
2000000c:	3f333333 	.word	0x3f333333

Disassembly of section .bss:

20000010 <ADCres_buf_index>:
	...

20000012 <diff>:
	...

20000014 <sweepDirection>:
	...

20000016 <ADCres_buf>:
	...

2000007a <IRsweepDone>:
	...

2000007c <PC_RX_buff_index>:
2000007c:	00000000 	.word	0x00000000

20000080 <PC_data_rdy>:
20000080:	00000000 	.word	0x00000000

20000084 <gwTimingDelay>:
20000084:	00000000 	.word	0x00000000

20000088 <gw1msCounter>:
20000088:	00000000 	.word	0x00000000

2000008c <PC_RX_com_buf>:
	...

2000009c <DXL_RX_buff_index>:
2000009c:	00000000 	.word	0x00000000

200000a0 <DXL_TX_buff_index>:
200000a0:	00000000 	.word	0x00000000

200000a4 <DXL_RX_com_buf>:
	...

200000b3 <DXL_TX_com_buf>:
	...

200000c4 <old_speed>:
200000c4:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

200000c8 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	000001d4 	ldrdeq	r0, [r0], -r4
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	05ce0002 	strbeq	r0, [lr, #2]
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003308 	stmdaeq	r0, {r3, r8, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0b7a0002 	bleq	1e8009c <__Stack_Size+0x1e7fc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
  9c:	00000210 	andeq	r0, r0, r0, lsl r2
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	10a20002 	adcne	r0, r2, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	0800364c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip, sp}
  bc:	000001b4 	strheq	r0, [r0], -r4
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	14bf0002 	ldrtne	r0, [pc], #2	; d4 <_Minimum_Stack_Size-0x2c>
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003800 	stmdaeq	r0, {fp, ip, sp}
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	18dd0002 	ldmne	sp, {r1}^
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	080039ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, ip, sp}
  fc:	000000ec 	andeq	r0, r0, ip, ror #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	1a460002 	bne	118011c <__Stack_Size+0x117fd1c>
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip, sp}
 11c:	000002c8 	andeq	r0, r0, r8, asr #5
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1d370002 	ldcne	0, cr0, [r7, #-8]!
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	28560002 	ldmdacs	r6, {r1}^
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2f900002 	svccs	0x00900002
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0800465c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	35d80002 	ldrbcc	r0, [r8, #2]
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	080048e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3ebf0002 	cdpcc	0, 11, cr0, cr15, cr2, {0}
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	41060002 	tstmi	r6, r2
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	49c30002 	stmibmi	r3, {r1}^
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	080050ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	4bb20002 	blmi	fec8021c <SCS_BASE+0x1ec7221c>
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	08005190 	stmdaeq	r0, {r4, r7, r8, ip, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6cfb0002 	ldclvs	0, cr0, [fp], #8
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	764b0002 	strbvc	r0, [fp], -r2
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	080062d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	76dc0002 	ldrbvc	r0, [ip], r2
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08006344 	stmdaeq	r0, {r2, r6, r8, r9, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	77e20002 	strbvc	r0, [r2, r2]!
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	78a70002 	stmiavc	r7!, {r1}
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	8b1b0002 	blhi	6c02dc <__Stack_Size+0x6bfedc>
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8c610002 	stclhi	0, cr0, [r1], #-8
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8d740002 	ldclhi	0, cr0, [r4, #-8]!
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	97190002 	ldrls	r0, [r9, -r2]
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	a0cb0002 	sbcge	r0, fp, r2
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	000000cc 	andeq	r0, r0, ip, asr #1
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	04fd0000 	ldrbteq	r0, [sp]
       c:	037a0000 	cmneq	sl, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	038d0059 	orreq	r0, sp, #89	; 0x59
      20:	74730000 	ldrbtvc	r0, [r3]
      24:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
      28:	65777352 	ldrbvs	r7, [r7, #-850]!
      2c:	9c007065 	stcls	0, cr7, [r0], {101}
      30:	5f000003 	svcpl	0x00000003
      34:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      38:	53495f32 	movtpl	r5, #40754	; 0x9f32
      3c:	03b00052 	movseq	r0, #82	; 0x52
      40:	616d0000 	cmnvs	sp, r0
      44:	43006e69 	movwmi	r6, #3689	; 0xe69
      48:	42000004 	andmi	r0, r0, #4	; 0x4
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	004c5844 	subeq	r5, ip, r4, asr #16
      58:	00000455 	andeq	r0, r0, r5, asr r4
      5c:	64756142 	ldrbtvs	r6, [r5], #-322
      60:	65746172 	ldrbvs	r6, [r4, #-370]!
      64:	0043505f 	subeq	r5, r3, pc, asr r0
      68:	00000477 	andeq	r0, r0, r7, ror r4
      6c:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
      70:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
      74:	89006675 	stmdbhi	r0, {r0, r2, r4, r5, r6, r9, sl, sp, lr}
      78:	41000004 	tstmi	r0, r4
      7c:	65724344 	ldrbvs	r4, [r2, #-836]!
      80:	75625f73 	strbvc	r5, [r2, #-3955]!
      84:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
      88:	00786564 	rsbseq	r6, r8, r4, ror #10
      8c:	0000049b 	muleq	r0, fp, r4
      90:	66666964 	strbtvs	r6, [r6], -r4, ror #18
      94:	0004ad00 	andeq	sl, r4, r0, lsl #26
      98:	73524900 	cmpvc	r2, #0	; 0x0
      9c:	70656577 	rsbvc	r6, r5, r7, ror r5
      a0:	656e6f44 	strbvs	r6, [lr, #-3908]!
      a4:	0004bf00 	andeq	fp, r4, r0, lsl #30
      a8:	65777300 	ldrbvs	r7, [r7, #-768]!
      ac:	69447065 	stmdbvs	r4, {r0, r2, r5, r6, ip, sp, lr}^
      b0:	74636572 	strbtvc	r6, [r3], #-1394
      b4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      b8:	000004d1 	ldrdeq	r0, [r0], -r1
      bc:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
      c0:	04e30074 	strbteq	r0, [r3], #116
      c4:	43530000 	cmpmi	r3, #0	; 0x0
      c8:	00454c41 	subeq	r4, r5, r1, asr #24
      cc:	00000000 	andeq	r0, r0, r0
      d0:	00000638 	andeq	r0, r0, r8, lsr r6
      d4:	05ce0002 	strbeq	r0, [lr, #2]
      d8:	05ac0000 	streq	r0, [ip]!
      dc:	00520000 	subseq	r0, r2, r0
      e0:	4d4e0000 	stclmi	0, cr0, [lr]
      e4:	63784549 	cmnvs	r8, #306184192	; 0x12400000
      e8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      ec:	65006e6f 	strvs	r6, [r0, #-3695]
      f0:	48000000 	stmdami	r0, {}
      f4:	46647261 	strbtmi	r7, [r4], -r1, ror #4
      f8:	746c7561 	strbtvc	r7, [ip], #-1377
      fc:	65637845 	strbvs	r7, [r3, #-2117]!
     100:	6f697470 	svcvs	0x00697470
     104:	0078006e 	rsbseq	r0, r8, lr, rrx
     108:	654d0000 	strbvs	r0, [sp]
     10c:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     110:	45656761 	strbmi	r6, [r5, #-1889]!
     114:	70656378 	rsbvc	r6, r5, r8, ror r3
     118:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     11c:	00008b00 	andeq	r8, r0, r0, lsl #22
     120:	73754200 	cmnvc	r5, #0	; 0x0
     124:	6c756146 	ldfvse	f6, [r5], #-280
     128:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     12c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     130:	9e006e6f 	cdpls	14, 0, cr6, cr0, cr15, {3}
     134:	55000000 	strpl	r0, [r0]
     138:	65676173 	strbvs	r6, [r7, #-371]!
     13c:	6c756146 	ldfvse	f6, [r5], #-280
     140:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     144:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     148:	b1006e6f 	tstlt	r0, pc, ror #28
     14c:	44000000 	strmi	r0, [r0]
     150:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
     154:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     158:	00726f74 	rsbseq	r6, r2, r4, ror pc
     15c:	000000c4 	andeq	r0, r0, r4, asr #1
     160:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     164:	6c646e61 	stclvs	14, cr6, [r4], #-388
     168:	d7007265 	strle	r7, [r0, -r5, ror #4]
     16c:	50000000 	andpl	r0, r0, r0
     170:	53646e65 	cmnpl	r4, #1616	; 0x650
     174:	ea004356 	b	10ed4 <__Stack_Size+0x10ad4>
     178:	57000000 	strpl	r0, [r0, -r0]
     17c:	5f474457 	svcpl	0x00474457
     180:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     184:	6c646e61 	stclvs	14, cr6, [r4], #-388
     188:	fd007265 	stc2	2, cr7, [r0, #-404]
     18c:	50000000 	andpl	r0, r0, r0
     190:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!
     19c:	01100072 	tsteq	r0, r2, ror r0
     1a0:	41540000 	cmpmi	r4, r0
     1a4:	5245504d 	subpl	r5, r5, #77	; 0x4d
     1a8:	5152495f 	cmppl	r2, pc, asr r9
     1ac:	646e6148 	strbtvs	r6, [lr], #-328
     1b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1b4:	00000123 	andeq	r0, r0, r3, lsr #2
     1b8:	5f435452 	svcpl	0x00435452
     1bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1c4:	36007265 	strcc	r7, [r0], -r5, ror #4
     1c8:	46000001 	strmi	r0, [r0], -r1
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	5152495f 	cmppl	r2, pc, asr r9
     1d4:	646e6148 	strbtvs	r6, [lr], #-328
     1d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1dc:	00000149 	andeq	r0, r0, r9, asr #2
     1e0:	5f434352 	svcpl	0x00434352
     1e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1ec:	5c007265 	sfmpl	f7, 4, [r0], {101}
     1f0:	45000001 	strmi	r0, [r0, #-1]
     1f4:	30495458 	subcc	r5, r9, r8, asr r4
     1f8:	5152495f 	cmppl	r2, pc, asr r9
     1fc:	646e6148 	strbtvs	r6, [lr], #-328
     200:	0072656c 	rsbseq	r6, r2, ip, ror #10
     204:	0000016f 	andeq	r0, r0, pc, ror #2
     208:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     20c:	52495f31 	subpl	r5, r9, #196	; 0xc4
     210:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     214:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     218:	00018200 	andeq	r8, r1, r0, lsl #4
     21c:	54584500 	ldrbpl	r4, [r8], #-1280
     220:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     224:	61485152 	cmpvs	r8, r2, asr r1
     228:	656c646e 	strbvs	r6, [ip, #-1134]!
     22c:	01950072 	orrseq	r0, r5, r2, ror r0
     230:	58450000 	stmdapl	r5, {}^
     234:	5f334954 	svcpl	0x00334954
     238:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     23c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     240:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     244:	45000001 	strmi	r0, [r0, #-1]
     248:	34495458 	strbcc	r5, [r9], #-1112
     24c:	5152495f 	cmppl	r2, pc, asr r9
     250:	646e6148 	strbtvs	r6, [lr], #-328
     254:	0072656c 	rsbseq	r6, r2, ip, ror #10
     258:	000001bc 	strheq	r0, [r0], -ip
     25c:	31414d44 	cmpcc	r1, r4, asr #26
     260:	6168435f 	cmnvs	r8, pc, asr r3
     264:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     268:	52495f31 	subpl	r5, r9, #196	; 0xc4
     26c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     270:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     274:	0001d000 	andeq	sp, r1, r0
     278:	414d4400 	cmpmi	sp, r0, lsl #8
     27c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     280:	656e6e61 	strbvs	r6, [lr, #-3681]!
     284:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     288:	61485152 	cmpvs	r8, r2, asr r1
     28c:	656c646e 	strbvs	r6, [ip, #-1134]!
     290:	01e40072 	mvneq	r0, r2, ror r0
     294:	4d440000 	stclmi	0, cr0, [r4]
     298:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     29c:	6e6e6168 	powvsez	f6, f6, #0.0
     2a0:	5f336c65 	svcpl	0x00336c65
     2a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2ac:	f8007265 	undefined instruction 0xf8007265
     2b0:	44000001 	strmi	r0, [r0], #-1
     2b4:	5f31414d 	svcpl	0x0031414d
     2b8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2bc:	346c656e 	strbtcc	r6, [ip], #-1390
     2c0:	5152495f 	cmppl	r2, pc, asr r9
     2c4:	646e6148 	strbtvs	r6, [lr], #-328
     2c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2cc:	0000020c 	andeq	r0, r0, ip, lsl #4
     2d0:	31414d44 	cmpcc	r1, r4, asr #26
     2d4:	6168435f 	cmnvs	r8, pc, asr r3
     2d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2dc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e8:	00022000 	andeq	r2, r2, r0
     2ec:	414d4400 	cmpmi	sp, r0, lsl #8
     2f0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2f4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2f8:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
     2fc:	61485152 	cmpvs	r8, r2, asr r1
     300:	656c646e 	strbvs	r6, [ip, #-1134]!
     304:	02340072 	eorseq	r0, r4, #114	; 0x72
     308:	4d440000 	stclmi	0, cr0, [r4]
     30c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     310:	6e6e6168 	powvsez	f6, f6, #0.0
     314:	5f376c65 	svcpl	0x00376c65
     318:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     31c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     320:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     324:	41000002 	tstmi	r0, r2
     328:	5f314344 	svcpl	0x00314344
     32c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     330:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     334:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     338:	00025c00 	andeq	r5, r2, r0, lsl #24
     33c:	42535500 	subsmi	r5, r3, #0	; 0x0
     340:	5f50485f 	svcpl	0x0050485f
     344:	5f4e4143 	svcpl	0x004e4143
     348:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^
     34c:	61485152 	cmpvs	r8, r2, asr r1
     350:	656c646e 	strbvs	r6, [ip, #-1134]!
     354:	02700072 	rsbseq	r0, r0, #114	; 0x72
     358:	53550000 	cmppl	r5, #0	; 0x0
     35c:	504c5f42 	subpl	r5, ip, r2, asr #30
     360:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     364:	3058525f 	subscc	r5, r8, pc, asr r2
     368:	5152495f 	cmppl	r2, pc, asr r9
     36c:	646e6148 	strbtvs	r6, [lr], #-328
     370:	0072656c 	rsbseq	r6, r2, ip, ror #10
     374:	00000284 	andeq	r0, r0, r4, lsl #5
     378:	5f4e4143 	svcpl	0x004e4143
     37c:	5f315852 	svcpl	0x00315852
     380:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     384:	6c646e61 	stclvs	14, cr6, [r4], #-388
     388:	98007265 	stmdals	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     38c:	43000002 	movwmi	r0, #2	; 0x2
     390:	535f4e41 	cmppl	pc, #1040	; 0x410
     394:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^
     398:	61485152 	cmpvs	r8, r2, asr r1
     39c:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a0:	02ac0072 	adceq	r0, ip, #114	; 0x72
     3a4:	58450000 	stmdapl	r5, {}^
     3a8:	5f394954 	svcpl	0x00394954
     3ac:	52495f35 	subpl	r5, r9, #212	; 0xd4
     3b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3b8:	0002c000 	andeq	ip, r2, r0
     3bc:	4d495400 	cfstrdmi	mvd5, [r9]
     3c0:	52425f31 	subpl	r5, r2, #196	; 0xc4
     3c4:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     3c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3d0:	0002d400 	andeq	sp, r2, r0, lsl #8
     3d4:	4d495400 	cfstrdmi	mvd5, [r9]
     3d8:	50555f31 	subspl	r5, r5, r1, lsr pc
     3dc:	5152495f 	cmppl	r2, pc, asr r9
     3e0:	646e6148 	strbtvs	r6, [lr], #-328
     3e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e8:	000002e8 	andeq	r0, r0, r8, ror #5
     3ec:	314d4954 	cmpcc	sp, r4, asr r9
     3f0:	4752545f 	undefined
     3f4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     3f8:	5152495f 	cmppl	r2, pc, asr r9
     3fc:	646e6148 	strbtvs	r6, [lr], #-328
     400:	0072656c 	rsbseq	r6, r2, ip, ror #10
     404:	000002fc 	strdeq	r0, [r0], -ip
     408:	314d4954 	cmpcc	sp, r4, asr r9
     40c:	5f43435f 	svcpl	0x0043435f
     410:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     414:	6c646e61 	stclvs	14, cr6, [r4], #-388
     418:	10007265 	andne	r7, r0, r5, ror #4
     41c:	54000003 	strpl	r0, [r0], #-3
     420:	5f334d49 	svcpl	0x00334d49
     424:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     428:	6c646e61 	stclvs	14, cr6, [r4], #-388
     42c:	24007265 	strcs	r7, [r0], #-613
     430:	54000003 	strpl	r0, [r0], #-3
     434:	5f344d49 	svcpl	0x00344d49
     438:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     43c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     440:	38007265 	stmdacc	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     444:	49000003 	stmdbmi	r0, {r0, r1}
     448:	5f314332 	svcpl	0x00314332
     44c:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     450:	61485152 	cmpvs	r8, r2, asr r1
     454:	656c646e 	strbvs	r6, [ip, #-1134]!
     458:	034c0072 	movteq	r0, #49266	; 0xc072
     45c:	32490000 	subcc	r0, r9, #0	; 0x0
     460:	455f3143 	ldrbmi	r3, [pc, #-323]	; 325 <_Minimum_Stack_Size+0x225>
     464:	52495f52 	subpl	r5, r9, #328	; 0x148
     468:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     46c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     470:	00036000 	andeq	r6, r3, r0
     474:	43324900 	teqmi	r2, #0	; 0x0
     478:	56455f32 	undefined
     47c:	5152495f 	cmppl	r2, pc, asr r9
     480:	646e6148 	strbtvs	r6, [lr], #-328
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	00000374 	andeq	r0, r0, r4, ror r3
     48c:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     490:	5f52455f 	svcpl	0x0052455f
     494:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     498:	6c646e61 	stclvs	14, cr6, [r4], #-388
     49c:	88007265 	stmdahi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4a0:	53000003 	movwpl	r0, #3	; 0x3
     4a4:	5f314950 	svcpl	0x00314950
     4a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4ac:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4b0:	9c007265 	sfmls	f7, 4, [r0], {101}
     4b4:	53000003 	movwpl	r0, #3	; 0x3
     4b8:	5f324950 	svcpl	0x00324950
     4bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c4:	b0007265 	andlt	r7, r0, r5, ror #4
     4c8:	55000003 	strpl	r0, [r0, #-3]
     4cc:	54524153 	ldrbpl	r4, [r2], #-339
     4d0:	52495f32 	subpl	r5, r9, #200	; 0xc8
     4d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4dc:	0003c400 	andeq	ip, r3, r0, lsl #8
     4e0:	54584500 	ldrbpl	r4, [r8], #-1280
     4e4:	5f353149 	svcpl	0x00353149
     4e8:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^
     4ec:	61485152 	cmpvs	r8, r2, asr r1
     4f0:	656c646e 	strbvs	r6, [ip, #-1134]!
     4f4:	03d80072 	bicseq	r0, r8, #114	; 0x72
     4f8:	54520000 	ldrbpl	r0, [r2]
     4fc:	616c4143 	cmnvs	ip, r3, asr #2
     500:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
     504:	61485152 	cmpvs	r8, r2, asr r1
     508:	656c646e 	strbvs	r6, [ip, #-1134]!
     50c:	03ec0072 	mvneq	r0, #114	; 0x72
     510:	53550000 	cmppl	r5, #0	; 0x0
     514:	6b615742 	blvs	1856224 <__Stack_Size+0x1855e24>
     518:	5f705565 	svcpl	0x00705565
     51c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     520:	6c646e61 	stclvs	14, cr6, [r4], #-388
     524:	00007265 	andeq	r7, r0, r5, ror #4
     528:	54000004 	strpl	r0, [r0], #-4
     52c:	5f384d49 	svcpl	0x00384d49
     530:	5f4b5242 	svcpl	0x004b5242
     534:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     538:	6c646e61 	stclvs	14, cr6, [r4], #-388
     53c:	14007265 	strne	r7, [r0], #-613
     540:	54000004 	strpl	r0, [r0], #-4
     544:	5f384d49 	svcpl	0x00384d49
     548:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     54c:	61485152 	cmpvs	r8, r2, asr r1
     550:	656c646e 	strbvs	r6, [ip, #-1134]!
     554:	04280072 	strteq	r0, [r8], #-114
     558:	49540000 	ldmdbmi	r4, {}^
     55c:	545f384d 	ldrbpl	r3, [pc], #2125	; 564 <__Stack_Size+0x164>
     560:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     564:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     568:	61485152 	cmpvs	r8, r2, asr r1
     56c:	656c646e 	strbvs	r6, [ip, #-1134]!
     570:	043c0072 	ldrteq	r0, [ip], #-114
     574:	49540000 	ldmdbmi	r4, {}^
     578:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
     57c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     580:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     584:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     588:	00045000 	andeq	r5, r4, r0
     58c:	43444100 	movtmi	r4, #16640	; 0x4100
     590:	52495f33 	subpl	r5, r9, #204	; 0xcc
     594:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     598:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     59c:	00046400 	andeq	r6, r4, r0, lsl #8
     5a0:	4d534600 	ldclmi	6, cr4, [r3]
     5a4:	52495f43 	subpl	r5, r9, #268	; 0x10c
     5a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5b0:	00047800 	andeq	r7, r4, r0, lsl #16
     5b4:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     5b8:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     5bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5c0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5c4:	00048c00 	andeq	r8, r4, r0, lsl #24
     5c8:	4d495400 	cfstrdmi	mvd5, [r9]
     5cc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     5d0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5d4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5d8:	0004a000 	andeq	sl, r4, r0
     5dc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     5e0:	52495f33 	subpl	r5, r9, #204	; 0xcc
     5e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5ec:	0004b400 	andeq	fp, r4, r0, lsl #8
     5f0:	52415500 	subpl	r5, r1, #0	; 0x0
     5f4:	495f3454 	ldmdbmi	pc, {r2, r4, r6, sl, ip, sp}^
     5f8:	61485152 	cmpvs	r8, r2, asr r1
     5fc:	656c646e 	strbvs	r6, [ip, #-1134]!
     600:	04c80072 	strbeq	r0, [r8], #114
     604:	41550000 	cmpmi	r5, r0
     608:	5f355452 	svcpl	0x00355452
     60c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     610:	6c646e61 	stclvs	14, cr6, [r4], #-388
     614:	dc007265 	sfmle	f7, 4, [r0], {101}
     618:	54000004 	strpl	r0, [r0], #-4
     61c:	5f364d49 	svcpl	0x00364d49
     620:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     624:	6c646e61 	stclvs	14, cr6, [r4], #-388
     628:	f0007265 	undefined instruction 0xf0007265
     62c:	54000004 	strpl	r0, [r0], #-4
     630:	5f374d49 	svcpl	0x00374d49
     634:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     638:	6c646e61 	stclvs	14, cr6, [r4], #-388
     63c:	04007265 	streq	r7, [r0], #-613
     640:	44000005 	strmi	r0, [r0], #-5
     644:	5f32414d 	svcpl	0x0032414d
     648:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     64c:	316c656e 	cmncc	ip, lr, ror #10
     650:	5152495f 	cmppl	r2, pc, asr r9
     654:	646e6148 	strbtvs	r6, [lr], #-328
     658:	0072656c 	rsbseq	r6, r2, ip, ror #10
     65c:	00000518 	andeq	r0, r0, r8, lsl r5
     660:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     664:	6168435f 	cmnvs	r8, pc, asr r3
     668:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     66c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     670:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     674:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     678:	00052c00 	andeq	r2, r5, r0, lsl #24
     67c:	414d4400 	cmpmi	sp, r0, lsl #8
     680:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     684:	656e6e61 	strbvs	r6, [lr, #-3681]!
     688:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     68c:	61485152 	cmpvs	r8, r2, asr r1
     690:	656c646e 	strbvs	r6, [ip, #-1134]!
     694:	05400072 	strbeq	r0, [r0, #-114]
     698:	4d440000 	stclmi	0, cr0, [r4]
     69c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     6a0:	6e6e6168 	powvsez	f6, f6, #0.0
     6a4:	5f346c65 	svcpl	0x00346c65
     6a8:	52495f35 	subpl	r5, r9, #212	; 0xd4
     6ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b4:	00055400 	andeq	r5, r5, r0, lsl #8
     6b8:	41535500 	cmpmi	r3, r0, lsl #10
     6bc:	5f335452 	svcpl	0x00335452
     6c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6c8:	6a007265 	bvs	1d064 <__Stack_Size+0x1cc64>
     6cc:	55000005 	strpl	r0, [r0, #-5]
     6d0:	54524153 	ldrbpl	r4, [r2], #-339
     6d4:	52495f31 	subpl	r5, r9, #196	; 0xc4
     6d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6e0:	00058000 	andeq	r8, r5, r0
     6e4:	4d495400 	cfstrdmi	mvd5, [r9]
     6e8:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6ec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6f0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6f4:	00059600 	andeq	r9, r5, r0, lsl #12
     6f8:	73795300 	cmnvc	r9, #0	; 0x0
     6fc:	6b636954 	blvs	18dac54 <__Stack_Size+0x18da854>
     700:	646e6148 	strbtvs	r6, [lr], #-328
     704:	0072656c 	rsbseq	r6, r2, ip, ror #10
     708:	00000000 	andeq	r0, r0, r0
     70c:	0000007c 	andeq	r0, r0, ip, ror r0
     710:	0b7a0002 	bleq	1e80720 <__Stack_Size+0x1e80320>
     714:	05280000 	streq	r0, [r8]!
     718:	048f0000 	streq	r0, [pc], #0	; 720 <__Stack_Size+0x320>
     71c:	6e490000 	cdpvs	0, 4, cr0, cr9, cr0, {0}
     720:	545f7469 	ldrbpl	r7, [pc], #1129	; 728 <__Stack_Size+0x328>
     724:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     728:	04a10032 	strteq	r0, [r1], #50
     72c:	79530000 	ldmdbvc	r3, {}^
     730:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     734:	6f435f6b 	svcvs	0x00435f6b
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	000004b6 	strheq	r0, [r0], -r6
     748:	4f495047 	svcmi	0x00495047
     74c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     750:	75676966 	strbvc	r6, [r7, #-2406]!
     754:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     758:	de006e6f 	cdple	14, 0, cr6, cr0, cr15, {3}
     75c:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
     760:	5f434956 	svcpl	0x00434956
     764:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     768:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     76c:	6f697461 	svcvs	0x00697461
     770:	0506006e 	streq	r0, [r6, #-110]
     774:	43520000 	cmpmi	r2, #0	; 0x0
     778:	6f435f43 	svcvs	0x00435f43
     77c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     780:	74617275 	strbtvc	r7, [r1], #-629
     784:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     788:	00000000 	andeq	r0, r0, r0
     78c:	000000f1 	strdeq	r0, [r0], -r1
     790:	10a20002 	adcne	r0, r2, r2
     794:	041d0000 	ldreq	r0, [sp]
     798:	01ed0000 	mvneq	r0, r0
     79c:	5f5f0000 	svcpl	0x005f0000
     7a0:	635f4350 	cmpvs	pc, #1073741825	; 0x40000001
     7a4:	525f6d6f 	subspl	r6, pc, #7104	; 0x1bc0
     7a8:	53495f58 	movtpl	r5, #40792	; 0x9f58
     7ac:	02010052 	andeq	r0, r1, #82	; 0x52
     7b0:	44750000 	ldrbtmi	r0, [r5]
     7b4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     7b8:	00022a00 	andeq	r2, r2, r0, lsl #20
     7bc:	65446d00 	strbvs	r6, [r4, #-3328]
     7c0:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7c4:	00000253 	andeq	r0, r0, r3, asr r2
     7c8:	42447854 	submi	r7, r4, #5505024	; 0x540000
     7cc:	5f657479 	svcpl	0x00657479
     7d0:	7c004350 	stcvc	3, cr4, [r0], {80}
     7d4:	54000002 	strpl	r0, [r0], #-2
     7d8:	6f574478 	svcvs	0x00574478
     7dc:	36316472 	undefined
     7e0:	0002a500 	andeq	sl, r2, r0, lsl #10
     7e4:	57785400 	ldrbpl	r5, [r8, -r0, lsl #8]!
     7e8:	4164726f 	cmnmi	r4, pc, ror #4
     7ec:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     7f0:	0002f500 	andeq	pc, r2, r0, lsl #10
     7f4:	41785400 	cmnmi	r8, r0, lsl #8
     7f8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     7fc:	00033e00 	andeq	r3, r3, r0, lsl #28
     800:	44785400 	ldrbtmi	r5, [r8], #-1024
     804:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     808:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     80c:	55000003 	strpl	r0, [r0, #-3]
     810:	54524153 	ldrbpl	r4, [r2], #-339
     814:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     818:	75676966 	strbvc	r6, [r7, #-2406]!
     81c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     820:	ad006e6f 	stcge	14, cr6, [r0, #-444]
     824:	67000003 	strvs	r0, [r0, -r3]
     828:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
     82c:	44676e69 	strbtmi	r6, [r7], #-3689
     830:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     834:	0003bf00 	andeq	fp, r3, r0, lsl #30
     838:	31776700 	cmncc	r7, r0, lsl #14
     83c:	6f43736d 	svcvs	0x0043736d
     840:	65746e75 	ldrbvs	r6, [r4, #-3701]!
     844:	03e10072 	mvneq	r0, #114	; 0x72
     848:	43500000 	cmpmi	r0, #0	; 0x0
     84c:	5f58525f 	svcpl	0x0058525f
     850:	5f6d6f63 	svcpl	0x006d6f63
     854:	00667562 	rsbeq	r7, r6, r2, ror #10
     858:	000003f8 	strdeq	r0, [r0], -r8
     85c:	645f4350 	ldrbvs	r4, [pc], #848	; 864 <__Stack_Size+0x464>
     860:	5f617461 	svcpl	0x00617461
     864:	00796472 	rsbseq	r6, r9, r2, ror r4
     868:	0000040a 	andeq	r0, r0, sl, lsl #8
     86c:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     870:	75625f58 	strbvc	r5, [r2, #-3928]!
     874:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     878:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     87c:	00000000 	andeq	r0, r0, r0
     880:	0000c800 	andeq	ip, r0, r0, lsl #16
     884:	bf000200 	svclt	0x00000200
     888:	1e000014 	mcrne	0, 0, r0, cr0, cr4, {0}
     88c:	5b000004 	blpl	8a4 <__Stack_Size+0x4a4>
     890:	55000002 	strpl	r0, [r0, #-2]
     894:	54524153 	ldrbpl	r4, [r2], #-339
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     8a0:	6f697461 	svcvs	0x00697461
     8a4:	0292006e 	addseq	r0, r2, #110	; 0x6e
     8a8:	58440000 	stmdapl	r4, {}^
     8ac:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     8b0:	bb007469 	bllt	1da5c <__Stack_Size+0x1d65c>
     8b4:	44000002 	strmi	r0, [r0], #-2
     8b8:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     8bc:	6e695f58 	mcrvs	15, 3, r5, cr9, cr8, {2}
     8c0:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     8c4:	00747075 	rsbseq	r7, r4, r5, ror r0
     8c8:	000002d0 	ldrdeq	r0, [r0], -r0
     8cc:	5f4c5844 	svcpl	0x004c5844
     8d0:	f9005854 	undefined instruction 0xf9005854
     8d4:	44000002 	strmi	r0, [r0], #-2
     8d8:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     8dc:	5f646165 	svcpl	0x00646165
     8e0:	65747962 	ldrbvs	r7, [r4, #-2402]!
     8e4:	00034d00 	andeq	r4, r3, r0, lsl #26
     8e8:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8ec:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
     8f0:	6f775f64 	svcvs	0x00775f64
     8f4:	c0006472 	andgt	r6, r0, r2, ror r4
     8f8:	44000003 	strmi	r0, [r0], #-3
     8fc:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
     900:	6f635f58 	svcvs	0x00635f58
     904:	75625f6d 	strbvc	r5, [r2, #-3949]!
     908:	03e70066 	mvneq	r0, #102	; 0x66
     90c:	58440000 	stmdapl	r4, {}^
     910:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     914:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     918:	6675625f 	undefined
     91c:	0003f900 	andeq	pc, r3, r0, lsl #18
     920:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     924:	5f58525f 	svcpl	0x0058525f
     928:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     92c:	646e695f 	strbtvs	r6, [lr], #-2399
     930:	0b007865 	bleq	1eacc <__Stack_Size+0x1e6cc>
     934:	44000004 	strmi	r0, [r0], #-4
     938:	545f4c58 	ldrbpl	r4, [pc], #3160	; 940 <__Stack_Size+0x540>
     93c:	75625f58 	strbvc	r5, [r2, #-3928]!
     940:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     944:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     948:	00000000 	andeq	r0, r0, r0
     94c:	00008000 	andeq	r8, r0, r0
     950:	dd000200 	sfmle	f0, 4, [r0]
     954:	69000018 	stmdbvs	r0, {r3, r4}
     958:	5d000001 	stcpl	0, cr0, [r0, #-4]
     95c:	69000000 	stmdbvs	r0, {}
     960:	5f74696e 	svcpl	0x0074696e
     964:	6f746f6d 	svcvs	0x00746f6d
     968:	6f007372 	svcvs	0x00007372
     96c:	6d000000 	stcvs	0, cr0, [r0]
     970:	5f65766f 	svcpl	0x0065766f
     974:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     978:	00980074 	addseq	r0, r8, r4, ror r0
     97c:	6f6d0000 	svcvs	0x006d0000
     980:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     984:	00746665 	rsbseq	r6, r4, r5, ror #12
     988:	000000c1 	andeq	r0, r0, r1, asr #1
     98c:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     990:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     994:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     998:	00f50064 	rscseq	r0, r5, r4, rrx
     99c:	6f6d0000 	svcvs	0x006d0000
     9a0:	665f6576 	undefined
     9a4:	6177726f 	cmnvs	r7, pc, ror #4
     9a8:	2d006472 	cfstrscs	mvf6, [r0, #-456]
     9ac:	73000001 	movwvc	r0, #1	; 0x1
     9b0:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
     9b4:	6f705f52 	svcvs	0x00705f52
     9b8:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     9bc:	56006e6f 	strpl	r6, [r0], -pc, ror #28
     9c0:	6f000001 	svcvs	0x00000001
     9c4:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     9c8:	64656570 	strbtvs	r6, [r5], #-1392
     9cc:	00000000 	andeq	r0, r0, r0
     9d0:	00002900 	andeq	r2, r0, r0, lsl #18
     9d4:	46000200 	strmi	r0, [r0], -r0, lsl #4
     9d8:	f100001a 	cps	#26
     9dc:	91000002 	tstls	r0, r2
     9e0:	69000002 	stmdbvs	r0, {r1}
     9e4:	5f74696e 	svcpl	0x0074696e
     9e8:	00434441 	subeq	r4, r3, r1, asr #8
     9ec:	000002b8 	strheq	r0, [r0], -r8
     9f0:	706d6173 	rsbvc	r6, sp, r3, ror r1
     9f4:	4441656c 	strbmi	r6, [r1], #-1388
     9f8:	00000043 	andeq	r0, r0, r3, asr #32
     9fc:	03fd0000 	mvnseq	r0, #0	; 0x0
     a00:	00020000 	andeq	r0, r2, r0
     a04:	00001d37 	andeq	r1, r0, r7, lsr sp
     a08:	00000b1f 	andeq	r0, r0, pc, lsl fp
     a0c:	00000254 	andeq	r0, r0, r4, asr r2
     a10:	5f434441 	svcpl	0x00434441
     a14:	74696e49 	strbtvc	r6, [r9], #-3657
     a18:	0002ac00 	andeq	sl, r2, r0, lsl #24
     a1c:	43444100 	movtmi	r4, #16640	; 0x4100
     a20:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     a24:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     a28:	0074696e 	rsbseq	r6, r4, lr, ror #18
     a2c:	000002d1 	ldrdeq	r0, [r0], -r1
     a30:	5f434441 	svcpl	0x00434441
     a34:	00646d43 	rsbeq	r6, r4, r3, asr #26
     a38:	00000306 	andeq	r0, r0, r6, lsl #6
     a3c:	5f434441 	svcpl	0x00434441
     a40:	43414d44 	movtmi	r4, #7492	; 0x1d44
     a44:	3b00646d 	blcc	19c00 <__Stack_Size+0x19800>
     a48:	41000003 	tstmi	r0, r3
     a4c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     a50:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     a54:	00676966 	rsbeq	r6, r7, r6, ror #18
     a58:	0000038e 	andeq	r0, r0, lr, lsl #7
     a5c:	5f434441 	svcpl	0x00434441
     a60:	65736552 	ldrbvs	r6, [r3, #-1362]!
     a64:	6c614374 	stclvs	3, cr4, [r1], #-464
     a68:	61726269 	cmnvs	r2, r9, ror #4
     a6c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a70:	0003b500 	andeq	fp, r3, r0, lsl #10
     a74:	43444100 	movtmi	r4, #16640	; 0x4100
     a78:	7465475f 	strbtvc	r4, [r5], #-1887
     a7c:	65736552 	ldrbvs	r6, [r3, #-1362]!
     a80:	6c614374 	stclvs	3, cr4, [r1], #-464
     a84:	61726269 	cmnvs	r2, r9, ror #4
     a88:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a8c:	74617453 	strbtvc	r7, [r1], #-1107
     a90:	ee007375 	mcr	3, 0, r7, cr0, cr5, {3}
     a94:	41000003 	tstmi	r0, r3
     a98:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     a9c:	74726174 	ldrbtvc	r6, [r2], #-372
     aa0:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     aa4:	74617262 	strbtvc	r7, [r1], #-610
     aa8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     aac:	00000415 	andeq	r0, r0, r5, lsl r4
     ab0:	5f434441 	svcpl	0x00434441
     ab4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     ab8:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     abc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ac0:	74536e6f 	ldrbvc	r6, [r3], #-3695
     ac4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ac8:	00044e00 	andeq	r4, r4, r0, lsl #28
     acc:	43444100 	movtmi	r4, #16640	; 0x4100
     ad0:	666f535f 	undefined
     ad4:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     ad8:	61745365 	cmnvs	r4, r5, ror #6
     adc:	6f437472 	svcvs	0x00437472
     ae0:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     ae4:	04830064 	streq	r0, [r3], #100
     ae8:	44410000 	strbmi	r0, [r1]
     aec:	65475f43 	strbvs	r5, [r7, #-3907]
     af0:	666f5374 	undefined
     af4:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     af8:	61745365 	cmnvs	r4, r5, ror #6
     afc:	6f437472 	svcvs	0x00437472
     b00:	7453766e 	ldrbvc	r7, [r3], #-1646
     b04:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     b08:	0004bc00 	andeq	fp, r4, r0, lsl #24
     b0c:	43444100 	movtmi	r4, #16640	; 0x4100
     b10:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     b14:	646f4d63 	strbtvs	r4, [pc], #3427	; b1c <__Stack_Size+0x71c>
     b18:	61684365 	cmnvs	r8, r5, ror #6
     b1c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     b20:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     b24:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     b28:	00676966 	rsbeq	r6, r7, r6, ror #18
     b2c:	0000050d 	andeq	r0, r0, sp, lsl #10
     b30:	5f434441 	svcpl	0x00434441
     b34:	63736944 	cmnvs	r3, #1114112	; 0x110000
     b38:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b3c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b40:	00000542 	andeq	r0, r0, r2, asr #10
     b44:	5f434441 	svcpl	0x00434441
     b48:	75676552 	strbvc	r6, [r7, #-1362]!
     b4c:	4372616c 	cmnmi	r2, #27	; 0x1b
     b50:	6e6e6168 	powvsez	f6, f6, #0.0
     b54:	6f436c65 	svcvs	0x00436c65
     b58:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b5c:	0005b700 	andeq	fp, r5, r0, lsl #14
     b60:	43444100 	movtmi	r4, #16640	; 0x4100
     b64:	7478455f 	ldrbtvc	r4, [r8], #-1375
     b68:	616e7265 	cmnvs	lr, r5, ror #4
     b6c:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     b70:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
     b74:	646d4376 	strbtvs	r4, [sp], #-886
     b78:	0005ec00 	andeq	lr, r5, r0, lsl #24
     b7c:	43444100 	movtmi	r4, #16640	; 0x4100
     b80:	7465475f 	strbtvc	r4, [r5], #-1887
     b84:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b88:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b8c:	61566e6f 	cmpvs	r6, pc, ror #28
     b90:	0065756c 	rsbeq	r7, r5, ip, ror #10
     b94:	00000619 	andeq	r0, r0, r9, lsl r6
     b98:	5f434441 	svcpl	0x00434441
     b9c:	44746547 	ldrbtmi	r6, [r4], #-1351
     ba0:	4d6c6175 	stfmie	f6, [ip, #-468]!
     ba4:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     ba8:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     bac:	6f697372 	svcvs	0x00697372
     bb0:	6c61566e 	stclvs	6, cr5, [r1], #-440
     bb4:	31006575 	tstcc	r0, r5, ror r5
     bb8:	41000006 	tstmi	r0, r6
     bbc:	415f4344 	cmpmi	pc, r4, asr #6
     bc0:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
     bc4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     bc8:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     bcc:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     bd0:	6600646d 	strvs	r6, [r0], -sp, ror #8
     bd4:	41000006 	tstmi	r0, r6
     bd8:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     bdc:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     be0:	44646574 	strbtmi	r6, [r4], #-1396
     be4:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     be8:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     bec:	9b00646d 	blls	19da8 <__Stack_Size+0x199a8>
     bf0:	41000006 	tstmi	r0, r6
     bf4:	455f4344 	ldrbmi	r4, [pc, #-836]	; 8b8 <__Stack_Size+0x4b8>
     bf8:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     bfc:	546c616e 	strbtpl	r6, [ip], #-366
     c00:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     c04:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c08:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c0c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     c10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c14:	06e20067 	strbteq	r0, [r2], r7, rrx
     c18:	44410000 	strbmi	r0, [r1]
     c1c:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     c20:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     c24:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     c28:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
     c2c:	7463656a 	strbtvc	r6, [r3], #-1386
     c30:	6f436465 	svcvs	0x00436465
     c34:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     c38:	07170064 	ldreq	r0, [r7, -r4, rrx]
     c3c:	44410000 	strbmi	r0, [r1]
     c40:	6f535f43 	svcvs	0x00535f43
     c44:	61777466 	cmnvs	r7, r6, ror #8
     c48:	74536572 	ldrbvc	r6, [r3], #-1394
     c4c:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     c50:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c54:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c58:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     c5c:	4c00646d 	cfstrsmi	mvf6, [r0], {109}
     c60:	41000007 	tstmi	r0, r7
     c64:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     c68:	6f537465 	svcvs	0x00537465
     c6c:	61777466 	cmnvs	r7, r6, ror #8
     c70:	74536572 	ldrbvc	r6, [r3], #-1394
     c74:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     c78:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c7c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c80:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     c84:	7453646d 	ldrbvc	r6, [r3], #-1133
     c88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     c8c:	00078500 	andeq	r8, r7, r0, lsl #10
     c90:	43444100 	movtmi	r4, #16640	; 0x4100
     c94:	6a6e495f 	bvs	1b93218 <__Stack_Size+0x1b92e18>
     c98:	65746365 	ldrbvs	r6, [r4, #-869]!
     c9c:	61684364 	cmnvs	r8, r4, ror #6
     ca0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     ca4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ca8:	06006769 	streq	r6, [r0], -r9, ror #14
     cac:	41000008 	tstmi	r0, r8
     cb0:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     cb4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     cb8:	53646574 	cmnpl	r4, #486539264	; 0x1d000000
     cbc:	65757165 	ldrbvs	r7, [r5, #-357]!
     cc0:	7265636e 	rsbvc	r6, r5, #-1207959551	; 0xb8000001
     cc4:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     cc8:	6f436874 	svcvs	0x00436874
     ccc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     cd0:	00085700 	andeq	r5, r8, r0, lsl #14
     cd4:	43444100 	movtmi	r4, #16640	; 0x4100
     cd8:	7465535f 	strbtvc	r5, [r5], #-863
     cdc:	656a6e49 	strbvs	r6, [sl, #-3657]!
     ce0:	64657463 	strbtvs	r7, [r5], #-1123
     ce4:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
     ce8:	9e007465 	cdpls	4, 0, cr7, cr0, cr5, {3}
     cec:	41000008 	tstmi	r0, r8
     cf0:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     cf4:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     cf8:	7463656a 	strbtvc	r6, [r3], #-1386
     cfc:	6f436465 	svcvs	0x00436465
     d00:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     d04:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     d08:	756c6156 	strbvc	r6, [ip, #-342]!
     d0c:	08db0065 	ldmeq	fp, {r0, r2, r5, r6}^
     d10:	44410000 	strbmi	r0, [r1]
     d14:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     d18:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     d1c:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     d20:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     d24:	00646d43 	rsbeq	r6, r4, r3, asr #26
     d28:	00000922 	andeq	r0, r0, r2, lsr #18
     d2c:	5f434441 	svcpl	0x00434441
     d30:	6c616e41 	stclvs	14, cr6, [r1], #-260
     d34:	6157676f 	cmpvs	r7, pc, ror #14
     d38:	64686374 	strbtvs	r6, [r8], #-884
     d3c:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d40:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     d44:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
     d48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d4c:	65006769 	strvs	r6, [r0, #-1897]
     d50:	41000009 	tstmi	r0, r9
     d54:	415f4344 	cmpmi	pc, r4, asr #6
     d58:	6f6c616e 	svcvs	0x006c616e
     d5c:	74615767 	strbtvc	r5, [r1], #-1895
     d60:	6f646863 	svcvs	0x00646863
     d64:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
     d68:	43656c67 	cmnmi	r5, #26368	; 0x6700
     d6c:	6e6e6168 	powvsez	f6, f6, #0.0
     d70:	6f436c65 	svcvs	0x00436c65
     d74:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     d78:	0009ac00 	andeq	sl, r9, r0, lsl #24
     d7c:	43444100 	movtmi	r4, #16640	; 0x4100
     d80:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
     d84:	6e655370 	mcrvs	3, 3, r5, cr5, cr0, {3}
     d88:	56726f73 	uhsub16pl	r6, r2, r3
     d8c:	69666572 	stmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     d90:	6d43746e 	cfstrdvs	mvd7, [r3, #-440]
     d94:	09d30064 	ldmibeq	r3, {r2, r5, r6}^
     d98:	44410000 	strbmi	r0, [r1]
     d9c:	65475f43 	strbvs	r5, [r7, #-3907]
     da0:	616c4674 	smcvs	50276
     da4:	61745367 	cmnvs	r4, r7, ror #6
     da8:	00737574 	rsbseq	r7, r3, r4, ror r5
     dac:	00000a1a 	andeq	r0, r0, sl, lsl sl
     db0:	5f434441 	svcpl	0x00434441
     db4:	61656c43 	cmnvs	r5, r3, asr #24
     db8:	616c4672 	smcvs	50274
     dbc:	0a510067 	beq	1440f60 <__Stack_Size+0x1440b60>
     dc0:	44410000 	strbmi	r0, [r1]
     dc4:	65475f43 	strbvs	r5, [r7, #-3907]
     dc8:	53544974 	cmppl	r4, #1900544	; 0x1d0000
     dcc:	75746174 	ldrbvc	r6, [r4, #-372]!
     dd0:	0ab60073 	beq	fed80fa4 <SCS_BASE+0x1ed72fa4>
     dd4:	44410000 	strbmi	r0, [r1]
     dd8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     ddc:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     de0:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
     de4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     de8:	00746942 	rsbseq	r6, r4, r2, asr #18
     dec:	00000af9 	strdeq	r0, [r0], -r9
     df0:	5f434441 	svcpl	0x00434441
     df4:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     df8:	00007469 	andeq	r7, r0, r9, ror #8
     dfc:	6a000000 	bvs	e04 <__Stack_Size+0xa04>
     e00:	02000002 	andeq	r0, r0, #2	; 0x2
     e04:	00285600 	eoreq	r5, r8, r0, lsl #12
     e08:	00073a00 	andeq	r3, r7, r0, lsl #20
     e0c:	00023700 	andeq	r3, r2, r0, lsl #14
     e10:	414c4600 	cmpmi	ip, r0, lsl #12
     e14:	535f4853 	cmppl	pc, #5439488	; 0x530000
     e18:	614c7465 	cmpvs	ip, r5, ror #8
     e1c:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
     e20:	025e0079 	subseq	r0, lr, #121	; 0x79
     e24:	4c460000 	marmi	acc0, r0, r6
     e28:	5f485341 	svcpl	0x00485341
     e2c:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     e30:	6c637943 	stclvs	9, cr7, [r3], #-268
     e34:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     e38:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     e3c:	8500646d 	strhi	r6, [r0, #-1133]
     e40:	46000002 	strmi	r0, [r0], -r2
     e44:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e48:	6572505f 	ldrbvs	r5, [r2, #-95]!
     e4c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     e50:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     e54:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     e58:	ac00646d 	cfstrsge	mvf6, [r0], {109}
     e5c:	46000002 	strmi	r0, [r0], -r2
     e60:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e64:	6c6e555f 	cfstr64vs	mvdx5, [lr], #-380
     e68:	006b636f 	rsbeq	r6, fp, pc, ror #6
     e6c:	000002bf 	strheq	r0, [r0], -pc
     e70:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e74:	6f4c5f48 	svcvs	0x004c5f48
     e78:	d2006b63 	andle	r6, r0, #101376	; 0x18c00
     e7c:	46000002 	strmi	r0, [r0], -r2
     e80:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e84:	7465475f 	strbtvc	r4, [r5], #-1887
     e88:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     e8c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     e90:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e94:	ea006574 	b	1a46c <__Stack_Size+0x1a06c>
     e98:	46000002 	strmi	r0, [r0], -r2
     e9c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ea0:	7465475f 	strbtvc	r4, [r5], #-1887
     ea4:	74697257 	strbtvc	r7, [r9], #-599
     ea8:	6f725065 	svcvs	0x00725065
     eac:	74636574 	strbtvc	r6, [r3], #-1396
     eb0:	4f6e6f69 	svcmi	0x006e6f69
     eb4:	6f697470 	svcvs	0x00697470
     eb8:	7479426e 	ldrbtvc	r4, [r9], #-622
     ebc:	03020065 	movweq	r0, #8293	; 0x2065
     ec0:	4c460000 	marmi	acc0, r0, r6
     ec4:	5f485341 	svcpl	0x00485341
     ec8:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     ecc:	4f646165 	svcmi	0x00646165
     ed0:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
     ed4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     ed8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     edc:	74617453 	strbtvc	r7, [r1], #-1107
     ee0:	2b007375 	blcs	1dcbc <__Stack_Size+0x1d8bc>
     ee4:	46000003 	strmi	r0, [r0], -r3
     ee8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     eec:	7465475f 	strbtvc	r4, [r5], #-1887
     ef0:	66657250 	undefined
     ef4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     ef8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     efc:	74537265 	ldrbvc	r7, [r3], #-613
     f00:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     f04:	00035400 	andeq	r5, r3, r0, lsl #8
     f08:	414c4600 	cmpmi	ip, r0, lsl #12
     f0c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     f10:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     f14:	00676966 	rsbeq	r6, r7, r6, ror #18
     f18:	00000389 	andeq	r0, r0, r9, lsl #7
     f1c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f20:	65475f48 	strbvs	r5, [r7, #-3912]
     f24:	616c4674 	smcvs	50276
     f28:	61745367 	cmnvs	r4, r7, ror #6
     f2c:	00737574 	rsbseq	r7, r3, r4, ror r5
     f30:	000003c6 	andeq	r0, r0, r6, asr #7
     f34:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f38:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     f3c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     f40:	0067616c 	rsbeq	r6, r7, ip, ror #2
     f44:	000003ed 	andeq	r0, r0, sp, ror #7
     f48:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f4c:	65475f48 	strbvs	r5, [r7, #-3912]
     f50:	61745374 	cmnvs	r4, r4, ror r3
     f54:	00737574 	rsbseq	r7, r3, r4, ror r5
     f58:	0000040a 	andeq	r0, r0, sl, lsl #8
     f5c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f60:	61575f48 	cmpvs	r7, r8, asr #30
     f64:	6f467469 	svcvs	0x00467469
     f68:	73614c72 	cmnvc	r1, #29184	; 0x7200
     f6c:	65704f74 	ldrbvs	r4, [r0, #-3956]!
     f70:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f74:	9d006e6f 	stcls	14, cr6, [r0, #-444]
     f78:	46000004 	strmi	r0, [r0], -r4
     f7c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f80:	6573555f 	ldrbvs	r5, [r3, #-1375]!
     f84:	74704f72 	ldrbtvc	r4, [r0], #-3954
     f88:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     f8c:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
     f90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f94:	04fc0067 	ldrbteq	r0, [ip], #103
     f98:	4c460000 	marmi	acc0, r0, r6
     f9c:	5f485341 	svcpl	0x00485341
     fa0:	64616552 	strbtvs	r6, [r1], #-1362
     fa4:	5074754f 	rsbspl	r7, r4, pc, asr #10
     fa8:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     fac:	6f697463 	svcvs	0x00697463
     fb0:	053b006e 	ldreq	r0, [fp, #-110]!
     fb4:	4c460000 	marmi	acc0, r0, r6
     fb8:	5f485341 	svcpl	0x00485341
     fbc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     fc0:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
     fc4:	50657469 	rsbpl	r7, r5, r9, ror #8
     fc8:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     fcc:	6f697463 	svcvs	0x00697463
     fd0:	05ba006e 	ldreq	r0, [sl, #110]!
     fd4:	4c460000 	marmi	acc0, r0, r6
     fd8:	5f485341 	svcpl	0x00485341
     fdc:	676f7250 	undefined
     fe0:	4f6d6172 	svcmi	0x006d6172
     fe4:	6f697470 	svcvs	0x00697470
     fe8:	7479426e 	ldrbtvc	r4, [r9], #-622
     fec:	74614465 	strbtvc	r4, [r1], #-1125
     ff0:	06090061 	streq	r0, [r9], -r1, rrx
     ff4:	4c460000 	marmi	acc0, r0, r6
     ff8:	5f485341 	svcpl	0x00485341
     ffc:	676f7250 	undefined
    1000:	486d6172 	stmdami	sp!, {r1, r4, r5, r6, r8, sp, lr}^
    1004:	57666c61 	strbpl	r6, [r6, -r1, ror #24]!
    1008:	0064726f 	rsbeq	r7, r4, pc, ror #4
    100c:	00000658 	andeq	r0, r0, r8, asr r6
    1010:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1014:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1018:	6172676f 	cmnvs	r2, pc, ror #14
    101c:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1020:	06a70064 	strteq	r0, [r7], r4, rrx
    1024:	4c460000 	marmi	acc0, r0, r6
    1028:	5f485341 	svcpl	0x00485341
    102c:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1030:	74704f65 	ldrbtvc	r4, [r0], #-3941
    1034:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1038:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    103c:	0006d400 	andeq	sp, r6, r0, lsl #8
    1040:	414c4600 	cmpmi	ip, r0, lsl #12
    1044:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 7f9 <__Stack_Size+0x3f9>
    1048:	65736172 	ldrbvs	r6, [r3, #-370]!
    104c:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    1050:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    1054:	00070100 	andeq	r0, r7, r0, lsl #2
    1058:	414c4600 	cmpmi	ip, r0, lsl #12
    105c:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 811 <__Stack_Size+0x411>
    1060:	65736172 	ldrbvs	r6, [r3, #-370]!
    1064:	65676150 	strbvs	r6, [r7, #-336]!
    1068:	00000000 	andeq	r0, r0, r0
    106c:	00017700 	andeq	r7, r1, r0, lsl #14
    1070:	90000200 	andls	r0, r0, r0, lsl #4
    1074:	4800002f 	stmdami	r0, {r0, r1, r2, r3, r5}
    1078:	2b000006 	blcs	1098 <__Stack_Size+0xc98>
    107c:	47000002 	strmi	r0, [r0, -r2]
    1080:	5f4f4950 	svcpl	0x004f4950
    1084:	74696e49 	strbtvc	r6, [r9], #-3657
    1088:	0002bb00 	andeq	fp, r2, r0, lsl #22
    108c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1090:	74535f4f 	ldrbvc	r5, [r3], #-3919
    1094:	74637572 	strbtvc	r7, [r3], #-1394
    1098:	74696e49 	strbtvc	r6, [r9], #-3657
    109c:	0002e000 	andeq	lr, r2, r0
    10a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10a4:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10a8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    10ac:	44747570 	ldrbtmi	r7, [r4], #-1392
    10b0:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    10b4:	23007469 	movwcs	r7, #1129	; 0x469
    10b8:	47000003 	strmi	r0, [r0, -r3]
    10bc:	5f4f4950 	svcpl	0x004f4950
    10c0:	64616552 	strbtvs	r6, [r1], #-1362
    10c4:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    10c8:	74614474 	strbtvc	r4, [r1], #-1140
    10cc:	03500061 	cmpeq	r0, #97	; 0x61
    10d0:	50470000 	subpl	r0, r7, r0
    10d4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    10d8:	4f646165 	svcmi	0x00646165
    10dc:	75707475 	ldrbvc	r7, [r0, #-1141]!
    10e0:	74614474 	strbtvc	r4, [r1], #-1140
    10e4:	74694261 	strbtvc	r4, [r9], #-609
    10e8:	00039700 	andeq	r9, r3, r0, lsl #14
    10ec:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10f0:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10f4:	754f6461 	strbvc	r6, [pc, #-1121]	; c9b <__Stack_Size+0x89b>
    10f8:	74757074 	ldrbtvc	r7, [r5], #-116
    10fc:	61746144 	cmnvs	r4, r4, asr #2
    1100:	0003c400 	andeq	ip, r3, r0, lsl #8
    1104:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1108:	65535f4f 	ldrbvs	r5, [r3, #-3919]
    110c:	74694274 	strbtvc	r4, [r9], #-628
    1110:	03f90073 	mvnseq	r0, #115	; 0x73
    1114:	50470000 	subpl	r0, r7, r0
    1118:	525f4f49 	subspl	r4, pc, #292	; 0x124
    111c:	74657365 	strbtvc	r7, [r5], #-869
    1120:	73746942 	cmnvc	r4, #1081344	; 0x108000
    1124:	00042e00 	andeq	r2, r4, r0, lsl #28
    1128:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    112c:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1130:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1134:	71007469 	tstvc	r0, r9, ror #8
    1138:	47000004 	strmi	r0, [r0, -r4]
    113c:	5f4f4950 	svcpl	0x004f4950
    1140:	74697257 	strbtvc	r7, [r9], #-599
    1144:	04a60065 	strteq	r0, [r6], #101
    1148:	50470000 	subpl	r0, r7, r0
    114c:	505f4f49 	subspl	r4, pc, r9, asr #30
    1150:	6f4c6e69 	svcvs	0x004c6e69
    1154:	6f436b63 	svcvs	0x00436b63
    1158:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    115c:	0004e900 	andeq	lr, r4, r0, lsl #18
    1160:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1164:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    1168:	4f746e65 	svcmi	0x00746e65
    116c:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1170:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1174:	00676966 	rsbeq	r6, r7, r6, ror #18
    1178:	00000530 	andeq	r0, r0, r0, lsr r5
    117c:	4f495047 	svcmi	0x00495047
    1180:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1184:	754f746e 	strbvc	r7, [pc, #-1134]	; d1e <__Stack_Size+0x91e>
    1188:	74757074 	ldrbtvc	r7, [r5], #-116
    118c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1190:	00000557 	andeq	r0, r0, r7, asr r5
    1194:	4f495047 	svcmi	0x00495047
    1198:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    119c:	616d6552 	cmnvs	sp, r2, asr r5
    11a0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    11a4:	00676966 	rsbeq	r6, r7, r6, ror #18
    11a8:	000005c6 	andeq	r0, r0, r6, asr #11
    11ac:	4f495047 	svcmi	0x00495047
    11b0:	5458455f 	ldrbpl	r4, [r8], #-1375
    11b4:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    11b8:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    11bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    11c0:	0000060d 	andeq	r0, r0, sp, lsl #12
    11c4:	4f495047 	svcmi	0x00495047
    11c8:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    11cc:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    11d0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    11d4:	00000622 	andeq	r0, r0, r2, lsr #12
    11d8:	4f495047 	svcmi	0x00495047
    11dc:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    11e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0000035c 	andeq	r0, r0, ip, asr r3
    11ec:	35d80002 	ldrbcc	r0, [r8, #2]
    11f0:	08e70000 	stmiaeq	r7!, {}^
    11f4:	03100000 	tsteq	r0, #0	; 0x0
    11f8:	564e0000 	strbpl	r0, [lr], -r0
    11fc:	445f4349 	ldrbmi	r4, [pc], #841	; 1204 <__Stack_Size+0xe04>
    1200:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1204:	03350074 	teqeq	r5, #116	; 0x74
    1208:	564e0000 	strbpl	r0, [lr], -r0
    120c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1210:	65444243 	strbvs	r4, [r4, #-579]
    1214:	74696e49 	strbtvc	r6, [r9], #-3657
    1218:	00035800 	andeq	r5, r3, r0, lsl #16
    121c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1220:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    1224:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1228:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    122c:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
    1230:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1234:	037f0067 	cmneq	pc, #103	; 0x67
    1238:	564e0000 	strbpl	r0, [lr], -r0
    123c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    1240:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1244:	000003f1 	strdeq	r0, [r0], -r1
    1248:	4349564e 	movtmi	r5, #38478	; 0x964e
    124c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1250:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1254:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1258:	00000416 	andeq	r0, r0, r6, lsl r4
    125c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1260:	7465475f 	strbtvc	r4, [r5], #-1887
    1264:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1268:	50746e65 	rsbspl	r6, r4, r5, ror #28
    126c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1270:	5249676e 	subpl	r6, r9, #28835840	; 0x1b80000
    1274:	61684351 	cmnvs	r8, r1, asr r3
    1278:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    127c:	00042e00 	andeq	r2, r4, r0, lsl #28
    1280:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1284:	65475f43 	strbvs	r5, [r7, #-3907]
    1288:	51524974 	cmppl	r2, r4, ror r9
    128c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1290:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1294:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1298:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    129c:	61745374 	cmnvs	r4, r4, ror r3
    12a0:	00737574 	rsbseq	r7, r3, r4, ror r5
    12a4:	00000475 	andeq	r0, r0, r5, ror r4
    12a8:	4349564e 	movtmi	r5, #38478	; 0x964e
    12ac:	7465535f 	strbtvc	r5, [r5], #-863
    12b0:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    12b4:	6e6e6168 	powvsez	f6, f6, #0.0
    12b8:	65506c65 	ldrbvs	r6, [r0, #-3173]
    12bc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    12c0:	74694267 	strbtvc	r4, [r9], #-615
    12c4:	00049c00 	andeq	r9, r4, r0, lsl #24
    12c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    12cc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    12d0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    12d4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    12d8:	656e6e61 	strbvs	r6, [lr, #-3681]!
    12dc:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    12e0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    12e4:	00746942 	rsbseq	r6, r4, r2, asr #18
    12e8:	000004c5 	andeq	r0, r0, r5, asr #9
    12ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    12f0:	7465475f 	strbtvc	r4, [r5], #-1887
    12f4:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    12f8:	41746e65 	cmnmi	r4, r5, ror #28
    12fc:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1300:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    1304:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1308:	0004dd00 	andeq	sp, r4, r0, lsl #26
    130c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1310:	65475f43 	strbvs	r5, [r7, #-3907]
    1314:	51524974 	cmppl	r2, r4, ror r9
    1318:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    131c:	416c656e 	cmnmi	ip, lr, ror #10
    1320:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1324:	74694265 	strbtvc	r4, [r9], #-613
    1328:	74617453 	strbtvc	r7, [r1], #-1107
    132c:	24007375 	strcs	r7, [r0], #-885
    1330:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    1334:	5f434956 	svcpl	0x00434956
    1338:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    133c:	44495550 	strbmi	r5, [r9], #-1360
    1340:	00053c00 	andeq	r3, r5, r0, lsl #24
    1344:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1348:	65535f43 	ldrbvs	r5, [r3, #-3907]
    134c:	63655674 	cmnvs	r5, #121634816	; 0x7400000
    1350:	54726f74 	ldrbtpl	r6, [r2], #-3956
    1354:	656c6261 	strbvs	r6, [ip, #-609]!
    1358:	00057300 	andeq	r7, r5, r0, lsl #6
    135c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1360:	65475f43 	strbvs	r5, [r7, #-3907]
    1364:	6172656e 	cmnvs	r2, lr, ror #10
    1368:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
    136c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1370:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1374:	05870074 	streq	r0, [r7, #116]
    1378:	564e0000 	strbpl	r0, [lr], -r0
    137c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1380:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1384:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    1388:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    138c:	74657365 	strbtvc	r7, [r5], #-869
    1390:	00059b00 	andeq	r9, r5, r0, lsl #22
    1394:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1398:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    139c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13a0:	6f43504c 	svcvs	0x0043504c
    13a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    13a8:	0005d000 	andeq	sp, r5, r0
    13ac:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13b0:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    13b4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13b8:	646e6148 	strbtvs	r6, [lr], #-328
    13bc:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    13c0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13c4:	06150067 	ldreq	r0, [r5], -r7, rrx
    13c8:	564e0000 	strbpl	r0, [lr], -r0
    13cc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    13d0:	65747379 	ldrbvs	r7, [r4, #-889]!
    13d4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    13d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    13dc:	6f697250 	svcvs	0x00697250
    13e0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    13e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    13e8:	98006769 	stmdals	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    13ec:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    13f0:	5f434956 	svcpl	0x00434956
    13f4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    13f8:	65747379 	ldrbvs	r7, [r4, #-889]!
    13fc:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1400:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1404:	646e6550 	strbtvs	r6, [lr], #-1360
    1408:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    140c:	74537469 	ldrbvc	r7, [r3], #-1129
    1410:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1414:	0006ed00 	andeq	lr, r6, r0, lsl #26
    1418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    141c:	65535f43 	ldrbvs	r5, [r3, #-3907]
    1420:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1424:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1428:	6c646e61 	stclvs	14, cr6, [r4], #-388
    142c:	65507265 	ldrbvs	r7, [r0, #-613]
    1430:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1434:	74694267 	strbtvc	r4, [r9], #-615
    1438:	00072200 	andeq	r2, r7, r0, lsl #4
    143c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1440:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1444:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    1448:	65747379 	ldrbvs	r7, [r4, #-889]!
    144c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1450:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1454:	646e6550 	strbtvs	r6, [lr], #-1360
    1458:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    145c:	57007469 	strpl	r7, [r0, -r9, ror #8]
    1460:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    1464:	5f434956 	svcpl	0x00434956
    1468:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    146c:	65747379 	ldrbvs	r7, [r4, #-889]!
    1470:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1474:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1478:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    147c:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1480:	61745374 	cmnvs	r4, r4, ror r3
    1484:	00737574 	rsbseq	r7, r3, r4, ror r5
    1488:	000007aa 	andeq	r0, r0, sl, lsr #15
    148c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1490:	7465475f 	strbtvc	r4, [r5], #-1887
    1494:	6c756146 	ldfvse	f6, [r5], #-280
    1498:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    149c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    14a0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    14a4:	00736563 	rsbseq	r6, r3, r3, ror #10
    14a8:	00000807 	andeq	r0, r0, r7, lsl #16
    14ac:	4349564e 	movtmi	r5, #38478	; 0x964e
    14b0:	7465475f 	strbtvc	r4, [r5], #-1887
    14b4:	6c756146 	ldfvse	f6, [r5], #-280
    14b8:	64644174 	strbtvs	r4, [r4], #-372
    14bc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    14c0:	00085000 	andeq	r5, r8, r0
    14c4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14c8:	65475f43 	strbvs	r5, [r7, #-3907]
    14cc:	53414274 	movtpl	r4, #4724	; 0x1274
    14d0:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    14d4:	00086900 	andeq	r6, r8, r0, lsl #18
    14d8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14dc:	41425f43 	cmpmi	r2, r3, asr #30
    14e0:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    14e4:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    14e8:	00474946 	subeq	r4, r7, r6, asr #18
    14ec:	00000892 	muleq	r0, r2, r8
    14f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    14f4:	5345525f 	movtpl	r5, #21087	; 0x525f
    14f8:	41465445 	cmpmi	r6, r5, asr #8
    14fc:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    1500:	004b5341 	subeq	r5, fp, r1, asr #6
    1504:	000008a7 	andeq	r0, r0, r7, lsr #17
    1508:	4349564e 	movtmi	r5, #38478	; 0x964e
    150c:	5445535f 	strbpl	r5, [r5], #-863
    1510:	4c554146 	ldfmie	f4, [r5], {70}
    1514:	53414d54 	movtpl	r4, #7508	; 0x1d54
    1518:	08bc004b 	ldmeq	ip!, {r0, r1, r3, r6}
    151c:	564e0000 	strbpl	r0, [lr], -r0
    1520:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1524:	54455345 	strbpl	r5, [r5], #-837
    1528:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    152c:	004b5341 	subeq	r5, fp, r1, asr #6
    1530:	000008d1 	ldrdeq	r0, [r0], -r1
    1534:	4349564e 	movtmi	r5, #38478	; 0x964e
    1538:	5445535f 	strbpl	r5, [r5], #-863
    153c:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1540:	004b5341 	subeq	r5, fp, r1, asr #6
    1544:	00000000 	andeq	r0, r0, r0
    1548:	000000c7 	andeq	r0, r0, r7, asr #1
    154c:	3ebf0002 	cdpcc	0, 11, cr0, cr15, cr2, {0}
    1550:	02470000 	subeq	r0, r7, #0	; 0x0
    1554:	00d30000 	sbcseq	r0, r3, r0
    1558:	57500000 	ldrbpl	r0, [r0, -r0]
    155c:	61425f52 	cmpvs	r2, r2, asr pc
    1560:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1564:	65636341 	strbvs	r6, [r3, #-833]!
    1568:	6d437373 	stclvs	3, cr7, [r3, #-460]
    156c:	00f80064 	rscseq	r0, r8, r4, rrx
    1570:	57500000 	ldrbpl	r0, [r0, -r0]
    1574:	56505f52 	usubaddxpl	r5, r0, r2
    1578:	646d4344 	strbtvs	r4, [sp], #-836
    157c:	00011d00 	andeq	r1, r1, r0, lsl #26
    1580:	52575000 	subspl	r5, r7, #0	; 0x0
    1584:	4456505f 	ldrbmi	r5, [r6], #-95
    1588:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    158c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    1590:	00676966 	rsbeq	r6, r7, r6, ror #18
    1594:	00000153 	andeq	r0, r0, r3, asr r1
    1598:	5f525750 	svcpl	0x00525750
    159c:	656b6157 	strbvs	r6, [fp, #-343]!
    15a0:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    15a4:	646d436e 	strbtvs	r4, [sp], #-878
    15a8:	00017800 	andeq	r7, r1, r0, lsl #16
    15ac:	52575000 	subspl	r5, r7, #0	; 0x0
    15b0:	7465475f 	strbtvc	r4, [r5], #-1887
    15b4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    15b8:	74617453 	strbtvc	r7, [r1], #-1107
    15bc:	ae007375 	mcrge	3, 0, r7, cr0, cr5, {3}
    15c0:	50000001 	andpl	r0, r0, r1
    15c4:	435f5257 	cmpmi	pc, #1879048197	; 0x70000005
    15c8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    15cc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    15d0:	0001d500 	andeq	sp, r1, r0, lsl #10
    15d4:	52575000 	subspl	r5, r7, #0	; 0x0
    15d8:	746e455f 	strbtvc	r4, [lr], #-1375
    15dc:	54537265 	ldrbpl	r7, [r3], #-613
    15e0:	42444e41 	submi	r4, r4, #1040	; 0x410
    15e4:	646f4d59 	strbtvs	r4, [pc], #3417	; 15ec <__Stack_Size+0x11ec>
    15e8:	01ea0065 	mvneq	r0, r5, rrx
    15ec:	57500000 	ldrbpl	r0, [r0, -r0]
    15f0:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    15f4:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    15f8:	4d504f54 	ldclmi	15, cr4, [r0, #-336]
    15fc:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1600:	00000231 	andeq	r0, r0, r1, lsr r2
    1604:	5f525750 	svcpl	0x00525750
    1608:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    160c:	00007469 	andeq	r7, r0, r9, ror #8
    1610:	c0000000 	andgt	r0, r0, r0
    1614:	02000002 	andeq	r0, r0, #2	; 0x2
    1618:	00410600 	subeq	r0, r1, r0, lsl #12
    161c:	0008bd00 	andeq	fp, r8, r0, lsl #26
    1620:	00021400 	andeq	r1, r2, r0, lsl #8
    1624:	43435200 	movtmi	r5, #12800	; 0x3200
    1628:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    162c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1630:	00000227 	andeq	r0, r0, r7, lsr #4
    1634:	5f434352 	svcpl	0x00434352
    1638:	43455348 	movtmi	r5, #21320	; 0x5348
    163c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1640:	024c0067 	subeq	r0, ip, #103	; 0x67
    1644:	43520000 	cmpmi	r2, #0	; 0x0
    1648:	61575f43 	cmpvs	r7, r3, asr #30
    164c:	6f467469 	svcvs	0x00467469
    1650:	45534872 	ldrbmi	r4, [r3, #-2162]
    1654:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1658:	00705574 	rsbseq	r5, r0, r4, ror r5
    165c:	000002f1 	strdeq	r0, [r0], -r1
    1660:	5f434352 	svcpl	0x00434352
    1664:	756a6441 	strbvc	r6, [sl, #-1089]!
    1668:	53487473 	movtpl	r7, #33907	; 0x8473
    166c:	6c614349 	stclvs	3, cr4, [r1], #-292
    1670:	61726269 	cmnvs	r2, r9, ror #4
    1674:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1678:	756c6156 	strbvc	r6, [ip, #-342]!
    167c:	03230065 	teqeq	r3, #101	; 0x65
    1680:	43520000 	cmpmi	r2, #0	; 0x0
    1684:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1688:	646d4349 	strbtvs	r4, [sp], #-841
    168c:	00034a00 	andeq	r4, r3, r0, lsl #20
    1690:	43435200 	movtmi	r5, #12800	; 0x3200
    1694:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1698:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    169c:	91006769 	tstls	r0, r9, ror #14
    16a0:	52000003 	andpl	r0, r0, #3	; 0x3
    16a4:	505f4343 	subspl	r4, pc, r3, asr #6
    16a8:	6d434c4c 	stclvs	12, cr4, [r3, #-304]
    16ac:	03b80064 	undefined instruction 0x03b80064
    16b0:	43520000 	cmpmi	r2, #0	; 0x0
    16b4:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    16b8:	4b4c4353 	blmi	131240c <__Stack_Size+0x131200c>
    16bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16c0:	f1006769 	undefined instruction 0xf1006769
    16c4:	52000003 	andpl	r0, r0, #3	; 0x3
    16c8:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    16cc:	59537465 	ldmdbpl	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    16d0:	4b4c4353 	blmi	1312424 <__Stack_Size+0x1312024>
    16d4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    16d8:	09006563 	stmdbeq	r0, {r0, r1, r5, r6, r8, sl, sp, lr}
    16dc:	52000004 	andpl	r0, r0, #4	; 0x4
    16e0:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    16e4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    16e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16ec:	04420067 	strbeq	r0, [r2], #-103
    16f0:	43520000 	cmpmi	r2, #0	; 0x0
    16f4:	43505f43 	cmpmi	r0, #268	; 0x10c
    16f8:	43314b4c 	teqmi	r1, #77824	; 0x13000
    16fc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1700:	047b0067 	ldrbteq	r0, [fp], #-103
    1704:	43520000 	cmpmi	r2, #0	; 0x0
    1708:	43505f43 	cmpmi	r0, #268	; 0x10c
    170c:	43324b4c 	teqmi	r2, #77824	; 0x13000
    1710:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1714:	04b00067 	ldrteq	r0, [r0], #103
    1718:	43520000 	cmpmi	r2, #0	; 0x0
    171c:	54495f43 	strbpl	r5, [r9], #-3907
    1720:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1724:	e5006769 	str	r6, [r0, #-1897]
    1728:	52000004 	andpl	r0, r0, #4	; 0x4
    172c:	555f4343 	ldrbpl	r4, [pc, #-835]	; 13f1 <__Stack_Size+0xff1>
    1730:	4c434253 	sfmmi	f4, 2, [r3], {83}
    1734:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1738:	00676966 	rsbeq	r6, r7, r6, ror #18
    173c:	0000050c 	andeq	r0, r0, ip, lsl #10
    1740:	5f434352 	svcpl	0x00434352
    1744:	43434441 	movtmi	r4, #13377	; 0x3441
    1748:	6f434b4c 	svcvs	0x00434b4c
    174c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1750:	00054500 	andeq	r4, r5, r0, lsl #10
    1754:	43435200 	movtmi	r5, #12800	; 0x3200
    1758:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    175c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1760:	6c006769 	stcvs	7, cr6, [r0], {105}
    1764:	52000005 	andpl	r0, r0, #5	; 0x5
    1768:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    176c:	6d434953 	stclvs	9, cr4, [r3, #-332]
    1770:	05930064 	ldreq	r0, [r3, #100]
    1774:	43520000 	cmpmi	r2, #0	; 0x0
    1778:	54525f43 	ldrbpl	r5, [r2], #-3907
    177c:	4b4c4343 	blmi	1312490 <__Stack_Size+0x1312090>
    1780:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1784:	bc006769 	stclt	7, cr6, [r0], {105}
    1788:	52000005 	andpl	r0, r0, #5	; 0x5
    178c:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1790:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1794:	646d434b 	strbtvs	r4, [sp], #-843
    1798:	0005e300 	andeq	lr, r5, r0, lsl #6
    179c:	43435200 	movtmi	r5, #12800	; 0x3200
    17a0:	7465475f 	strbtvc	r4, [r5], #-1887
    17a4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    17a8:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    17ac:	4a007165 	bmi	1dd48 <__Stack_Size+0x1d948>
    17b0:	52000006 	andpl	r0, r0, #6	; 0x6
    17b4:	415f4343 	cmpmi	pc, r3, asr #6
    17b8:	65504248 	ldrbvs	r4, [r0, #-584]
    17bc:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    17c0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    17c4:	646d436b 	strbtvs	r4, [sp], #-875
    17c8:	00067f00 	andeq	r7, r6, r0, lsl #30
    17cc:	43435200 	movtmi	r5, #12800	; 0x3200
    17d0:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    17d4:	72655032 	rsbvc	r5, r5, #50	; 0x32
    17d8:	43687069 	cmnmi	r8, #105	; 0x69
    17dc:	6b636f6c 	blvs	18dd594 <__Stack_Size+0x18dd194>
    17e0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17e4:	000006b4 	strheq	r0, [r0], -r4
    17e8:	5f434352 	svcpl	0x00434352
    17ec:	31425041 	cmpcc	r2, r1, asr #32
    17f0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    17f4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    17f8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    17fc:	e900646d 	stmdb	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1800:	52000006 	andpl	r0, r0, #6	; 0x6
    1804:	415f4343 	cmpmi	pc, r3, asr #6
    1808:	50324250 	eorspl	r4, r2, r0, asr r2
    180c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1810:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1814:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1818:	071e0064 	ldreq	r0, [lr, -r4, rrx]
    181c:	43520000 	cmpmi	r2, #0	; 0x0
    1820:	50415f43 	subpl	r5, r1, r3, asr #30
    1824:	65503142 	ldrbvs	r3, [r0, #-322]
    1828:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    182c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1830:	646d4374 	strbtvs	r4, [sp], #-884
    1834:	00075300 	andeq	r5, r7, r0, lsl #6
    1838:	43435200 	movtmi	r5, #12800	; 0x3200
    183c:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1840:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    1844:	74657365 	strbtvc	r7, [r5], #-869
    1848:	00646d43 	rsbeq	r6, r4, r3, asr #26
    184c:	0000077a 	andeq	r0, r0, sl, ror r7
    1850:	5f434352 	svcpl	0x00434352
    1854:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1858:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    185c:	74697275 	strbtvc	r7, [r9], #-629
    1860:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    1864:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
    1868:	a100646d 	tstge	r0, sp, ror #8
    186c:	52000007 	andpl	r0, r0, #7	; 0x7
    1870:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    1874:	6f434f43 	svcvs	0x00434f43
    1878:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    187c:	0007c800 	andeq	ip, r7, r0, lsl #16
    1880:	43435200 	movtmi	r5, #12800	; 0x3200
    1884:	7465475f 	strbtvc	r4, [r5], #-1887
    1888:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    188c:	74617453 	strbtvc	r7, [r1], #-1107
    1890:	fc007375 	stc2	3, cr7, [r0], {117}
    1894:	52000007 	andpl	r0, r0, #7	; 0x7
    1898:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    189c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    18a0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    18a4:	00081000 	andeq	r1, r8, r0
    18a8:	43435200 	movtmi	r5, #12800	; 0x3200
    18ac:	7465475f 	strbtvc	r4, [r5], #-1887
    18b0:	74535449 	ldrbvc	r5, [r3], #-1097
    18b4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    18b8:	00084900 	andeq	r4, r8, r0, lsl #18
    18bc:	43435200 	movtmi	r5, #12800	; 0x3200
    18c0:	656c435f 	strbvs	r4, [ip, #-863]!
    18c4:	54497261 	strbpl	r7, [r9], #-609
    18c8:	646e6550 	strbtvs	r6, [lr], #-1360
    18cc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    18d0:	00007469 	andeq	r7, r0, r9, ror #8
    18d4:	9d000000 	stcls	0, cr0, [r0]
    18d8:	02000000 	andeq	r0, r0, #0	; 0x0
    18dc:	0049c300 	subeq	ip, r9, r0, lsl #6
    18e0:	0001ef00 	andeq	lr, r1, r0, lsl #30
    18e4:	0000f700 	andeq	pc, r0, r0, lsl #14
    18e8:	73795300 	cmnvc	r9, #0	; 0x0
    18ec:	6b636954 	blvs	18dbe44 <__Stack_Size+0x18dba44>
    18f0:	4b4c435f 	blmi	1312674 <__Stack_Size+0x1312274>
    18f4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    18f8:	6f436563 	svcvs	0x00436563
    18fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1900:	00011c00 	andeq	r1, r1, r0, lsl #24
    1904:	73795300 	cmnvc	r9, #0	; 0x0
    1908:	6b636954 	blvs	18dbe60 <__Stack_Size+0x18dba60>
    190c:	7465535f 	strbtvc	r5, [r5], #-863
    1910:	6f6c6552 	svcvs	0x006c6552
    1914:	41006461 	tstmi	r0, r1, ror #8
    1918:	53000001 	movwpl	r0, #1	; 0x1
    191c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1920:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    1924:	746e756f 	strbtvc	r7, [lr], #-1391
    1928:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    192c:	01660064 	cmneq	r6, r4, rrx
    1930:	79530000 	ldmdbvc	r3, {}^
    1934:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1938:	54495f6b 	strbpl	r5, [r9], #-3947
    193c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1940:	8b006769 	blhi	1b6ec <__Stack_Size+0x1b2ec>
    1944:	53000001 	movwpl	r0, #1	; 0x1
    1948:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    194c:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    1950:	6f437465 	svcvs	0x00437465
    1954:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1958:	01a20072 	undefined instruction 0x01a20072
    195c:	79530000 	ldmdbvc	r3, {}^
    1960:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1964:	65475f6b 	strbvs	r5, [r7, #-3947]
    1968:	616c4674 	smcvs	50276
    196c:	61745367 	cmnvs	r4, r7, ror #6
    1970:	00737574 	rsbseq	r7, r3, r4, ror r5
    1974:	00000000 	andeq	r0, r0, r0
    1978:	000007ac 	andeq	r0, r0, ip, lsr #15
    197c:	4bb20002 	blmi	fec8198c <SCS_BASE+0x1ec7398c>
    1980:	21490000 	cmpcs	r9, r0
    1984:	07780000 	ldrbeq	r0, [r8, -r0]!
    1988:	49540000 	ldmdbmi	r4, {}^
    198c:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1990:	6142656d 	cmpvs	r2, sp, ror #10
    1994:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    1998:	b6007469 	strlt	r7, [r0], -r9, ror #8
    199c:	54000007 	strpl	r0, [r0], #-7
    19a0:	4f5f4d49 	svcmi	0x005f4d49
    19a4:	6e493143 	dvfvsem	f3, f1, f3
    19a8:	21007469 	tstcs	r0, r9, ror #8
    19ac:	54000008 	strpl	r0, [r0], #-8
    19b0:	4f5f4d49 	svcmi	0x005f4d49
    19b4:	6e493243 	cdpvs	2, 4, cr3, cr9, cr3, {2}
    19b8:	8c007469 	cfstrshi	mvf7, [r0], {105}
    19bc:	54000008 	strpl	r0, [r0], #-8
    19c0:	4f5f4d49 	svcmi	0x005f4d49
    19c4:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    19c8:	f7007469 	undefined instruction 0xf7007469
    19cc:	54000008 	strpl	r0, [r0], #-8
    19d0:	4f5f4d49 	svcmi	0x005f4d49
    19d4:	6e493443 	cdpvs	4, 4, cr3, cr9, cr3, {2}
    19d8:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
    19dc:	54000009 	strpl	r0, [r0], #-9
    19e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    19e4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    19e8:	0b2e0074 	bleq	b81bc0 <__Stack_Size+0xb817c0>
    19ec:	49540000 	ldmdbmi	r4, {}^
    19f0:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    19f4:	6f43494d 	svcvs	0x0043494d
    19f8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19fc:	000d1700 	andeq	r1, sp, r0, lsl #14
    1a00:	4d495400 	cfstrdmi	mvd5, [r9]
    1a04:	5444425f 	strbpl	r4, [r4], #-607
    1a08:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    1a0c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a10:	00000d52 	andeq	r0, r0, r2, asr sp
    1a14:	5f4d4954 	svcpl	0x004d4954
    1a18:	656d6954 	strbvs	r6, [sp, #-2388]!
    1a1c:	65736142 	ldrbvs	r6, [r3, #-322]!
    1a20:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1a24:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1a28:	79007469 	stmdbvc	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    1a2c:	5400000d 	strpl	r0, [r0], #-13
    1a30:	4f5f4d49 	svcmi	0x005f4d49
    1a34:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    1a38:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1a3c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a40:	00000da0 	andeq	r0, r0, r0, lsr #27
    1a44:	5f4d4954 	svcpl	0x004d4954
    1a48:	74534349 	ldrbvc	r4, [r3], #-841
    1a4c:	74637572 	strbtvc	r7, [r3], #-1394
    1a50:	74696e49 	strbtvc	r6, [r9], #-3657
    1a54:	000dc700 	andeq	ip, sp, r0, lsl #14
    1a58:	4d495400 	cfstrdmi	mvd5, [r9]
    1a5c:	5444425f 	strbpl	r4, [r4], #-607
    1a60:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    1a64:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1a68:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a6c:	00000dee 	andeq	r0, r0, lr, ror #27
    1a70:	5f4d4954 	svcpl	0x004d4954
    1a74:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1a78:	00000e23 	andeq	r0, r0, r3, lsr #28
    1a7c:	5f4d4954 	svcpl	0x004d4954
    1a80:	6c727443 	cfldrdvs	mvd7, [r2], #-268
    1a84:	4f4d5750 	svcmi	0x004d5750
    1a88:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1a8c:	58007374 	stmdapl	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
    1a90:	5400000e 	strpl	r0, [r0], #-14
    1a94:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1a98:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1a9c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1aa0:	00000e9b 	muleq	r0, fp, lr
    1aa4:	5f4d4954 	svcpl	0x004d4954
    1aa8:	656e6547 	strbvs	r6, [lr, #-1351]!
    1aac:	65746172 	ldrbvs	r6, [r4, #-370]!
    1ab0:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1ab4:	0ed00074 	mrceq	0, 6, r0, cr0, cr4, {3}
    1ab8:	49540000 	ldmdbmi	r4, {}^
    1abc:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    1ac0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    1ac4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac8:	00000f15 	andeq	r0, r0, r5, lsl pc
    1acc:	5f4d4954 	svcpl	0x004d4954
    1ad0:	43414d44 	movtmi	r4, #7492	; 0x1d44
    1ad4:	5800646d 	stmdapl	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    1ad8:	5400000f 	strpl	r0, [r0], #-15
    1adc:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1ae0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1ae4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1ae8:	6b636f6c 	blvs	18dd8a0 <__Stack_Size+0x18dd4a0>
    1aec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1af0:	7f006769 	svcvc	0x00006769
    1af4:	5400000f 	strpl	r0, [r0], #-15
    1af8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    1afc:	45785254 	ldrbmi	r5, [r8, #-596]!
    1b00:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1b04:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1b08:	6b636f6c 	blvs	18dd8c0 <__Stack_Size+0x18dd4c0>
    1b0c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b10:	e4006769 	str	r6, [r0], #-1897
    1b14:	5400000f 	strpl	r0, [r0], #-15
    1b18:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1b20 <__Stack_Size+0x1720>
    1b1c:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    1b20:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1b24:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1b28:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1b2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b30:	10f80067 	rscsne	r0, r8, r7, rrx
    1b34:	49540000 	ldmdbmi	r4, {}^
    1b38:	54455f4d 	strbpl	r5, [r5], #-3917
    1b3c:	6f6c4352 	svcvs	0x006c4352
    1b40:	6f4d6b63 	svcvs	0x004d6b63
    1b44:	43316564 	teqmi	r1, #419430400	; 0x19000000
    1b48:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b4c:	11930067 	orrsne	r0, r3, r7, rrx
    1b50:	49540000 	ldmdbmi	r4, {}^
    1b54:	54455f4d 	strbpl	r5, [r5], #-3917
    1b58:	6f6c4352 	svcvs	0x006c4352
    1b5c:	6f4d6b63 	svcvs	0x004d6b63
    1b60:	43326564 	teqmi	r2, #419430400	; 0x19000000
    1b64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b68:	12200067 	eorne	r0, r0, #103	; 0x67
    1b6c:	49540000 	ldmdbmi	r4, {}^
    1b70:	54455f4d 	strbpl	r5, [r5], #-3917
    1b74:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    1b78:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b7c:	0000125b 	andeq	r1, r0, fp, asr r2
    1b80:	5f4d4954 	svcpl	0x004d4954
    1b84:	73657250 	cmnvc	r5, #5	; 0x5
    1b88:	656c6163 	strbvs	r6, [ip, #-355]!
    1b8c:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    1b90:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b94:	0000129e 	muleq	r0, lr, r2
    1b98:	5f4d4954 	svcpl	0x004d4954
    1b9c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1ba0:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!
    1ba4:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    1ba8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bac:	12e50067 	rscne	r0, r5, #103	; 0x67
    1bb0:	49540000 	ldmdbmi	r4, {}^
    1bb4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1bb8:	7463656c 	strbtvc	r6, [r3], #-1388
    1bbc:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    1bc0:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    1bc4:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    1bc8:	00131200 	andseq	r1, r3, r0, lsl #4
    1bcc:	4d495400 	cfstrdmi	mvd5, [r9]
    1bd0:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    1bd4:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    1bd8:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    1bdc:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1be0:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1be4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1be8:	00001395 	muleq	r0, r5, r3
    1bec:	5f4d4954 	svcpl	0x004d4954
    1bf0:	63726f46 	cmnvs	r2, #280	; 0x118
    1bf4:	434f6465 	movtmi	r6, #62565	; 0xf465
    1bf8:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    1bfc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c00:	000013dc 	ldrdeq	r1, [r0], -ip
    1c04:	5f4d4954 	svcpl	0x004d4954
    1c08:	63726f46 	cmnvs	r2, #280	; 0x118
    1c0c:	434f6465 	movtmi	r6, #62565	; 0xf465
    1c10:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1c14:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c18:	00001421 	andeq	r1, r0, r1, lsr #8
    1c1c:	5f4d4954 	svcpl	0x004d4954
    1c20:	63726f46 	cmnvs	r2, #280	; 0x118
    1c24:	434f6465 	movtmi	r6, #62565	; 0xf465
    1c28:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    1c2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c30:	00001468 	andeq	r1, r0, r8, ror #8
    1c34:	5f4d4954 	svcpl	0x004d4954
    1c38:	63726f46 	cmnvs	r2, #280	; 0x118
    1c3c:	434f6465 	movtmi	r6, #62565	; 0xf465
    1c40:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    1c44:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c48:	000014ad 	andeq	r1, r0, sp, lsr #9
    1c4c:	5f4d4954 	svcpl	0x004d4954
    1c50:	50525241 	subspl	r5, r2, r1, asr #4
    1c54:	6f6c6572 	svcvs	0x006c6572
    1c58:	6f436461 	svcvs	0x00436461
    1c5c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c60:	0014e200 	andseq	lr, r4, r0, lsl #4
    1c64:	4d495400 	cfstrdmi	mvd5, [r9]
    1c68:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1c6c:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1c70:	17004d4f 	strne	r4, [r0, -pc, asr #26]
    1c74:	54000015 	strpl	r0, [r0], #-21
    1c78:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1c7c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1c80:	44434374 	strbmi	r4, [r3], #-884
    1c84:	4c00414d 	stfmis	f4, [r0], {77}
    1c88:	54000015 	strpl	r0, [r0], #-21
    1c8c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1c90:	65725043 	ldrbvs	r5, [r2, #-67]!
    1c94:	64616f6c 	strbtvs	r6, [r1], #-3948
    1c98:	746e6f43 	strbtvc	r6, [lr], #-3907
    1c9c:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    1ca0:	00001581 	andeq	r1, r0, r1, lsl #11
    1ca4:	5f4d4954 	svcpl	0x004d4954
    1ca8:	5031434f 	eorspl	r4, r1, pc, asr #6
    1cac:	6f6c6572 	svcvs	0x006c6572
    1cb0:	6f436461 	svcvs	0x00436461
    1cb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cb8:	0015c800 	andseq	ip, r5, r0, lsl #16
    1cbc:	4d495400 	cfstrdmi	mvd5, [r9]
    1cc0:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1cc4:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1cc8:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1ccc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1cd0:	160d0067 	strne	r0, [sp], -r7, rrx
    1cd4:	49540000 	ldmdbmi	r4, {}^
    1cd8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1cdc:	65725033 	ldrbvs	r5, [r2, #-51]!
    1ce0:	64616f6c 	strbtvs	r6, [r1], #-3948
    1ce4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ce8:	54006769 	strpl	r6, [r0], #-1897
    1cec:	54000016 	strpl	r0, [r0], #-22
    1cf0:	4f5f4d49 	svcmi	0x005f4d49
    1cf4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1cf8:	616f6c65 	cmnvs	pc, r5, ror #24
    1cfc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1d00:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d04:	00001699 	muleq	r0, r9, r6
    1d08:	5f4d4954 	svcpl	0x004d4954
    1d0c:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    1d10:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1d14:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d18:	16e00067 	strbtne	r0, [r0], r7, rrx
    1d1c:	49540000 	ldmdbmi	r4, {}^
    1d20:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d24:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    1d28:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1d2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d30:	00001725 	andeq	r1, r0, r5, lsr #14
    1d34:	5f4d4954 	svcpl	0x004d4954
    1d38:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    1d3c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    1d40:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d44:	176c0067 	strbne	r0, [ip, -r7, rrx]!
    1d48:	49540000 	ldmdbmi	r4, {}^
    1d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d50:	73614634 	cmnvc	r1, #54525952	; 0x3400000
    1d54:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1d58:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d5c:	000017b1 	strheq	r1, [r0], -r1
    1d60:	5f4d4954 	svcpl	0x004d4954
    1d64:	61656c43 	cmnvs	r5, r3, asr #24
    1d68:	31434f72 	cmpcc	r3, r2, ror pc
    1d6c:	00666552 	rsbeq	r6, r6, r2, asr r5
    1d70:	000017f8 	strdeq	r1, [r0], -r8
    1d74:	5f4d4954 	svcpl	0x004d4954
    1d78:	61656c43 	cmnvs	r5, r3, asr #24
    1d7c:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    1d80:	00666552 	rsbeq	r6, r6, r2, asr r5
    1d84:	0000183d 	andeq	r1, r0, sp, lsr r8
    1d88:	5f4d4954 	svcpl	0x004d4954
    1d8c:	61656c43 	cmnvs	r5, r3, asr #24
    1d90:	33434f72 	movtcc	r4, #16242	; 0x3f72
    1d94:	00666552 	rsbeq	r6, r6, r2, asr r5
    1d98:	00001884 	andeq	r1, r0, r4, lsl #17
    1d9c:	5f4d4954 	svcpl	0x004d4954
    1da0:	61656c43 	cmnvs	r5, r3, asr #24
    1da4:	34434f72 	strbcc	r4, [r3], #-3954
    1da8:	00666552 	rsbeq	r6, r6, r2, asr r5
    1dac:	000018c9 	andeq	r1, r0, r9, asr #17
    1db0:	5f4d4954 	svcpl	0x004d4954
    1db4:	5031434f 	eorspl	r4, r1, pc, asr #6
    1db8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dbc:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1dc0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dc4:	19100067 	ldmdbne	r0, {r0, r1, r2, r5, r6}
    1dc8:	49540000 	ldmdbmi	r4, {}^
    1dcc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1dd0:	6f504e31 	svcvs	0x00504e31
    1dd4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1dd8:	6f437974 	svcvs	0x00437974
    1ddc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1de0:	00195700 	andseq	r5, r9, r0, lsl #14
    1de4:	4d495400 	cfstrdmi	mvd5, [r9]
    1de8:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1dec:	616c6f50 	cmnvs	ip, r0, asr pc
    1df0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1df4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1df8:	9c006769 	stcls	7, cr6, [r0], {105}
    1dfc:	54000019 	strpl	r0, [r0], #-25
    1e00:	4f5f4d49 	svcmi	0x005f4d49
    1e04:	504e3243 	subpl	r3, lr, r3, asr #4
    1e08:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e0c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e14:	19e10067 	stmibne	r1!, {r0, r1, r2, r5, r6}^
    1e18:	49540000 	ldmdbmi	r4, {}^
    1e1c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e20:	6c6f5033 	stclvs	0, cr5, [pc], #-204
    1e24:	74697261 	strbtvc	r7, [r9], #-609
    1e28:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1e2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e30:	00001a26 	andeq	r1, r0, r6, lsr #20
    1e34:	5f4d4954 	svcpl	0x004d4954
    1e38:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    1e3c:	616c6f50 	cmnvs	ip, r0, asr pc
    1e40:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e48:	6b006769 	blvs	1bbf4 <__Stack_Size+0x1b7f4>
    1e4c:	5400001a 	strpl	r0, [r0], #-26
    1e50:	4f5f4d49 	svcmi	0x005f4d49
    1e54:	6f503443 	svcvs	0x00503443
    1e58:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1e5c:	6f437974 	svcvs	0x00437974
    1e60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e64:	001ab000 	andseq	fp, sl, r0
    1e68:	4d495400 	cfstrdmi	mvd5, [r9]
    1e6c:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    1e70:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e74:	00001af5 	strdeq	r1, [r0], -r5
    1e78:	5f4d4954 	svcpl	0x004d4954
    1e7c:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    1e80:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e84:	00001b3a 	andeq	r1, r0, sl, lsr fp
    1e88:	5f4d4954 	svcpl	0x004d4954
    1e8c:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e90:	434f7463 	movtmi	r7, #62563	; 0xf463
    1e94:	85004d78 	strhi	r4, [r0, #-3448]
    1e98:	5400001b 	strpl	r0, [r0], #-27
    1e9c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 115b <__Stack_Size+0xd5b>
    1ea0:	74616470 	strbtvc	r6, [r1], #-1136
    1ea4:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    1ea8:	656c6261 	strbvs	r6, [ip, #-609]!
    1eac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1eb0:	ba006769 	blt	1bc5c <__Stack_Size+0x1b85c>
    1eb4:	5400001b 	strpl	r0, [r0], #-27
    1eb8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1177 <__Stack_Size+0xd77>
    1ebc:	74616470 	strbtvc	r6, [r1], #-1136
    1ec0:	71655265 	cmnvc	r5, r5, ror #4
    1ec4:	74736575 	ldrbtvc	r6, [r3], #-1397
    1ec8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ecc:	ef006769 	svc	0x00006769
    1ed0:	5400001b 	strpl	r0, [r0], #-27
    1ed4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1ed8:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1edc:	6c614874 	stclvs	8, cr4, [r1], #-464
    1ee0:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    1ee4:	00726f73 	rsbseq	r6, r2, r3, ror pc
    1ee8:	00001c24 	andeq	r1, r0, r4, lsr #24
    1eec:	5f4d4954 	svcpl	0x004d4954
    1ef0:	656c6553 	strbvs	r6, [ip, #-1363]!
    1ef4:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    1ef8:	6c755065 	ldclvs	0, cr5, [r5], #-404
    1efc:	6f4d6573 	svcvs	0x004d6573
    1f00:	5b006564 	blpl	1b498 <__Stack_Size+0x1b098>
    1f04:	5400001c 	strpl	r0, [r0], #-28
    1f08:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f0c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f10:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1f14:	54747570 	ldrbtpl	r7, [r4], #-1392
    1f18:	67676972 	undefined
    1f1c:	92007265 	andls	r7, r0, #1342177286	; 0x50000006
    1f20:	5400001c 	strpl	r0, [r0], #-28
    1f24:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f28:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f2c:	616c5374 	smcvs	50484
    1f30:	6f4d6576 	svcvs	0x004d6576
    1f34:	c9006564 	stmdbgt	r0, {r2, r5, r6, r8, sl, sp, lr}
    1f38:	5400001c 	strpl	r0, [r0], #-28
    1f3c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f40:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1f44:	73614d74 	cmnvc	r1, #7424	; 0x1d00
    1f48:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    1f4c:	6576616c 	ldrbvs	r6, [r6, #-364]!
    1f50:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1f54:	001d0000 	andseq	r0, sp, r0
    1f58:	4d495400 	cfstrdmi	mvd5, [r9]
    1f5c:	7465535f 	strbtvc	r5, [r5], #-863
    1f60:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1f64:	00726574 	rsbseq	r6, r2, r4, ror r5
    1f68:	00001d35 	andeq	r1, r0, r5, lsr sp
    1f6c:	5f4d4954 	svcpl	0x004d4954
    1f70:	41746553 	cmnmi	r4, r3, asr r5
    1f74:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    1f78:	616f6c65 	cmnvs	pc, r5, ror #24
    1f7c:	1d6a0064 	stclne	0, cr0, [sl, #-400]!
    1f80:	49540000 	ldmdbmi	r4, {}^
    1f84:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f88:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1f8c:	65726170 	ldrbvs	r6, [r2, #-368]!
    1f90:	1d9f0031 	ldcne	0, cr0, [pc, #196]
    1f94:	49540000 	ldmdbmi	r4, {}^
    1f98:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1f9c:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1fa0:	65726170 	ldrbvs	r6, [r2, #-368]!
    1fa4:	1dd40032 	ldclne	0, cr0, [r4, #200]
    1fa8:	49540000 	ldmdbmi	r4, {}^
    1fac:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1fb0:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1fb4:	65726170 	ldrbvs	r6, [r2, #-368]!
    1fb8:	1e090033 	mcrne	0, 0, r0, cr9, cr3, {1}
    1fbc:	49540000 	ldmdbmi	r4, {}^
    1fc0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1fc4:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    1fc8:	65726170 	ldrbvs	r6, [r2, #-368]!
    1fcc:	1e3e0034 	mrcne	0, 1, r0, cr14, cr4, {1}
    1fd0:	49540000 	ldmdbmi	r4, {}^
    1fd4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1fd8:	31434974 	cmpcc	r3, r4, ror r9
    1fdc:	73657250 	cmnvc	r5, #5	; 0x5
    1fe0:	656c6163 	strbvs	r6, [ip, #-355]!
    1fe4:	1e620072 	mcrne	0, 3, r0, cr2, cr2, {3}
    1fe8:	49540000 	ldmdbmi	r4, {}^
    1fec:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ff0:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    1ff4:	73657250 	cmnvc	r5, #5	; 0x5
    1ff8:	656c6163 	strbvs	r6, [ip, #-355]!
    1ffc:	1e840072 	mcrne	0, 4, r0, cr4, cr2, {3}
    2000:	49540000 	ldmdbmi	r4, {}^
    2004:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2008:	33434974 	movtcc	r4, #14708	; 0x3974
    200c:	73657250 	cmnvc	r5, #5	; 0x5
    2010:	656c6163 	strbvs	r6, [ip, #-355]!
    2014:	1ea80072 	mcrne	0, 5, r0, cr8, cr2, {3}
    2018:	49540000 	ldmdbmi	r4, {}^
    201c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2020:	34434974 	strbcc	r4, [r3], #-2420
    2024:	73657250 	cmnvc	r5, #5	; 0x5
    2028:	656c6163 	strbvs	r6, [ip, #-355]!
    202c:	1eca0072 	mcrne	0, 6, r0, cr10, cr2, {3}
    2030:	49540000 	ldmdbmi	r4, {}^
    2034:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2038:	6f6c4374 	svcvs	0x006c4374
    203c:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    2040:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    2044:	01006e6f 	tsteq	r0, pc, ror #28
    2048:	5400001f 	strpl	r0, [r0], #-31
    204c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2050:	61437465 	cmpvs	r3, r5, ror #8
    2054:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2058:	2e003165 	adfcssz	f3, f0, f5
    205c:	5400001f 	strpl	r0, [r0], #-31
    2060:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2064:	61437465 	cmpvs	r3, r5, ror #8
    2068:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    206c:	5b003265 	blpl	ea08 <__Stack_Size+0xe608>
    2070:	5400001f 	strpl	r0, [r0], #-31
    2074:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2078:	61437465 	cmpvs	r3, r5, ror #8
    207c:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2080:	88003365 	stmdahi	r0, {r0, r2, r5, r6, r8, r9, ip, sp}
    2084:	5400001f 	strpl	r0, [r0], #-31
    2088:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    208c:	61437465 	cmpvs	r3, r5, ror #8
    2090:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2094:	b5003465 	strlt	r3, [r0, #-1125]
    2098:	5400001f 	strpl	r0, [r0], #-31
    209c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20a0:	6f437465 	svcvs	0x00437465
    20a4:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    20a8:	1fe20072 	svcne	0x00e20072
    20ac:	49540000 	ldmdbmi	r4, {}^
    20b0:	65475f4d 	strbvs	r5, [r7, #-3917]
    20b4:	65725074 	ldrbvs	r5, [r2, #-116]!
    20b8:	6c616373 	stclvs	3, cr6, [r1], #-460
    20bc:	0f007265 	svceq	0x00007265
    20c0:	54000020 	strpl	r0, [r0], #-32
    20c4:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20c8:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    20cc:	74536761 	ldrbvc	r6, [r3], #-1889
    20d0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    20d4:	00205600 	eoreq	r5, r0, r0, lsl #12
    20d8:	4d495400 	cfstrdmi	mvd5, [r9]
    20dc:	656c435f 	strbvs	r4, [ip, #-863]!
    20e0:	6c467261 	sfmvs	f7, 2, [r6], {97}
    20e4:	8d006761 	stchi	7, cr6, [r0, #-388]
    20e8:	54000020 	strpl	r0, [r0], #-32
    20ec:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20f0:	54497465 	strbpl	r7, [r9], #-1125
    20f4:	74617453 	strbtvc	r7, [r1], #-1107
    20f8:	ec007375 	stc	3, cr7, [r0], {117}
    20fc:	54000020 	strpl	r0, [r0], #-32
    2100:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2104:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2108:	65505449 	ldrbvs	r5, [r0, #-1097]
    210c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2110:	74694267 	strbtvc	r4, [r9], #-615
    2114:	00212300 	eoreq	r2, r1, r0, lsl #6
    2118:	4d495400 	cfstrdmi	mvd5, [r9]
    211c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2120:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2124:	00000000 	andeq	r0, r0, r0
    2128:	0000025b 	andeq	r0, r0, fp, asr r2
    212c:	6cfb0002 	ldclvs	0, cr0, [fp], #8
    2130:	09500000 	ldmdbeq	r0, {}^
    2134:	02b60000 	adcseq	r0, r6, #0	; 0x0
    2138:	53550000 	cmppl	r5, #0	; 0x0
    213c:	5f545241 	svcpl	0x00545241
    2140:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2144:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2148:	e1007469 	tst	r0, r9, ror #8
    214c:	55000002 	strpl	r0, [r0, #-2]
    2150:	54524153 	ldrbpl	r4, [r2], #-339
    2154:	6f6c435f 	svcvs	0x006c435f
    2158:	6e496b63 	fnmacdvs	d22, d9, d19
    215c:	30007469 	andcc	r7, r0, r9, ror #8
    2160:	55000003 	strpl	r0, [r0, #-3]
    2164:	54524153 	ldrbpl	r4, [r2], #-339
    2168:	6f6c435f 	svcvs	0x006c435f
    216c:	74536b63 	ldrbvc	r6, [r3], #-2915
    2170:	74637572 	strbtvc	r7, [r3], #-1394
    2174:	74696e49 	strbtvc	r6, [r9], #-3657
    2178:	00035700 	andeq	r5, r3, r0, lsl #14
    217c:	41535500 	cmpmi	r3, r0, lsl #10
    2180:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2184:	8c00646d 	cfstrshi	mvf6, [r0], {109}
    2188:	55000003 	strpl	r0, [r0, #-3]
    218c:	54524153 	ldrbpl	r4, [r2], #-339
    2190:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2194:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2198:	040d0067 	streq	r0, [sp], #-103
    219c:	53550000 	cmppl	r5, #0	; 0x0
    21a0:	5f545241 	svcpl	0x00545241
    21a4:	43414d44 	movtmi	r4, #7492	; 0x1d44
    21a8:	5000646d 	andpl	r6, r0, sp, ror #8
    21ac:	55000004 	strpl	r0, [r0, #-4]
    21b0:	54524153 	ldrbpl	r4, [r2], #-339
    21b4:	7465535f 	strbtvc	r5, [r5], #-863
    21b8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    21bc:	00737365 	rsbseq	r7, r3, r5, ror #6
    21c0:	00000485 	andeq	r0, r0, r5, lsl #9
    21c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    21c8:	61575f54 	cmpvs	r7, r4, asr pc
    21cc:	7055656b 	subsvc	r6, r5, fp, ror #10
    21d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21d4:	bc006769 	stclt	7, cr6, [r0], {105}
    21d8:	55000004 	strpl	r0, [r0, #-4]
    21dc:	54524153 	ldrbpl	r4, [r2], #-339
    21e0:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    21e4:	65766965 	ldrbvs	r6, [r6, #-2405]!
    21e8:	6b615772 	blvs	1857fb8 <__Stack_Size+0x1857bb8>
    21ec:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    21f0:	f100646d 	undefined instruction 0xf100646d
    21f4:	55000004 	strpl	r0, [r0, #-4]
    21f8:	54524153 	ldrbpl	r4, [r2], #-339
    21fc:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2200:	61657242 	cmnvs	r5, r2, asr #4
    2204:	7465446b 	strbtvc	r4, [r5], #-1131
    2208:	4c746365 	ldclmi	3, cr6, [r4], #-404
    220c:	74676e65 	strbtvc	r6, [r7], #-3685
    2210:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    2214:	00676966 	rsbeq	r6, r7, r6, ror #18
    2218:	00000528 	andeq	r0, r0, r8, lsr #10
    221c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2220:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2224:	646d434e 	strbtvs	r4, [sp], #-846
    2228:	00055d00 	andeq	r5, r5, r0, lsl #26
    222c:	41535500 	cmpmi	r3, r0, lsl #10
    2230:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2234:	44646e65 	strbtmi	r6, [r4], #-3685
    2238:	00617461 	rsbeq	r7, r1, r1, ror #8
    223c:	00000594 	muleq	r0, r4, r5
    2240:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2244:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2248:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    224c:	74614465 	strbtvc	r4, [r1], #-1125
    2250:	05c10061 	strbeq	r0, [r1, #97]
    2254:	53550000 	cmppl	r5, #0	; 0x0
    2258:	5f545241 	svcpl	0x00545241
    225c:	646e6553 	strbtvs	r6, [lr], #-1363
    2260:	61657242 	cmnvs	r5, r2, asr #4
    2264:	05e8006b 	strbeq	r0, [r8, #107]!
    2268:	53550000 	cmppl	r5, #0	; 0x0
    226c:	5f545241 	svcpl	0x00545241
    2270:	47746553 	undefined
    2274:	64726175 	ldrbtvs	r6, [r2], #-373
    2278:	656d6954 	strbvs	r6, [sp, #-2388]!
    227c:	00061d00 	andeq	r1, r6, r0, lsl #26
    2280:	41535500 	cmpmi	r3, r0, lsl #10
    2284:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2288:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    228c:	61637365 	cmnvs	r3, r5, ror #6
    2290:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2294:	00000652 	andeq	r0, r0, r2, asr r6
    2298:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    229c:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    22a0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    22a4:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    22a8:	8700646d 	strhi	r6, [r0, -sp, ror #8]
    22ac:	55000006 	strpl	r0, [r0, #-6]
    22b0:	54524153 	ldrbpl	r4, [r2], #-339
    22b4:	616d535f 	cmnvs	sp, pc, asr r3
    22b8:	61437472 	cmpvs	r3, r2, ror r4
    22bc:	414e6472 	cmpmi	lr, r2, ror r4
    22c0:	6d434b43 	vstrvs	d20, [r3, #-268]
    22c4:	06bc0064 	ldrteq	r0, [ip], r4, rrx
    22c8:	53550000 	cmppl	r5, #0	; 0x0
    22cc:	5f545241 	svcpl	0x00545241
    22d0:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    22d4:	6c707544 	cfldr64vs	mvdx7, [r0], #-272
    22d8:	6d437865 	stclvs	8, cr7, [r3, #-404]
    22dc:	06f10064 	ldrbteq	r0, [r1], r4, rrx
    22e0:	53550000 	cmppl	r5, #0	; 0x0
    22e4:	5f545241 	svcpl	0x00545241
    22e8:	41447249 	cmpmi	r4, r9, asr #4
    22ec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22f0:	28006769 	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    22f4:	55000007 	strpl	r0, [r0, #-7]
    22f8:	54524153 	ldrbpl	r4, [r2], #-339
    22fc:	4472495f 	ldrbtmi	r4, [r2], #-2399
    2300:	646d4341 	strbtvs	r4, [sp], #-833
    2304:	00075d00 	andeq	r5, r7, r0, lsl #26
    2308:	41535500 	cmpmi	r3, r0, lsl #10
    230c:	475f5452 	undefined
    2310:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2314:	74536761 	ldrbvc	r6, [r3], #-1889
    2318:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    231c:	0007a400 	andeq	sl, r7, r0, lsl #8
    2320:	41535500 	cmpmi	r3, r0, lsl #10
    2324:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2328:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    232c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2330:	0007db00 	andeq	sp, r7, r0, lsl #22
    2334:	41535500 	cmpmi	r3, r0, lsl #10
    2338:	475f5452 	undefined
    233c:	54497465 	strbpl	r7, [r9], #-1125
    2340:	74617453 	strbtvc	r7, [r1], #-1107
    2344:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    2348:	55000008 	strpl	r0, [r0, #-8]
    234c:	54524153 	ldrbpl	r4, [r2], #-339
    2350:	656c435f 	strbvs	r4, [ip, #-863]!
    2354:	54497261 	strbpl	r7, [r9], #-609
    2358:	646e6550 	strbtvs	r6, [lr], #-1360
    235c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2360:	a1007469 	tstge	r0, r9, ror #8
    2364:	55000008 	strpl	r0, [r0, #-8]
    2368:	54524153 	ldrbpl	r4, [r2], #-339
    236c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2370:	092a0074 	stmdbeq	sl!, {r2, r4, r5, r6}
    2374:	53550000 	cmppl	r5, #0	; 0x0
    2378:	5f545241 	svcpl	0x00545241
    237c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2380:	00007469 	andeq	r7, r0, r9, ror #8
    2384:	31000000 	tstcc	r0, r0
    2388:	02000000 	andeq	r0, r0, #0	; 0x0
    238c:	0076dc00 	rsbseq	sp, r6, r0, lsl #24
    2390:	00010600 	andeq	r0, r1, r0, lsl #12
    2394:	00005200 	andeq	r5, r0, r0, lsl #4
    2398:	73655200 	cmnvc	r5, #0	; 0x0
    239c:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
    23a0:	6c646e61 	stclvs	14, cr6, [r4], #-388
    23a4:	ee007265 	cdp	2, 0, cr7, cr0, cr5, {3}
    23a8:	67000000 	strvs	r0, [r0, -r0]
    23ac:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    23b0:	74636556 	strbtvc	r6, [r3], #-1366
    23b4:	0073726f 	rsbseq	r7, r3, pc, ror #4
    23b8:	00000000 	andeq	r0, r0, r0
    23bc:	00000019 	andeq	r0, r0, r9, lsl r0
    23c0:	77e20002 	strbvc	r0, [r2, r2]!
    23c4:	00c50000 	sbceq	r0, r5, r0
    23c8:	009c0000 	addseq	r0, ip, r0
    23cc:	74610000 	strbtvc	r0, [r1]
    23d0:	74697865 	strbtvc	r7, [r9], #-2149
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	00001700 	andeq	r1, r0, r0, lsl #14
    23dc:	a7000200 	strge	r0, [r0, -r0, lsl #4]
    23e0:	3a000078 	bcc	25c8 <__Stack_Size+0x21c8>
    23e4:	ff000009 	undefined instruction 0xff000009
    23e8:	65000008 	strvs	r0, [r0, #-8]
    23ec:	00746978 	rsbseq	r6, r4, r8, ror r9
    23f0:	00000000 	andeq	r0, r0, r0
    23f4:	00000035 	andeq	r0, r0, r5, lsr r0
    23f8:	81e10002 	mvnhi	r0, r2
    23fc:	093a0000 	ldmdbeq	sl!, {}
    2400:	09100000 	ldmdbeq	r0, {}
    2404:	695f0000 	ldmdbvs	pc, {}^
    2408:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    240c:	74705f65 	ldrbtvc	r5, [r0], #-3941
    2410:	09220072 	stmdbeq	r2!, {r1, r4, r5, r6}
    2414:	675f0000 	ldrbvs	r0, [pc, -r0]
    2418:	61626f6c 	cmnvs	r2, ip, ror #30
    241c:	6d695f6c 	stclvs	15, cr5, [r9, #-432]!
    2420:	65727570 	ldrbvs	r7, [r2, #-1392]!
    2424:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    2428:	00000000 	andeq	r0, r0, r0
    242c:	00003a00 	andeq	r3, r0, r0, lsl #20
    2430:	1b000200 	blne	2c38 <__Stack_Size+0x2838>
    2434:	4600008b 	strmi	r0, [r0], -fp, lsl #1
    2438:	80000001 	andhi	r0, r0, r1
    243c:	5f000000 	svcpl	0x00000000
    2440:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2444:	69665f63 	stmdbvs	r6!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    2448:	615f696e 	cmpvs	pc, lr, ror #18
    244c:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    2450:	0000b200 	andeq	fp, r0, r0, lsl #4
    2454:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    2458:	5f636269 	svcpl	0x00636269
    245c:	74696e69 	strbtvc	r6, [r9], #-3689
    2460:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    2464:	00007961 	andeq	r7, r0, r1, ror #18
    2468:	19000000 	stmdbne	r0, {}
    246c:	02000000 	andeq	r0, r0, #0	; 0x0
    2470:	008c6100 	addeq	r6, ip, r0, lsl #2
    2474:	00011300 	andeq	r1, r1, r0, lsl #6
    2478:	00008800 	andeq	r8, r0, r0, lsl #16
    247c:	6d656d00 	stclvs	13, cr6, [r5]
    2480:	00746573 	rsbseq	r6, r4, r3, ror r5
    2484:	00000000 	andeq	r0, r0, r0
    2488:	00000026 	andeq	r0, r0, r6, lsr #32
    248c:	8d740002 	ldclhi	0, cr0, [r4, #-8]!
    2490:	09a50000 	stmibeq	r5!, {}
    2494:	091e0000 	ldmdbeq	lr, {}
    2498:	5f5f0000 	svcpl	0x005f0000
    249c:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    24a0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    24a4:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    24a8:	6f727074 	svcvs	0x00727074
    24ac:	00000063 	andeq	r0, r0, r3, rrx
    24b0:	00230000 	eoreq	r0, r3, r0
    24b4:	00020000 	andeq	r0, r2, r0
    24b8:	00009719 	andeq	r9, r0, r9, lsl r7
    24bc:	000009b2 	strheq	r0, [r0], -r2
    24c0:	000008ff 	strdeq	r0, [r0], -pc
    24c4:	61635f5f 	cmnvs	r3, pc, asr pc
    24c8:	655f6c6c 	ldrbvs	r6, [pc, #-3180]	; 1864 <__Stack_Size+0x1464>
    24cc:	70746978 	rsbsvc	r6, r4, r8, ror r9
    24d0:	73636f72 	cmnvc	r3, #456	; 0x1c8
    24d4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0004f980 	andeq	pc, r4, r0, lsl #19
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	023e0100 	eorseq	r0, lr, #0	; 0x0
      e4:	00500000 	subseq	r0, r0, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	33080800 	movwcc	r0, #34816	; 0x8800
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	00300705 	eorseq	r0, r0, r5, lsl #14
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	46050202 	strmi	r0, [r5], -r2, lsl #4
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	01170601 	tsteq	r7, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	00003081 	andeq	r3, r0, r1, lsl #1
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	01920702 	orrseq	r0, r2, r2, lsl #14
     138:	75030000 	strvc	r0, [r3]
     13c:	29020038 	stmdbcs	r2, {r3, r4, r5}
     140:	00000073 	andeq	r0, r0, r3, ror r0
     144:	15080102 	strne	r0, [r8, #-258]
     148:	04000001 	streq	r0, [r0], #-1
     14c:	00000050 	andeq	r0, r0, r0, asr r0
     150:	00006204 	andeq	r6, r0, r4, lsl #4
     154:	02010500 	andeq	r0, r1, #0	; 0x0
     158:	00009939 	andeq	r9, r0, r9, lsr r9
     15c:	15a70600 	strne	r0, [r7, #1536]!
     160:	07000000 	streq	r0, [r0, -r0]
     164:	00544553 	subseq	r4, r4, r3, asr r5
     168:	04080001 	streq	r0, [r8], #-1
     16c:	031c0907 	tsteq	ip, #114688	; 0x1c000
     170:	010f014f 	tsteq	pc, pc, asr #2
     174:	430a0000 	movwmi	r0, #40960	; 0xa000
     178:	03004c52 	movweq	r4, #3154	; 0xc52
     17c:	007a0150 	rsbseq	r0, sl, r0, asr r1
     180:	23020000 	movwcs	r0, #8192	; 0x2000
     184:	52430a00 	subpl	r0, r3, #0	; 0x0
     188:	51030048 	tstpl	r3, r8, asr #32
     18c:	00007a01 	andeq	r7, r0, r1, lsl #20
     190:	04230200 	strteq	r0, [r3], #-512
     194:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     198:	01520300 	cmpeq	r2, r0, lsl #6
     19c:	0000007a 	andeq	r0, r0, sl, ror r0
     1a0:	0a082302 	beq	208db0 <__Stack_Size+0x2089b0>
     1a4:	0052444f 	subseq	r4, r2, pc, asr #8
     1a8:	7a015303 	bvc	54dbc <__Stack_Size+0x549bc>
     1ac:	02000000 	andeq	r0, r0, #0	; 0x0
     1b0:	da0b0c23 	ble	2c3244 <__Stack_Size+0x2c2e44>
     1b4:	03000000 	movweq	r0, #0	; 0x0
     1b8:	007a0154 	rsbseq	r0, sl, r4, asr r1
     1bc:	23020000 	movwcs	r0, #8192	; 0x2000
     1c0:	52420a10 	subpl	r0, r2, #65536	; 0x10000
     1c4:	55030052 	strpl	r0, [r3, #-82]
     1c8:	00007a01 	andeq	r7, r0, r1, lsl #20
     1cc:	14230200 	strtne	r0, [r3], #-512
     1d0:	00024d0b 	andeq	r4, r2, fp, lsl #26
     1d4:	01560300 	cmpeq	r6, r0, lsl #6
     1d8:	0000007a 	andeq	r0, r0, sl, ror r0
     1dc:	00182302 	andseq	r2, r8, r2, lsl #6
     1e0:	0c035009 	stceq	0, cr5, [r3], {9}
     1e4:	00037002 	andeq	r7, r3, r2
     1e8:	52430a00 	subpl	r0, r3, #0	; 0x0
     1ec:	0d030031 	stceq	0, cr0, [r3, #-196]
     1f0:	00007f02 	andeq	r7, r0, r2, lsl #30
     1f4:	00230200 	eoreq	r0, r3, r0, lsl #4
     1f8:	0001cf0b 	andeq	ip, r1, fp, lsl #30
     1fc:	020e0300 	andeq	r0, lr, #0	; 0x0
     200:	00000057 	andeq	r0, r0, r7, asr r0
     204:	0a022302 	beq	88e14 <__Stack_Size+0x88a14>
     208:	00325243 	eorseq	r5, r2, r3, asr #4
     20c:	7f020f03 	svcvc	0x00020f03
     210:	02000000 	andeq	r0, r0, #0	; 0x0
     214:	d90b0423 	stmdble	fp, {r0, r1, r5, sl}
     218:	03000001 	movweq	r0, #1	; 0x1
     21c:	00570210 	subseq	r0, r7, r0, lsl r2
     220:	23020000 	movwcs	r0, #8192	; 0x2000
     224:	01100b06 	tsteq	r0, r6, lsl #22
     228:	11030000 	tstne	r3, r0
     22c:	00007f02 	andeq	r7, r0, r2, lsl #30
     230:	08230200 	stmdaeq	r3!, {r9}
     234:	0000950b 	andeq	r9, r0, fp, lsl #10
     238:	02120300 	andseq	r0, r2, #0	; 0x0
     23c:	00000057 	andeq	r0, r0, r7, asr r0
     240:	0b0a2302 	bleq	288e50 <__Stack_Size+0x288a50>
     244:	0000018d 	andeq	r0, r0, sp, lsl #3
     248:	7f021303 	svcvc	0x00021303
     24c:	02000000 	andeq	r0, r0, #0	; 0x0
     250:	e30b0c23 	movw	r0, #48163	; 0xbc23
     254:	03000001 	movweq	r0, #1	; 0x1
     258:	00570214 	subseq	r0, r7, r4, lsl r2
     25c:	23020000 	movwcs	r0, #8192	; 0x2000
     260:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
     264:	02150300 	andseq	r0, r5, #0	; 0x0
     268:	0000007f 	andeq	r0, r0, pc, ror r0
     26c:	0b102302 	bleq	408e7c <__Stack_Size+0x408a7c>
     270:	0000009f 	muleq	r0, pc, r0
     274:	57021603 	strpl	r1, [r2, -r3, lsl #12]
     278:	02000000 	andeq	r0, r0, #0	; 0x0
     27c:	450a1223 	strmi	r1, [sl, #-547]
     280:	03005247 	movweq	r5, #583	; 0x247
     284:	007f0217 	rsbseq	r0, pc, r7, lsl r2
     288:	23020000 	movwcs	r0, #8192	; 0x2000
     28c:	01fa0b14 	mvnseq	r0, r4, lsl fp
     290:	18030000 	stmdane	r3, {}
     294:	00005702 	andeq	r5, r0, r2, lsl #14
     298:	16230200 	strtne	r0, [r3], -r0, lsl #4
     29c:	0000270b 	andeq	r2, r0, fp, lsl #14
     2a0:	02190300 	andseq	r0, r9, #0	; 0x0
     2a4:	0000007f 	andeq	r0, r0, pc, ror r0
     2a8:	0b182302 	bleq	608eb8 <__Stack_Size+0x608ab8>
     2ac:	00000204 	andeq	r0, r0, r4, lsl #4
     2b0:	57021a03 	strpl	r1, [r2, -r3, lsl #20]
     2b4:	02000000 	andeq	r0, r0, #0	; 0x0
     2b8:	2d0b1a23 	fstscs	s2, [fp, #-140]
     2bc:	03000000 	movweq	r0, #0	; 0x0
     2c0:	007f021b 	rsbseq	r0, pc, fp, lsl r2
     2c4:	23020000 	movwcs	r0, #8192	; 0x2000
     2c8:	020e0b1c 	andeq	r0, lr, #28672	; 0x7000
     2cc:	1c030000 	stcne	0, cr0, [r3], {0}
     2d0:	00005702 	andeq	r5, r0, r2, lsl #14
     2d4:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     2d8:	00000c0b 	andeq	r0, r0, fp, lsl #24
     2dc:	021d0300 	andseq	r0, sp, #0	; 0x0
     2e0:	0000007f 	andeq	r0, r0, pc, ror r0
     2e4:	0b202302 	bleq	808ef4 <__Stack_Size+0x808af4>
     2e8:	00000218 	andeq	r0, r0, r8, lsl r2
     2ec:	57021e03 	strpl	r1, [r2, -r3, lsl #28]
     2f0:	02000000 	andeq	r0, r0, #0	; 0x0
     2f4:	430a2223 	movwmi	r2, #41507	; 0xa223
     2f8:	0300544e 	movweq	r5, #1102	; 0x44e
     2fc:	007f021f 	rsbseq	r0, pc, pc, lsl r2
     300:	23020000 	movwcs	r0, #8192	; 0x2000
     304:	02220b24 	eoreq	r0, r2, #36864	; 0x9000
     308:	20030000 	andcs	r0, r3, r0
     30c:	00005702 	andeq	r5, r0, r2, lsl #14
     310:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     314:	4353500a 	cmpmi	r3, #10	; 0xa
     318:	02210300 	eoreq	r0, r1, #0	; 0x0
     31c:	0000007f 	andeq	r0, r0, pc, ror r0
     320:	0b282302 	bleq	a08f30 <__Stack_Size+0xa08b30>
     324:	000000df 	ldrdeq	r0, [r0], -pc
     328:	57022203 	strpl	r2, [r2, -r3, lsl #4]
     32c:	02000000 	andeq	r0, r0, #0	; 0x0
     330:	410a2a23 	tstmi	sl, r3, lsr #20
     334:	03005252 	movweq	r5, #594	; 0x252
     338:	007f0223 	rsbseq	r0, pc, r3, lsr #4
     33c:	23020000 	movwcs	r0, #8192	; 0x2000
     340:	012f0b2c 	teqeq	pc, ip, lsr #22
     344:	24030000 	strcs	r0, [r3]
     348:	00005702 	andeq	r5, r0, r2, lsl #14
     34c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     350:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
     354:	02250300 	eoreq	r0, r5, #0	; 0x0
     358:	0000007f 	andeq	r0, r0, pc, ror r0
     35c:	0b302302 	bleq	c08f6c <__Stack_Size+0xc08b6c>
     360:	0000013a 	andeq	r0, r0, sl, lsr r1
     364:	57022603 	strpl	r2, [r2, -r3, lsl #12]
     368:	02000000 	andeq	r0, r0, #0	; 0x0
     36c:	bb0b3223 	bllt	2ccc00 <__Stack_Size+0x2cc800>
     370:	03000000 	movweq	r0, #0	; 0x0
     374:	007f0227 	rsbseq	r0, pc, r7, lsr #4
     378:	23020000 	movwcs	r0, #8192	; 0x2000
     37c:	01450b34 	cmpeq	r5, r4, lsr fp
     380:	28030000 	stmdacs	r3, {}
     384:	00005702 	andeq	r5, r0, r2, lsl #14
     388:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     38c:	0000c00b 	andeq	ip, r0, fp
     390:	02290300 	eoreq	r0, r9, #0	; 0x0
     394:	0000007f 	andeq	r0, r0, pc, ror r0
     398:	0b382302 	bleq	e08fa8 <__Stack_Size+0xe08ba8>
     39c:	00000150 	andeq	r0, r0, r0, asr r1
     3a0:	57022a03 	strpl	r2, [r2, -r3, lsl #20]
     3a4:	02000000 	andeq	r0, r0, #0	; 0x0
     3a8:	c50b3a23 	strgt	r3, [fp, #-2595]
     3ac:	03000000 	movweq	r0, #0	; 0x0
     3b0:	007f022b 	rsbseq	r0, pc, fp, lsr #4
     3b4:	23020000 	movwcs	r0, #8192	; 0x2000
     3b8:	015b0b3c 	cmpeq	fp, ip, lsr fp
     3bc:	2c030000 	stccs	0, cr0, [r3], {0}
     3c0:	00005702 	andeq	r5, r0, r2, lsl #14
     3c4:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     3c8:	0000ca0b 	andeq	ip, r0, fp, lsl #20
     3cc:	022d0300 	eoreq	r0, sp, #0	; 0x0
     3d0:	0000007f 	andeq	r0, r0, pc, ror r0
     3d4:	0b402302 	bleq	1008fe4 <__Stack_Size+0x1008be4>
     3d8:	00000166 	andeq	r0, r0, r6, ror #2
     3dc:	57022e03 	strpl	r2, [r2, -r3, lsl #28]
     3e0:	02000000 	andeq	r0, r0, #0	; 0x0
     3e4:	a50b4223 	strge	r4, [fp, #-547]
     3e8:	03000001 	movweq	r0, #1	; 0x1
     3ec:	007f022f 	rsbseq	r0, pc, pc, lsr #4
     3f0:	23020000 	movwcs	r0, #8192	; 0x2000
     3f4:	00cf0b44 	sbceq	r0, pc, r4, asr #22
     3f8:	30030000 	andcc	r0, r3, r0
     3fc:	00005702 	andeq	r5, r0, r2, lsl #14
     400:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     404:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
     408:	02310300 	eorseq	r0, r1, #0	; 0x0
     40c:	0000007f 	andeq	r0, r0, pc, ror r0
     410:	0b482302 	bleq	1209020 <__Stack_Size+0x1208c20>
     414:	00000171 	andeq	r0, r0, r1, ror r1
     418:	57023203 	strpl	r3, [r2, -r3, lsl #4]
     41c:	02000000 	andeq	r0, r0, #0	; 0x0
     420:	390b4a23 	stmdbcc	fp, {r0, r1, r5, r9, fp, lr}
     424:	03000002 	movweq	r0, #2	; 0x2
     428:	007f0233 	rsbseq	r0, pc, r3, lsr r2
     42c:	23020000 	movwcs	r0, #8192	; 0x2000
     430:	017c0b4c 	cmneq	ip, ip, asr #22
     434:	34030000 	strcc	r0, [r3]
     438:	00005702 	andeq	r5, r0, r2, lsl #14
     43c:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     440:	2c010c00 	stccs	12, cr0, [r1], {0}
     444:	01000002 	tsteq	r0, r2
     448:	0d010100 	stfeqs	f0, [r1]
     44c:	0000a901 	andeq	sl, r0, r1, lsl #18
     450:	01fb0100 	mvnseq	r0, r0, lsl #2
     454:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
     458:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
     45c:	700e5d01 	andvc	r5, lr, r1, lsl #26
     460:	48000003 	stmdami	r0, {r0, r1}
     464:	68080031 	stmdavs	r8, {r0, r4, r5}
     468:	01080031 	tsteq	r8, r1, lsr r0
     46c:	ea010f5d 	b	441e8 <__Stack_Size+0x43de8>
     470:	01000000 	tsteq	r0, r0
     474:	003168d2 	ldrsbteq	r6, [r1], -r2
     478:	00321008 	eorseq	r1, r2, r8
     47c:	00000008 	andeq	r0, r0, r8
     480:	41011000 	tstmi	r1, r0
     484:	01000000 	tsteq	r0, r0
     488:	040d0131 	streq	r0, [sp], #-305
     48c:	32100000 	andscc	r0, r0, #0	; 0x0
     490:	33080800 	movwcc	r0, #34816	; 0x8800
     494:	002b0800 	eoreq	r0, fp, r0, lsl #16
     498:	040d0000 	streq	r0, [sp]
     49c:	69110000 	ldmdbvs	r1, {}
     4a0:	2c320100 	ldfcss	f0, [r2]
     4a4:	56000000 	strpl	r0, [r0], -r0
     4a8:	12000000 	andne	r0, r0, #0	; 0x0
     4ac:	000001b9 	strheq	r0, [r0], -r9
     4b0:	00573301 	subseq	r3, r7, r1, lsl #6
     4b4:	6a130000 	bvs	4c04bc <__Stack_Size+0x4c00bc>
     4b8:	57330100 	ldrpl	r0, [r3, -r0, lsl #2]!
     4bc:	14000000 	strne	r0, [r0]
     4c0:	00000370 	andeq	r0, r0, r0, ror r3
     4c4:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     4c8:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
     4cc:	70144f01 	andsvc	r4, r4, r1, lsl #30
     4d0:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
     4d4:	d6080032 	undefined
     4d8:	01080032 	tsteq	r8, r2, lsr r0
     4dc:	04150064 	ldreq	r0, [r5], #-100
     4e0:	746e6905 	strbtvc	r6, [lr], #-2309
     4e4:	00331600 	eorseq	r1, r3, r0, lsl #12
     4e8:	1a040000 	bne	1004f0 <__Stack_Size+0x1000f0>
     4ec:	0000007a 	andeq	r0, r0, sl, ror r0
     4f0:	73170101 	tstvc	r7, #1073741824	; 0x40000000
     4f4:	31000000 	tstcc	r0, r0
     4f8:	18000004 	stmdane	r0, {r2}
     4fc:	00000099 	muleq	r0, r9, r0
     500:	f516000e 	undefined instruction 0xf516000e
     504:	05000000 	streq	r0, [r0]
     508:	00043e14 	andeq	r3, r4, r4, lsl lr
     50c:	04010100 	streq	r0, [r1], #-256
     510:	00000421 	andeq	r0, r0, r1, lsr #8
     514:	0001ed19 	andeq	lr, r1, r9, lsl sp
     518:	45200100 	strmi	r0, [r0, #-256]!
     51c:	01000000 	tsteq	r0, r0
     520:	00000305 	andeq	r0, r0, r5, lsl #6
     524:	04192000 	ldreq	r2, [r9]
     528:	01000001 	tsteq	r0, r1
     52c:	00004521 	andeq	r4, r0, r1, lsr #10
     530:	03050100 	movweq	r0, #20736	; 0x5100
     534:	20000004 	andcs	r0, r0, r4
     538:	00005717 	andeq	r5, r0, r7, lsl r7
     53c:	00047700 	andeq	r7, r4, r0, lsl #14
     540:	00991800 	addseq	r1, r9, r0, lsl #16
     544:	00310000 	eorseq	r0, r1, r0
     548:	0001c419 	andeq	ip, r1, r9, lsl r4
     54c:	67220100 	strvs	r0, [r2, -r0, lsl #2]!
     550:	01000004 	tsteq	r0, r4
     554:	00160305 	andseq	r0, r6, r5, lsl #6
     558:	11192000 	tstne	r9, r0
     55c:	01000000 	tsteq	r0, r0
     560:	00005723 	andeq	r5, r0, r3, lsr #14
     564:	03050100 	movweq	r0, #20736	; 0x5100
     568:	20000010 	andcs	r0, r0, r0, lsl r0
     56c:	00002219 	andeq	r2, r0, r9, lsl r2
     570:	57240100 	strpl	r0, [r4, -r0, lsl #2]!
     574:	01000000 	tsteq	r0, r0
     578:	00120305 	andseq	r0, r2, r5, lsl #6
     57c:	23192000 	tstcs	r9, #0	; 0x0
     580:	01000001 	tsteq	r0, r1
     584:	00006925 	andeq	r6, r0, r5, lsr #18
     588:	03050100 	movweq	r0, #20736	; 0x5100
     58c:	2000007a 	andcs	r0, r0, sl, ror r0
     590:	0001aa19 	andeq	sl, r1, r9, lsl sl
     594:	69250100 	stmdbvs	r5!, {r8}
     598:	01000000 	tsteq	r0, r0
     59c:	00140305 	andseq	r0, r4, r5, lsl #6
     5a0:	79192000 	ldmdbvc	r9, {sp}
     5a4:	01000033 	tsteq	r0, r3, lsr r0
     5a8:	00007f26 	andeq	r7, r0, r6, lsr #30
     5ac:	03050100 	movweq	r0, #20736	; 0x5100
     5b0:	20000008 	andcs	r0, r0, r8
     5b4:	00018719 	andeq	r8, r1, r9, lsl r7
     5b8:	f5270100 	undefined instruction 0xf5270100
     5bc:	01000004 	tsteq	r0, r4
     5c0:	000c0305 	andeq	r0, ip, r5, lsl #6
     5c4:	04022000 	streq	r2, [r2]
     5c8:	0000b504 	andeq	fp, r0, r4, lsl #10
     5cc:	05a80000 	streq	r0, [r8]!
     5d0:	00020000 	andeq	r0, r2, r0
     5d4:	00000180 	andeq	r0, r0, r0, lsl #3
     5d8:	00000104 	andeq	r0, r0, r4, lsl #2
     5dc:	65010000 	strvs	r0, [r1]
     5e0:	50000002 	andpl	r0, r0, r2
     5e4:	08000000 	stmdaeq	r0, {}
     5e8:	3c080033 	stccc	0, cr0, [r8], {51}
     5ec:	dc080034 	stcle	0, cr0, [r8], {52}
     5f0:	02000001 	andeq	r0, r0, #1	; 0x1
     5f4:	30070504 	andcc	r0, r7, r4, lsl #10
     5f8:	02020000 	andeq	r0, r2, #0	; 0x0
     5fc:	00004605 	andeq	r4, r0, r5, lsl #12
     600:	06010200 	streq	r0, [r1], -r0, lsl #4
     604:	00000117 	andeq	r0, r0, r7, lsl r1
     608:	81070402 	tsthi	r7, r2, lsl #8
     60c:	02000030 	andeq	r0, r0, #48	; 0x30
     610:	01920702 	orrseq	r0, r2, r2, lsl #14
     614:	01020000 	tsteq	r2, r0
     618:	00011508 	andeq	r1, r1, r8, lsl #10
     61c:	07040300 	streq	r0, [r4, -r0, lsl #6]
     620:	068b0104 	streq	r0, [fp], r4, lsl #2
     624:	25010000 	strcs	r0, [r1]
     628:	00330801 	eorseq	r0, r3, r1, lsl #16
     62c:	00330a08 	eorseq	r0, r3, r8, lsl #20
     630:	045d0108 	ldrbeq	r0, [sp], #-264
     634:	00054a01 	andeq	r4, r5, r1, lsl #20
     638:	01300100 	teqeq	r0, r0, lsl #2
     63c:	0800330c 	stmdaeq	r0, {r2, r3, r8, r9, ip, sp}
     640:	0800330e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip, sp}
     644:	01045d01 	tsteq	r4, r1, lsl #26
     648:	0000076c 	andeq	r0, r0, ip, ror #14
     64c:	10013f01 	andne	r3, r1, r1, lsl #30
     650:	12080033 	andne	r0, r8, #51	; 0x33
     654:	01080033 	tsteq	r8, r3, lsr r0
     658:	6801045d 	stmdavs	r1, {r0, r2, r3, r4, r6, sl}
     65c:	01000003 	tsteq	r0, r3
     660:	3314014e 	tstcc	r4, #-2147483629	; 0x80000013
     664:	33160800 	tstcc	r6, #0	; 0x0
     668:	5d010800 	stcpl	8, cr0, [r1]
     66c:	02a80104 	adceq	r0, r8, #1	; 0x1
     670:	5d010000 	stcpl	0, cr0, [r1]
     674:	00331801 	eorseq	r1, r3, r1, lsl #16
     678:	00331a08 	eorseq	r1, r3, r8, lsl #20
     67c:	045d0108 	ldrbeq	r0, [sp], #-264
     680:	00064901 	andeq	r4, r6, r1, lsl #18
     684:	016c0100 	cmneq	ip, r0, lsl #2
     688:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
     68c:	0800331e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, ip, sp}
     690:	01045d01 	tsteq	r4, r1, lsl #26
     694:	000004cc 	andeq	r0, r0, ip, asr #9
     698:	20017701 	andcs	r7, r1, r1, lsl #14
     69c:	22080033 	andcs	r0, r8, #51	; 0x33
     6a0:	01080033 	tsteq	r8, r3, lsr r0
     6a4:	8301045d 	movwhi	r0, #5213	; 0x145d
     6a8:	01000006 	tsteq	r0, r6
     6ac:	33240182 	teqcc	r4, #-2147483616	; 0x80000020
     6b0:	33260800 	teqcc	r6, #0	; 0x0
     6b4:	5d010800 	stcpl	8, cr0, [r1]
     6b8:	05980104 	ldreq	r0, [r8, #260]
     6bc:	99010000 	stmdbls	r1, {}
     6c0:	00332801 	eorseq	r2, r3, r1, lsl #16
     6c4:	00332a08 	eorseq	r2, r3, r8, lsl #20
     6c8:	045d0108 	ldrbeq	r0, [sp], #-264
     6cc:	0003b301 	andeq	fp, r3, r1, lsl #6
     6d0:	01a40100 	undefined instruction 0x01a40100
     6d4:	0800332c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip, sp}
     6d8:	0800332e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, ip, sp}
     6dc:	01045d01 	tsteq	r4, r1, lsl #26
     6e0:	000005a8 	andeq	r0, r0, r8, lsr #11
     6e4:	3001af01 	andcc	sl, r1, r1, lsl #30
     6e8:	32080033 	andcc	r0, r8, #51	; 0x33
     6ec:	01080033 	tsteq	r8, r3, lsr r0
     6f0:	e501045d 	str	r0, [r1, #-1117]
     6f4:	01000002 	tsteq	r0, r2
     6f8:	333401ba 	teqcc	r4, #-2147483602	; 0x8000002e
     6fc:	33360800 	teqcc	r6, #0	; 0x0
     700:	5d010800 	stcpl	8, cr0, [r1]
     704:	05e10104 	strbeq	r0, [r1, #260]!
     708:	c5010000 	strgt	r0, [r1]
     70c:	00333801 	eorseq	r3, r3, r1, lsl #16
     710:	00333a08 	eorseq	r3, r3, r8, lsl #20
     714:	045d0108 	ldrbeq	r0, [sp], #-264
     718:	00055d01 	andeq	r5, r5, r1, lsl #26
     71c:	01d00100 	bicseq	r0, r0, r0, lsl #2
     720:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     724:	0800333e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, ip, sp}
     728:	01045d01 	tsteq	r4, r1, lsl #26
     72c:	000006e8 	andeq	r0, r0, r8, ror #13
     730:	4001db01 	andmi	sp, r1, r1, lsl #22
     734:	42080033 	andmi	r0, r8, #51	; 0x33
     738:	01080033 	tsteq	r8, r3, lsr r0
     73c:	4e01045d 	cfmvsrmi	mvf1, r0
     740:	01000004 	tsteq	r0, r4
     744:	334401e6 	movtcc	r0, #16870	; 0x41e6
     748:	33460800 	movtcc	r0, #26624	; 0x6800
     74c:	5d010800 	stcpl	8, cr0, [r1]
     750:	04780104 	ldrbteq	r0, [r8], #-260
     754:	f1010000 	setend	le
     758:	00334801 	eorseq	r4, r3, r1, lsl #16
     75c:	00334a08 	eorseq	r4, r3, r8, lsl #20
     760:	045d0108 	ldrbeq	r0, [sp], #-264
     764:	0004d701 	andeq	sp, r4, r1, lsl #14
     768:	01fc0100 	mvnseq	r0, r0, lsl #2
     76c:	0800334c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, sp}
     770:	0800334e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, ip, sp}
     774:	01055d01 	tsteq	r5, r1, lsl #26
     778:	00000526 	andeq	r0, r0, r6, lsr #10
     77c:	01010701 	tsteq	r1, r1, lsl #14
     780:	08003350 	stmdaeq	r0, {r4, r6, r8, r9, ip, sp}
     784:	08003352 	stmdaeq	r0, {r1, r4, r6, r8, r9, ip, sp}
     788:	01055d01 	tsteq	r5, r1, lsl #26
     78c:	0000070e 	andeq	r0, r0, lr, lsl #14
     790:	01011201 	tsteq	r1, r1, lsl #4
     794:	08003354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip, sp}
     798:	08003356 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, ip, sp}
     79c:	01055d01 	tsteq	r5, r1, lsl #26
     7a0:	00000727 	andeq	r0, r0, r7, lsr #14
     7a4:	01011d01 	tsteq	r1, r1, lsl #26
     7a8:	08003358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip, sp}
     7ac:	0800335a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, ip, sp}
     7b0:	01055d01 	tsteq	r5, r1, lsl #26
     7b4:	00000753 	andeq	r0, r0, r3, asr r7
     7b8:	01012801 	tsteq	r1, r1, lsl #16
     7bc:	0800335c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip, sp}
     7c0:	0800335e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip, sp}
     7c4:	01055d01 	tsteq	r5, r1, lsl #26
     7c8:	000006bd 	strheq	r0, [r0], -sp
     7cc:	01013301 	tsteq	r1, r1, lsl #6
     7d0:	08003360 	stmdaeq	r0, {r5, r6, r8, r9, ip, sp}
     7d4:	08003362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip, sp}
     7d8:	01055d01 	tsteq	r5, r1, lsl #26
     7dc:	000002bc 	strheq	r0, [r0], -ip
     7e0:	01013e01 	tsteq	r1, r1, lsl #28
     7e4:	08003364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, sp}
     7e8:	08003366 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, ip, sp}
     7ec:	01055d01 	tsteq	r5, r1, lsl #26
     7f0:	0000056c 	andeq	r0, r0, ip, ror #10
     7f4:	01014901 	tsteq	r1, r1, lsl #18
     7f8:	08003368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip, sp}
     7fc:	0800336a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, ip, sp}
     800:	01055d01 	tsteq	r5, r1, lsl #26
     804:	00000489 	andeq	r0, r0, r9, lsl #9
     808:	01015401 	tsteq	r1, r1, lsl #8
     80c:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
     810:	0800336e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, ip, sp}
     814:	01055d01 	tsteq	r5, r1, lsl #26
     818:	000003e6 	andeq	r0, r0, r6, ror #7
     81c:	01016001 	tsteq	r1, r1
     820:	08003370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip, sp}
     824:	08003372 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, ip, sp}
     828:	01055d01 	tsteq	r5, r1, lsl #26
     82c:	0000038a 	andeq	r0, r0, sl, lsl #7
     830:	01016c01 	tsteq	r1, r1, lsl #24
     834:	08003374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, sp}
     838:	08003376 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, ip, sp}
     83c:	01055d01 	tsteq	r5, r1, lsl #26
     840:	000004b2 	strheq	r0, [r0], -r2
     844:	01017801 	tsteq	r1, r1, lsl #16
     848:	08003378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip, sp}
     84c:	0800337a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, ip, sp}
     850:	01055d01 	tsteq	r5, r1, lsl #26
     854:	00000513 	andeq	r0, r0, r3, lsl r5
     858:	01018301 	tsteq	r1, r1, lsl #6
     85c:	0800337c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, ip, sp}
     860:	0800337e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, ip, sp}
     864:	01055d01 	tsteq	r5, r1, lsl #26
     868:	00000740 	andeq	r0, r0, r0, asr #14
     86c:	01018e01 	tsteq	r1, r1, lsl #28
     870:	08003380 	stmdaeq	r0, {r7, r8, r9, ip, sp}
     874:	08003382 	stmdaeq	r0, {r1, r7, r8, r9, ip, sp}
     878:	01055d01 	tsteq	r5, r1, lsl #26
     87c:	000004e8 	andeq	r0, r0, r8, ror #9
     880:	01019901 	tsteq	r1, r1, lsl #18
     884:	08003384 	stmdaeq	r0, {r2, r7, r8, r9, ip, sp}
     888:	08003386 	stmdaeq	r0, {r1, r2, r7, r8, r9, ip, sp}
     88c:	01055d01 	tsteq	r5, r1, lsl #26
     890:	0000027c 	andeq	r0, r0, ip, ror r2
     894:	0101a401 	tsteq	r1, r1, lsl #8
     898:	08003388 	stmdaeq	r0, {r3, r7, r8, r9, ip, sp}
     89c:	0800338a 	stmdaeq	r0, {r1, r3, r7, r8, r9, ip, sp}
     8a0:	01055d01 	tsteq	r5, r1, lsl #26
     8a4:	00000537 	andeq	r0, r0, r7, lsr r5
     8a8:	0101b001 	tsteq	r1, r1
     8ac:	0800338c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, sp}
     8b0:	0800338e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, ip, sp}
     8b4:	01055d01 	tsteq	r5, r1, lsl #26
     8b8:	00000290 	muleq	r0, r0, r2
     8bc:	0101bc01 	tsteq	r1, r1, lsl #24
     8c0:	08003390 	stmdaeq	r0, {r4, r7, r8, r9, ip, sp}
     8c4:	08003392 	stmdaeq	r0, {r1, r4, r7, r8, r9, ip, sp}
     8c8:	01055d01 	tsteq	r5, r1, lsl #26
     8cc:	000003c2 	andeq	r0, r0, r2, asr #7
     8d0:	0101c701 	tsteq	r1, r1, lsl #14
     8d4:	08003394 	stmdaeq	r0, {r2, r4, r7, r8, r9, ip, sp}
     8d8:	08003396 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, ip, sp}
     8dc:	01055d01 	tsteq	r5, r1, lsl #26
     8e0:	000002f4 	strdeq	r0, [r0], -r4
     8e4:	0101de01 	tsteq	r1, r1, lsl #28
     8e8:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
     8ec:	0800339a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, ip, sp}
     8f0:	01055d01 	tsteq	r5, r1, lsl #26
     8f4:	00000323 	andeq	r0, r0, r3, lsr #6
     8f8:	0101e901 	tsteq	r1, r1, lsl #18
     8fc:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
     900:	0800339e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, ip, sp}
     904:	01055d01 	tsteq	r5, r1, lsl #26
     908:	000005ba 	strheq	r0, [r0], -sl
     90c:	0101f401 	tstpeq	r1, r1, lsl #8
     910:	080033a0 	stmdaeq	r0, {r5, r7, r8, r9, ip, sp}
     914:	080033a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, ip, sp}
     918:	01055d01 	tsteq	r5, r1, lsl #26
     91c:	00000252 	andeq	r0, r0, r2, asr r2
     920:	0101ff01 	tstpeq	r1, r1, lsl #30
     924:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
     928:	080033a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, ip, sp}
     92c:	01055d01 	tsteq	r5, r1, lsl #26
     930:	00000422 	andeq	r0, r0, r2, lsr #8
     934:	01020a01 	tsteq	r2, r1, lsl #20
     938:	080033a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, sp}
     93c:	080033aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, ip, sp}
     940:	01055d01 	tsteq	r5, r1, lsl #26
     944:	00000626 	andeq	r0, r0, r6, lsr #12
     948:	01021501 	tsteq	r2, r1, lsl #10
     94c:	080033ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, ip, sp}
     950:	080033ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, ip, sp}
     954:	01055d01 	tsteq	r5, r1, lsl #26
     958:	00000358 	andeq	r0, r0, r8, asr r3
     95c:	01022001 	tsteq	r2, r1
     960:	080033b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, ip, sp}
     964:	080033b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, ip, sp}
     968:	01055d01 	tsteq	r5, r1, lsl #26
     96c:	0000037a 	andeq	r0, r0, sl, ror r3
     970:	01022b01 	tsteq	r2, r1, lsl #22
     974:	080033b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip, sp}
     978:	080033b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, ip, sp}
     97c:	01055d01 	tsteq	r5, r1, lsl #26
     980:	000006ab 	andeq	r0, r0, fp, lsr #13
     984:	01024301 	tsteq	r2, r1, lsl #6
     988:	080033b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip, sp}
     98c:	080033ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp}
     990:	01055d01 	tsteq	r5, r1, lsl #26
     994:	000006f9 	strdeq	r0, [r0], -r9
     998:	01025a01 	tsteq	r2, r1, lsl #20
     99c:	080033bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip, sp}
     9a0:	080033be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, ip, sp}
     9a4:	01055d01 	tsteq	r5, r1, lsl #26
     9a8:	00000602 	andeq	r0, r0, r2, lsl #12
     9ac:	01026501 	tsteq	r2, r1, lsl #10
     9b0:	080033c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, sp}
     9b4:	080033c2 	stmdaeq	r0, {r1, r6, r7, r8, r9, ip, sp}
     9b8:	01055d01 	tsteq	r5, r1, lsl #26
     9bc:	00000333 	andeq	r0, r0, r3, lsr r3
     9c0:	01027001 	tsteq	r2, r1
     9c4:	080033c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, ip, sp}
     9c8:	080033c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, ip, sp}
     9cc:	01055d01 	tsteq	r5, r1, lsl #26
     9d0:	000005cd 	andeq	r0, r0, sp, asr #11
     9d4:	01027b01 	tsteq	r2, r1, lsl #22
     9d8:	080033c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip, sp}
     9dc:	080033ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, ip, sp}
     9e0:	01055d01 	tsteq	r5, r1, lsl #26
     9e4:	00000698 	muleq	r0, r8, r6
     9e8:	01028701 	tsteq	r2, r1, lsl #14
     9ec:	080033cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip, sp}
     9f0:	080033ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, ip, sp}
     9f4:	01055d01 	tsteq	r5, r1, lsl #26
     9f8:	000004fb 	strdeq	r0, [r0], -fp
     9fc:	01029301 	tsteq	r2, r1, lsl #6
     a00:	080033d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip, sp}
     a04:	080033d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, ip, sp}
     a08:	01055d01 	tsteq	r5, r1, lsl #26
     a0c:	00000585 	andeq	r0, r0, r5, lsl #11
     a10:	01029e01 	tsteq	r2, r1, lsl #28
     a14:	080033d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, ip, sp}
     a18:	080033d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, ip, sp}
     a1c:	01055d01 	tsteq	r5, r1, lsl #26
     a20:	00000639 	andeq	r0, r0, r9, lsr r6
     a24:	0102a901 	tsteq	r2, r1, lsl #18
     a28:	080033d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip, sp}
     a2c:	080033da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, ip, sp}
     a30:	01055d01 	tsteq	r5, r1, lsl #26
     a34:	00000304 	andeq	r0, r0, r4, lsl #6
     a38:	0102b401 	tsteq	r2, r1, lsl #8
     a3c:	080033dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip, sp}
     a40:	080033de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, ip, sp}
     a44:	01055d01 	tsteq	r5, r1, lsl #26
     a48:	000004a2 	andeq	r0, r0, r2, lsr #9
     a4c:	0102bf01 	tsteq	r2, r1, lsl #30
     a50:	080033e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip, sp}
     a54:	080033e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, ip, sp}
     a58:	01055d01 	tsteq	r5, r1, lsl #26
     a5c:	00000348 	andeq	r0, r0, r8, asr #6
     a60:	0102ca01 	tsteq	r2, r1, lsl #20
     a64:	080033e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip, sp}
     a68:	080033e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, ip, sp}
     a6c:	01055d01 	tsteq	r5, r1, lsl #26
     a70:	000003a3 	andeq	r0, r0, r3, lsr #7
     a74:	0102d501 	tsteq	r2, r1, lsl #10
     a78:	080033e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, sp}
     a7c:	080033ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, ip, sp}
     a80:	01055d01 	tsteq	r5, r1, lsl #26
     a84:	000003d5 	ldrdeq	r0, [r0], -r5
     a88:	0102e001 	tsteq	r2, r1
     a8c:	080033ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, sp}
     a90:	080033ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, ip, sp}
     a94:	01055d01 	tsteq	r5, r1, lsl #26
     a98:	000003f8 	strdeq	r0, [r0], -r8
     a9c:	0102eb01 	tsteq	r2, r1, lsl #22
     aa0:	080033f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip, sp}
     aa4:	080033f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, ip, sp}
     aa8:	01055d01 	tsteq	r5, r1, lsl #26
     aac:	000005f2 	strdeq	r0, [r0], -r2
     ab0:	0102f601 	tstpeq	r2, r1, lsl #12
     ab4:	080033f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip, sp}
     ab8:	080033f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, ip, sp}
     abc:	01055d01 	tsteq	r5, r1, lsl #26
     ac0:	00000616 	andeq	r0, r0, r6, lsl r6
     ac4:	01030101 	tsteq	r3, r1, lsl #2
     ac8:	080033f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, ip, sp}
     acc:	080033fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, ip, sp}
     ad0:	01055d01 	tsteq	r5, r1, lsl #26
     ad4:	00000409 	andeq	r0, r0, r9, lsl #8
     ad8:	01030c01 	tsteq	r3, r1, lsl #24
     adc:	080033fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
     ae0:	080033fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
     ae4:	01055d01 	tsteq	r5, r1, lsl #26
     ae8:	00000435 	andeq	r0, r0, r5, lsr r4
     aec:	01031701 	tsteq	r3, r1, lsl #14
     af0:	08003400 	stmdaeq	r0, {sl, ip, sp}
     af4:	08003402 	stmdaeq	r0, {r1, sl, ip, sp}
     af8:	01055d01 	tsteq	r5, r1, lsl #26
     afc:	0000045f 	andeq	r0, r0, pc, asr r4
     b00:	01032201 	tsteq	r3, r1, lsl #4
     b04:	08003404 	stmdaeq	r0, {r2, sl, ip, sp}
     b08:	08003406 	stmdaeq	r0, {r1, r2, sl, ip, sp}
     b0c:	01055d01 	tsteq	r5, r1, lsl #26
     b10:	00000668 	andeq	r0, r0, r8, ror #12
     b14:	01032e01 	tsteq	r3, r1, lsl #28
     b18:	08003408 	stmdaeq	r0, {r3, sl, ip, sp}
     b1c:	0800340a 	stmdaeq	r0, {r1, r3, sl, ip, sp}
     b20:	01065d01 	tsteq	r6, r1, lsl #26
     b24:	000006d6 	ldrdeq	r0, [r0], -r6
     b28:	01024e01 	tsteq	r2, r1, lsl #28
     b2c:	0800340c 	stmdaeq	r0, {r2, r3, sl, ip, sp}
     b30:	08003418 	stmdaeq	r0, {r3, r4, sl, ip, sp}
     b34:	0000008a 	andeq	r0, r0, sl, lsl #1
     b38:	06560106 	ldrbeq	r0, [r6], -r6, lsl #2
     b3c:	36010000 	strcc	r0, [r1], -r0
     b40:	34180102 	ldrcc	r0, [r8], #-258
     b44:	34240800 	strtcc	r0, [r4], #-2048
     b48:	00b50800 	adcseq	r0, r5, r0, lsl #16
     b4c:	01060000 	tsteq	r6, r0
     b50:	000002d5 	ldrdeq	r0, [r0], -r5
     b54:	0101d201 	tsteq	r1, r1, lsl #4
     b58:	08003424 	stmdaeq	r0, {r2, r5, sl, ip, sp}
     b5c:	08003430 	stmdaeq	r0, {r4, r5, sl, ip, sp}
     b60:	000000e0 	andeq	r0, r0, r0, ror #1
     b64:	03140107 	tsteq	r4, #-1073741823	; 0xc0000001
     b68:	8d010000 	stchi	0, cr0, [r1]
     b6c:	00343001 	eorseq	r3, r4, r1
     b70:	00343c08 	eorseq	r3, r4, r8, lsl #24
     b74:	00010b08 	andeq	r0, r1, r8, lsl #22
     b78:	05240000 	streq	r0, [r4]!
     b7c:	00020000 	andeq	r0, r2, r0
     b80:	000001fc 	strdeq	r0, [r0], -ip
     b84:	00000104 	andeq	r0, r0, r4, lsl #2
     b88:	9b010000 	blls	40b90 <__Stack_Size+0x40790>
     b8c:	50000007 	andpl	r0, r0, r7
     b90:	3c000000 	stccc	0, cr0, [r0], {0}
     b94:	4c080034 	stcmi	0, cr0, [r8], {52}
     b98:	36080036 	undefined
     b9c:	02000003 	andeq	r0, r0, #3	; 0x3
     ba0:	30070504 	andcc	r0, r7, r4, lsl #10
     ba4:	02020000 	andeq	r0, r2, #0	; 0x0
     ba8:	00004605 	andeq	r4, r0, r5, lsl #12
     bac:	06010200 	streq	r0, [r1], -r0, lsl #4
     bb0:	00000117 	andeq	r0, r0, r7, lsl r1
     bb4:	81070402 	tsthi	r7, r2, lsl #8
     bb8:	03000030 	movweq	r0, #48	; 0x30
     bbc:	00363175 	eorseq	r3, r6, r5, ror r1
     bc0:	004c2802 	subeq	r2, ip, r2, lsl #16
     bc4:	02020000 	andeq	r0, r2, #0	; 0x0
     bc8:	00019207 	andeq	r9, r1, r7, lsl #4
     bcc:	38750300 	ldmdacc	r5!, {r8, r9}^
     bd0:	5d290200 	sfmpl	f0, 4, [r9]
     bd4:	02000000 	andeq	r0, r0, #0	; 0x0
     bd8:	01150801 	tsteq	r5, r1, lsl #16
     bdc:	3a040000 	bcc	100be4 <__Stack_Size+0x1007e4>
     be0:	04000000 	streq	r0, [r0]
     be4:	0000004c 	andeq	r0, r0, ip, asr #32
     be8:	39020105 	stmdbcc	r2, {r0, r2, r8}
     bec:	00000083 	andeq	r0, r0, r3, lsl #1
     bf0:	0015a706 	andseq	sl, r5, r6, lsl #14
     bf4:	53070000 	movwpl	r0, #28672	; 0x7000
     bf8:	01005445 	tsteq	r0, r5, asr #8
     bfc:	02010500 	andeq	r0, r1, #0	; 0x0
     c00:	0000983b 	andeq	r9, r0, fp, lsr r8
     c04:	07ae0600 	streq	r0, [lr, r0, lsl #12]!
     c08:	06000000 	streq	r0, [r0], -r0
     c0c:	000007ce 	andeq	r0, r0, lr, asr #15
     c10:	30080001 	andcc	r0, r8, r1
     c14:	02000009 	andeq	r0, r0, #9	; 0x9
     c18:	0000833b 	andeq	r8, r0, fp, lsr r3
     c1c:	02010500 	andeq	r0, r1, #0	; 0x0
     c20:	0000b83e 	andeq	fp, r0, lr, lsr r8
     c24:	08170600 	ldmdaeq	r7, {r9, sl}
     c28:	06000000 	streq	r0, [r0], -r0
     c2c:	000007c6 	andeq	r0, r0, r6, asr #15
     c30:	e6080001 	str	r0, [r8], -r1
     c34:	02000007 	andeq	r0, r0, #7	; 0x7
     c38:	0000a33e 	andeq	sl, r0, lr, lsr r3
     c3c:	07040900 	streq	r0, [r4, -r0, lsl #18]
     c40:	4f031c0a 	svcmi	0x00031c0a
     c44:	00013901 	andeq	r3, r1, r1, lsl #18
     c48:	52430b00 	subpl	r0, r3, #0	; 0x0
     c4c:	5003004c 	andpl	r0, r3, ip, asr #32
     c50:	00006401 	andeq	r6, r0, r1, lsl #8
     c54:	00230200 	eoreq	r0, r3, r0, lsl #4
     c58:	4852430b 	ldmdami	r2, {r0, r1, r3, r8, r9, lr}^
     c5c:	01510300 	cmpeq	r1, r0, lsl #6
     c60:	00000064 	andeq	r0, r0, r4, rrx
     c64:	0b042302 	bleq	109874 <__Stack_Size+0x109474>
     c68:	00524449 	subseq	r4, r2, r9, asr #8
     c6c:	64015203 	strvs	r5, [r1], #-515
     c70:	02000000 	andeq	r0, r0, #0	; 0x0
     c74:	4f0b0823 	svcmi	0x000b0823
     c78:	03005244 	movweq	r5, #580	; 0x244
     c7c:	00640153 	rsbeq	r0, r4, r3, asr r1
     c80:	23020000 	movwcs	r0, #8192	; 0x2000
     c84:	00da0c0c 	sbcseq	r0, sl, ip, lsl #24
     c88:	54030000 	strpl	r0, [r3]
     c8c:	00006401 	andeq	r6, r0, r1, lsl #8
     c90:	10230200 	eorne	r0, r3, r0, lsl #4
     c94:	5252420b 	subspl	r4, r2, #-1342177280	; 0xb0000000
     c98:	01550300 	cmpeq	r5, r0, lsl #6
     c9c:	00000064 	andeq	r0, r0, r4, rrx
     ca0:	0c142302 	ldceq	3, cr2, [r4], {2}
     ca4:	0000024d 	andeq	r0, r0, sp, asr #4
     ca8:	64015603 	strvs	r5, [r1], #-1539
     cac:	02000000 	andeq	r0, r0, #0	; 0x0
     cb0:	0a001823 	beq	6d44 <__Stack_Size+0x6944>
     cb4:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
     cb8:	0000039a 	muleq	r0, sl, r3
     cbc:	3152430b 	cmpcc	r2, fp, lsl #6
     cc0:	020d0300 	andeq	r0, sp, #0	; 0x0
     cc4:	00000069 	andeq	r0, r0, r9, rrx
     cc8:	0c002302 	stceq	3, cr2, [r0], {2}
     ccc:	000001cf 	andeq	r0, r0, pc, asr #3
     cd0:	41020e03 	tstmi	r2, r3, lsl #28
     cd4:	02000000 	andeq	r0, r0, #0	; 0x0
     cd8:	430b0223 	movwmi	r0, #45603	; 0xb223
     cdc:	03003252 	movweq	r3, #594	; 0x252
     ce0:	0069020f 	rsbeq	r0, r9, pc, lsl #4
     ce4:	23020000 	movwcs	r0, #8192	; 0x2000
     ce8:	01d90c04 	bicseq	r0, r9, r4, lsl #24
     cec:	10030000 	andne	r0, r3, r0
     cf0:	00004102 	andeq	r4, r0, r2, lsl #2
     cf4:	06230200 	strteq	r0, [r3], -r0, lsl #4
     cf8:	0001100c 	andeq	r1, r1, ip
     cfc:	02110300 	andseq	r0, r1, #0	; 0x0
     d00:	00000069 	andeq	r0, r0, r9, rrx
     d04:	0c082302 	stceq	3, cr2, [r8], {2}
     d08:	00000095 	muleq	r0, r5, r0
     d0c:	41021203 	tstmi	r2, r3, lsl #4
     d10:	02000000 	andeq	r0, r0, #0	; 0x0
     d14:	8d0c0a23 	fstshi	s0, [ip, #-140]
     d18:	03000001 	movweq	r0, #1	; 0x1
     d1c:	00690213 	rsbeq	r0, r9, r3, lsl r2
     d20:	23020000 	movwcs	r0, #8192	; 0x2000
     d24:	01e30c0c 	mvneq	r0, ip, lsl #24
     d28:	14030000 	strne	r0, [r3]
     d2c:	00004102 	andeq	r4, r0, r2, lsl #2
     d30:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     d34:	0052530b 	subseq	r5, r2, fp, lsl #6
     d38:	69021503 	stmdbvs	r2, {r0, r1, r8, sl, ip}
     d3c:	02000000 	andeq	r0, r0, #0	; 0x0
     d40:	9f0c1023 	svcls	0x000c1023
     d44:	03000000 	movweq	r0, #0	; 0x0
     d48:	00410216 	subeq	r0, r1, r6, lsl r2
     d4c:	23020000 	movwcs	r0, #8192	; 0x2000
     d50:	47450b12 	smlaldmi	r0, r5, r2, fp
     d54:	17030052 	smlsdne	r3, r2, r0, r0
     d58:	00006902 	andeq	r6, r0, r2, lsl #18
     d5c:	14230200 	strtne	r0, [r3], #-512
     d60:	0001fa0c 	andeq	pc, r1, ip, lsl #20
     d64:	02180300 	andseq	r0, r8, #0	; 0x0
     d68:	00000041 	andeq	r0, r0, r1, asr #32
     d6c:	0c162302 	ldceq	3, cr2, [r6], {2}
     d70:	00000027 	andeq	r0, r0, r7, lsr #32
     d74:	69021903 	stmdbvs	r2, {r0, r1, r8, fp, ip}
     d78:	02000000 	andeq	r0, r0, #0	; 0x0
     d7c:	040c1823 	streq	r1, [ip], #-2083
     d80:	03000002 	movweq	r0, #2	; 0x2
     d84:	0041021a 	subeq	r0, r1, sl, lsl r2
     d88:	23020000 	movwcs	r0, #8192	; 0x2000
     d8c:	002d0c1a 	eoreq	r0, sp, sl, lsl ip
     d90:	1b030000 	blne	c0d98 <__Stack_Size+0xc0998>
     d94:	00006902 	andeq	r6, r0, r2, lsl #18
     d98:	1c230200 	sfmne	f0, 4, [r3]
     d9c:	00020e0c 	andeq	r0, r2, ip, lsl #28
     da0:	021c0300 	andseq	r0, ip, #0	; 0x0
     da4:	00000041 	andeq	r0, r0, r1, asr #32
     da8:	0c1e2302 	ldceq	3, cr2, [lr], {2}
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	69021d03 	stmdbvs	r2, {r0, r1, r8, sl, fp, ip}
     db4:	02000000 	andeq	r0, r0, #0	; 0x0
     db8:	180c2023 	stmdane	ip, {r0, r1, r5, sp}
     dbc:	03000002 	movweq	r0, #2	; 0x2
     dc0:	0041021e 	subeq	r0, r1, lr, lsl r2
     dc4:	23020000 	movwcs	r0, #8192	; 0x2000
     dc8:	4e430b22 	fmacdmi	d16, d3, d18
     dcc:	1f030054 	svcne	0x00030054
     dd0:	00006902 	andeq	r6, r0, r2, lsl #18
     dd4:	24230200 	strtcs	r0, [r3], #-512
     dd8:	0002220c 	andeq	r2, r2, ip, lsl #4
     ddc:	02200300 	eoreq	r0, r0, #0	; 0x0
     de0:	00000041 	andeq	r0, r0, r1, asr #32
     de4:	0b262302 	bleq	9899f4 <__Stack_Size+0x9895f4>
     de8:	00435350 	subeq	r5, r3, r0, asr r3
     dec:	69022103 	stmdbvs	r2, {r0, r1, r8, sp}
     df0:	02000000 	andeq	r0, r0, #0	; 0x0
     df4:	df0c2823 	svcle	0x000c2823
     df8:	03000000 	movweq	r0, #0	; 0x0
     dfc:	00410222 	subeq	r0, r1, r2, lsr #4
     e00:	23020000 	movwcs	r0, #8192	; 0x2000
     e04:	52410b2a 	subpl	r0, r1, #43008	; 0xa800
     e08:	23030052 	movwcs	r0, #12370	; 0x3052
     e0c:	00006902 	andeq	r6, r0, r2, lsl #18
     e10:	2c230200 	sfmcs	f0, 4, [r3]
     e14:	00012f0c 	andeq	r2, r1, ip, lsl #30
     e18:	02240300 	eoreq	r0, r4, #0	; 0x0
     e1c:	00000041 	andeq	r0, r0, r1, asr #32
     e20:	0b2e2302 	bleq	b89a30 <__Stack_Size+0xb89630>
     e24:	00524352 	subseq	r4, r2, r2, asr r3
     e28:	69022503 	stmdbvs	r2, {r0, r1, r8, sl, sp}
     e2c:	02000000 	andeq	r0, r0, #0	; 0x0
     e30:	3a0c3023 	bcc	30cec4 <__Stack_Size+0x30cac4>
     e34:	03000001 	movweq	r0, #1	; 0x1
     e38:	00410226 	subeq	r0, r1, r6, lsr #4
     e3c:	23020000 	movwcs	r0, #8192	; 0x2000
     e40:	00bb0c32 	adcseq	r0, fp, r2, lsr ip
     e44:	27030000 	strcs	r0, [r3, -r0]
     e48:	00006902 	andeq	r6, r0, r2, lsl #18
     e4c:	34230200 	strtcc	r0, [r3], #-512
     e50:	0001450c 	andeq	r4, r1, ip, lsl #10
     e54:	02280300 	eoreq	r0, r8, #0	; 0x0
     e58:	00000041 	andeq	r0, r0, r1, asr #32
     e5c:	0c362302 	ldceq	3, cr2, [r6], #-8
     e60:	000000c0 	andeq	r0, r0, r0, asr #1
     e64:	69022903 	stmdbvs	r2, {r0, r1, r8, fp, sp}
     e68:	02000000 	andeq	r0, r0, #0	; 0x0
     e6c:	500c3823 	andpl	r3, ip, r3, lsr #16
     e70:	03000001 	movweq	r0, #1	; 0x1
     e74:	0041022a 	subeq	r0, r1, sl, lsr #4
     e78:	23020000 	movwcs	r0, #8192	; 0x2000
     e7c:	00c50c3a 	sbceq	r0, r5, sl, lsr ip
     e80:	2b030000 	blcs	c0e88 <__Stack_Size+0xc0a88>
     e84:	00006902 	andeq	r6, r0, r2, lsl #18
     e88:	3c230200 	sfmcc	f0, 4, [r3]
     e8c:	00015b0c 	andeq	r5, r1, ip, lsl #22
     e90:	022c0300 	eoreq	r0, ip, #0	; 0x0
     e94:	00000041 	andeq	r0, r0, r1, asr #32
     e98:	0c3e2302 	ldceq	3, cr2, [lr], #-8
     e9c:	000000ca 	andeq	r0, r0, sl, asr #1
     ea0:	69022d03 	stmdbvs	r2, {r0, r1, r8, sl, fp, sp}
     ea4:	02000000 	andeq	r0, r0, #0	; 0x0
     ea8:	660c4023 	strvs	r4, [ip], -r3, lsr #32
     eac:	03000001 	movweq	r0, #1	; 0x1
     eb0:	0041022e 	subeq	r0, r1, lr, lsr #4
     eb4:	23020000 	movwcs	r0, #8192	; 0x2000
     eb8:	01a50c42 	undefined instruction 0x01a50c42
     ebc:	2f030000 	svccs	0x00030000
     ec0:	00006902 	andeq	r6, r0, r2, lsl #18
     ec4:	44230200 	strtmi	r0, [r3], #-512
     ec8:	0000cf0c 	andeq	ip, r0, ip, lsl #30
     ecc:	02300300 	eorseq	r0, r0, #0	; 0x0
     ed0:	00000041 	andeq	r0, r0, r1, asr #32
     ed4:	0b462302 	bleq	1189ae4 <__Stack_Size+0x11896e4>
     ed8:	00524344 	subseq	r4, r2, r4, asr #6
     edc:	69023103 	stmdbvs	r2, {r0, r1, r8, ip, sp}
     ee0:	02000000 	andeq	r0, r0, #0	; 0x0
     ee4:	710c4823 	tstvc	ip, r3, lsr #16
     ee8:	03000001 	movweq	r0, #1	; 0x1
     eec:	00410232 	subeq	r0, r1, r2, lsr r2
     ef0:	23020000 	movwcs	r0, #8192	; 0x2000
     ef4:	02390c4a 	eorseq	r0, r9, #18944	; 0x4a00
     ef8:	33030000 	movwcc	r0, #12288	; 0x3000
     efc:	00006902 	andeq	r6, r0, r2, lsl #18
     f00:	4c230200 	sfmmi	f0, 4, [r3]
     f04:	00017c0c 	andeq	r7, r1, ip, lsl #24
     f08:	02340300 	eorseq	r0, r4, #0	; 0x0
     f0c:	00000041 	andeq	r0, r0, r1, asr #32
     f10:	004e2302 	subeq	r2, lr, r2, lsl #6
     f14:	23040105 	movwcs	r0, #16645	; 0x4105
     f18:	000003b5 	strheq	r0, [r0], -r5
     f1c:	00081d06 	andeq	r1, r8, r6, lsl #26
     f20:	3f060100 	svccc	0x00060100
     f24:	02000008 	andeq	r0, r0, #8	; 0x8
     f28:	00097506 	andeq	r7, r9, r6, lsl #10
     f2c:	08000300 	stmdaeq	r0, {r8, r9}
     f30:	0000091e 	andeq	r0, r0, lr, lsl r9
     f34:	039a2704 	orrseq	r2, sl, #1048576	; 0x100000
     f38:	01050000 	tsteq	r5, r0
     f3c:	03fa2e04 	mvnseq	r2, #64	; 0x40
     f40:	f8060000 	undefined instruction 0xf8060000
     f44:	00000008 	andeq	r0, r0, r8
     f48:	0009ad06 	andeq	sl, r9, r6, lsl #26
     f4c:	06060400 	streq	r0, [r6], -r0, lsl #8
     f50:	28000009 	stmdacs	r0, {r0, r3}
     f54:	0008ea06 	andeq	lr, r8, r6, lsl #20
     f58:	0600c800 	streq	ip, [r0], -r0, lsl #16
     f5c:	0000082e 	andeq	r0, r0, lr, lsr #16
     f60:	09510614 	ldmdbeq	r1, {r2, r4, r9, sl}^
     f64:	06100000 	ldreq	r0, [r0], -r0
     f68:	000009c3 	andeq	r0, r0, r3, asr #19
     f6c:	07b6061c 	undefined
     f70:	00180000 	andseq	r0, r8, r0
     f74:	00099c08 	andeq	r9, r9, r8, lsl #24
     f78:	c0360400 	eorsgt	r0, r6, r0, lsl #8
     f7c:	0d000003 	stceq	0, cr0, [r0, #-12]
     f80:	383f0404 	ldmdacc	pc!, {r2, sl}
     f84:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     f88:	0000077f 	andeq	r0, r0, pc, ror r7
     f8c:	00414004 	subeq	r4, r1, r4
     f90:	23020000 	movwcs	r0, #8192	; 0x2000
     f94:	08950e00 	ldmeq	r5, {r9, sl, fp}
     f98:	41040000 	tstmi	r4, r0
     f9c:	000003b5 	strheq	r0, [r0], -r5
     fa0:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
     fa4:	00000914 	andeq	r0, r0, r4, lsl r9
     fa8:	03fa4204 	mvnseq	r4, #1073741824	; 0x40000000
     fac:	23020000 	movwcs	r0, #8192	; 0x2000
     fb0:	62080003 	andvs	r0, r8, #3	; 0x3
     fb4:	04000008 	streq	r0, [r0], #-8
     fb8:	00040543 	andeq	r0, r4, r3, asr #10
     fbc:	05040d00 	streq	r0, [r4, #-3328]
     fc0:	0004841b 	andeq	r8, r4, fp, lsl r4
     fc4:	08bf0e00 	ldmeq	pc!, {r9, sl, fp}
     fc8:	1c050000 	stcne	0, cr0, [r5], {0}
     fcc:	00000053 	andeq	r0, r0, r3, asr r0
     fd0:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
     fd4:	00000873 	andeq	r0, r0, r3, ror r8
     fd8:	00531d05 	subseq	r1, r3, r5, lsl #26
     fdc:	23020000 	movwcs	r0, #8192	; 0x2000
     fe0:	08cf0e01 	stmiaeq	pc, {r0, r9, sl, fp}^
     fe4:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
     fe8:	00000053 	andeq	r0, r0, r3, asr r0
     fec:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
     ff0:	00000788 	andeq	r0, r0, r8, lsl #15
     ff4:	00981f05 	addseq	r1, r8, r5, lsl #30
     ff8:	23020000 	movwcs	r0, #8192	; 0x2000
     ffc:	40080003 	andmi	r0, r8, r3
    1000:	05000009 	streq	r0, [r0, #-9]
    1004:	00044320 	andeq	r4, r4, r0, lsr #6
    1008:	a0010f00 	andge	r0, r1, r0, lsl #30
    100c:	01000008 	tsteq	r0, r8
    1010:	00343cb6 	ldrhteq	r3, [r4], -r6
    1014:	00346c08 	eorseq	r6, r4, r8, lsl #24
    1018:	105d0108 	subsne	r0, sp, r8, lsl #2
    101c:	00098601 	andeq	r8, r9, r1, lsl #12
    1020:	01ad0100 	undefined instruction 0x01ad0100
    1024:	0800346c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip, sp}
    1028:	08003480 	stmdaeq	r0, {r7, sl, ip, sp}
    102c:	00000136 	andeq	r0, r0, r6, lsr r1
    1030:	084f0111 	stmdaeq	pc, {r0, r4, r8}^
    1034:	79010000 	stmdbvc	r1, {}
    1038:	00348001 	eorseq	r8, r4, r1
    103c:	00357408 	eorseq	r7, r5, r8, lsl #8
    1040:	00016108 	andeq	r6, r1, r8, lsl #2
    1044:	0004de00 	andeq	sp, r4, r0, lsl #28
    1048:	09621200 	stmdbeq	r2!, {r9, ip}^
    104c:	7a010000 	bvc	41054 <__Stack_Size+0x40c54>
    1050:	00000438 	andeq	r0, r0, r8, lsr r4
    1054:	00649102 	rsbeq	r9, r4, r2, lsl #2
    1058:	07f20111 	undefined
    105c:	54010000 	strpl	r0, [r1]
    1060:	00357401 	eorseq	r7, r5, r1, lsl #8
    1064:	0035c608 	eorseq	ip, r5, r8, lsl #12
    1068:	00018c08 	andeq	r8, r1, r8, lsl #24
    106c:	00050600 	andeq	r0, r5, r0, lsl #12
    1070:	08ac1200 	stmiaeq	ip!, {r9, ip}
    1074:	55010000 	strpl	r0, [r1]
    1078:	00000484 	andeq	r0, r0, r4, lsl #9
    107c:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    1080:	08050113 	stmdaeq	r5, {r0, r1, r4, r8}
    1084:	10010000 	andne	r0, r1, r0
    1088:	0035c801 	eorseq	ip, r5, r1, lsl #16
    108c:	00364c08 	eorseq	r4, r6, r8, lsl #24
    1090:	0001b708 	andeq	fp, r1, r8, lsl #14
    1094:	07d51400 	ldrbeq	r1, [r5, r0, lsl #8]
    1098:	11010000 	tstne	r1, r0
    109c:	000000b8 	strheq	r0, [r0], -r8
    10a0:	04190000 	ldreq	r0, [r9]
    10a4:	00020000 	andeq	r0, r2, r0
    10a8:	0000031b 	andeq	r0, r0, fp, lsl r3
    10ac:	00000104 	andeq	r0, r0, r4, lsl #2
    10b0:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    10b4:	5000000a 	andpl	r0, r0, sl
    10b8:	4c000000 	stcmi	0, cr0, [r0], {0}
    10bc:	00080036 	andeq	r0, r8, r6, lsr r0
    10c0:	5c080038 	stcpl	0, cr0, [r8], {56}
    10c4:	02000004 	andeq	r0, r0, #4	; 0x4
    10c8:	30070504 	andcc	r0, r7, r4, lsl #10
    10cc:	02020000 	andeq	r0, r2, #0	; 0x0
    10d0:	00004605 	andeq	r4, r0, r5, lsl #12
    10d4:	06010200 	streq	r0, [r1], -r0, lsl #4
    10d8:	00000117 	andeq	r0, r0, r7, lsl r1
    10dc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    10e0:	45270200 	strmi	r0, [r7, #-512]!
    10e4:	02000000 	andeq	r0, r0, #0	; 0x0
    10e8:	30810704 	addcc	r0, r1, r4, lsl #14
    10ec:	75030000 	strvc	r0, [r3]
    10f0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    10f4:	00005728 	andeq	r5, r0, r8, lsr #14
    10f8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    10fc:	00000192 	muleq	r0, r2, r1
    1100:	00387503 	eorseq	r7, r8, r3, lsl #10
    1104:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1108:	01020000 	tsteq	r2, r0
    110c:	00011508 	andeq	r1, r1, r8, lsl #10
    1110:	00450400 	subeq	r0, r5, r0, lsl #8
    1114:	57040000 	strpl	r0, [r4, -r0]
    1118:	04000000 	streq	r0, [r0]
    111c:	00000068 	andeq	r0, r0, r8, rrx
    1120:	39020105 	stmdbcc	r2, {r0, r2, r8}
    1124:	00000093 	muleq	r0, r3, r0
    1128:	0015a706 	andseq	sl, r5, r6, lsl #14
    112c:	53070000 	movwpl	r0, #28672	; 0x7000
    1130:	01005445 	tsteq	r0, r5, asr #8
    1134:	02010500 	andeq	r0, r1, #0	; 0x0
    1138:	0000a83b 	andeq	sl, r0, fp, lsr r8
    113c:	07ae0600 	streq	r0, [lr, r0, lsl #12]!
    1140:	06000000 	streq	r0, [r0], -r0
    1144:	000007ce 	andeq	r0, r0, lr, asr #15
    1148:	04080001 	streq	r0, [r8], #-1
    114c:	031c0907 	tsteq	ip, #114688	; 0x1c000
    1150:	01850239 	orreq	r0, r5, r9, lsr r2
    1154:	530a0000 	movwpl	r0, #40960	; 0xa000
    1158:	3a030052 	bcc	c12a8 <__Stack_Size+0xc0ea8>
    115c:	00007402 	andeq	r7, r0, r2, lsl #8
    1160:	00230200 	eoreq	r0, r3, r0, lsl #4
    1164:	0001cf0b 	andeq	ip, r1, fp, lsl #30
    1168:	023b0300 	eorseq	r0, fp, #0	; 0x0
    116c:	0000004c 	andeq	r0, r0, ip, asr #32
    1170:	0a022302 	beq	89d80 <__Stack_Size+0x89980>
    1174:	03005244 	movweq	r5, #580	; 0x244
    1178:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    117c:	23020000 	movwcs	r0, #8192	; 0x2000
    1180:	01d90b04 	bicseq	r0, r9, r4, lsl #22
    1184:	3d030000 	stccc	0, cr0, [r3]
    1188:	00004c02 	andeq	r4, r0, r2, lsl #24
    118c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    1190:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1194:	023e0300 	eorseq	r0, lr, #0	; 0x0
    1198:	00000074 	andeq	r0, r0, r4, ror r0
    119c:	0b082302 	bleq	209dac <__Stack_Size+0x2099ac>
    11a0:	00000095 	muleq	r0, r5, r0
    11a4:	4c023f03 	stcmi	15, cr3, [r2], {3}
    11a8:	02000000 	andeq	r0, r0, #0	; 0x0
    11ac:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    11b0:	03003152 	movweq	r3, #338	; 0x152
    11b4:	00740240 	rsbseq	r0, r4, r0, asr #4
    11b8:	23020000 	movwcs	r0, #8192	; 0x2000
    11bc:	01e30b0c 	mvneq	r0, ip, lsl #22
    11c0:	41030000 	tstmi	r3, r0
    11c4:	00004c02 	andeq	r4, r0, r2, lsl #24
    11c8:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    11cc:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    11d0:	02420300 	subeq	r0, r2, #0	; 0x0
    11d4:	00000074 	andeq	r0, r0, r4, ror r0
    11d8:	0b102302 	bleq	409de8 <__Stack_Size+0x4099e8>
    11dc:	0000009f 	muleq	r0, pc, r0
    11e0:	4c024303 	stcmi	3, cr4, [r2], {3}
    11e4:	02000000 	andeq	r0, r0, #0	; 0x0
    11e8:	430a1223 	movwmi	r1, #41507	; 0xa223
    11ec:	03003352 	movweq	r3, #850	; 0x352
    11f0:	00740244 	rsbseq	r0, r4, r4, asr #4
    11f4:	23020000 	movwcs	r0, #8192	; 0x2000
    11f8:	01fa0b14 	mvnseq	r0, r4, lsl fp
    11fc:	45030000 	strmi	r0, [r3]
    1200:	00004c02 	andeq	r4, r0, r2, lsl #24
    1204:	16230200 	strtne	r0, [r3], -r0, lsl #4
    1208:	000a4e0b 	andeq	r4, sl, fp, lsl #28
    120c:	02460300 	subeq	r0, r6, #0	; 0x0
    1210:	00000074 	andeq	r0, r0, r4, ror r0
    1214:	0b182302 	bleq	609e24 <__Stack_Size+0x609a24>
    1218:	00000204 	andeq	r0, r0, r4, lsl #4
    121c:	4c024703 	stcmi	7, cr4, [r2], {3}
    1220:	02000000 	andeq	r0, r0, #0	; 0x0
    1224:	0c001a23 	stceq	10, cr1, [r0], {35}
    1228:	e21b0410 	ands	r0, fp, #268435456	; 0x10000000
    122c:	0d000001 	stceq	0, cr0, [r0, #-4]
    1230:	00000ad0 	ldrdeq	r0, [r0], -r0
    1234:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1238:	23020000 	movwcs	r0, #8192	; 0x2000
    123c:	0a770d00 	beq	1dc4644 <__Stack_Size+0x1dc4244>
    1240:	1d040000 	stcne	0, cr0, [r4]
    1244:	0000004c 	andeq	r0, r0, ip, asr #32
    1248:	0d042302 	stceq	3, cr2, [r4, #-8]
    124c:	00000adf 	ldrdeq	r0, [r0], -pc
    1250:	004c1e04 	subeq	r1, ip, r4, lsl #28
    1254:	23020000 	movwcs	r0, #8192	; 0x2000
    1258:	09f90d06 	ldmibeq	r9!, {r1, r2, r8, sl, fp}^
    125c:	1f040000 	svcne	0x00040000
    1260:	0000004c 	andeq	r0, r0, ip, asr #32
    1264:	0d082302 	stceq	3, cr2, [r8, #-8]
    1268:	00000b0a 	andeq	r0, r0, sl, lsl #22
    126c:	004c2004 	subeq	r2, ip, r4
    1270:	23020000 	movwcs	r0, #8192	; 0x2000
    1274:	0a5d0d0a 	beq	17446a4 <__Stack_Size+0x17442a4>
    1278:	21040000 	tstcs	r4, r0
    127c:	0000004c 	andeq	r0, r0, ip, asr #32
    1280:	000c2302 	andeq	r2, ip, r2, lsl #6
    1284:	000a060e 	andeq	r0, sl, lr, lsl #12
    1288:	85220400 	strhi	r0, [r2, #-1024]!
    128c:	0f000001 	svceq	0x00000001
    1290:	000ab101 	andeq	fp, sl, r1, lsl #2
    1294:	4c820100 	stfmis	f0, [r2], {0}
    1298:	84080036 	strhi	r0, [r8], #-54
    129c:	e2080036 	and	r0, r8, #54	; 0x36
    12a0:	10000001 	andne	r0, r0, r1
    12a4:	000a8801 	andeq	r8, sl, r1, lsl #16
    12a8:	01730100 	cmneq	r3, r0, lsl #2
    12ac:	08003684 	stmdaeq	r0, {r2, r7, r9, sl, ip, sp}
    12b0:	080036b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip, sp}
    12b4:	00000201 	andeq	r0, r0, r1, lsl #4
    12b8:	0000022a 	andeq	r0, r0, sl, lsr #4
    12bc:	000b3411 	andeq	r3, fp, r1, lsl r4
    12c0:	3a720100 	bcc	1c816c8 <__Stack_Size+0x1c812c8>
    12c4:	20000000 	andcs	r0, r0, r0
    12c8:	00000002 	andeq	r0, r0, r2
    12cc:	09f20110 	ldmibeq	r2!, {r4, r8}^
    12d0:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    12d4:	0036b001 	eorseq	fp, r6, r1
    12d8:	0036c608 	eorseq	ip, r6, r8, lsl #12
    12dc:	00023e08 	andeq	r3, r2, r8, lsl #28
    12e0:	00025300 	andeq	r5, r2, r0, lsl #6
    12e4:	0b341100 	bleq	d056ec <__Stack_Size+0xd052ec>
    12e8:	6d010000 	stcvs	0, cr0, [r1]
    12ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    12f0:	00000269 	andeq	r0, r0, r9, ror #4
    12f4:	ff011000 	undefined instruction 0xff011000
    12f8:	0100000a 	tsteq	r0, sl
    12fc:	36c80168 	strbcc	r0, [r8], r8, ror #2
    1300:	36e80800 	strbtcc	r0, [r8], r0, lsl #16
    1304:	027c0800 	rsbseq	r0, ip, #0	; 0x0
    1308:	027c0000 	rsbseq	r0, ip, #0	; 0x0
    130c:	c1110000 	tstgt	r1, r0
    1310:	0100000a 	tsteq	r0, sl
    1314:	00005e67 	andeq	r5, r0, r7, ror #28
    1318:	0002a700 	andeq	sl, r2, r0, lsl #14
    131c:	01100000 	tsteq	r0, r0
    1320:	00000a53 	andeq	r0, r0, r3, asr sl
    1324:	e8015701 	stmda	r1, {r0, r8, r9, sl, ip, lr}
    1328:	fc080036 	stc2	0, cr0, [r8], {54}
    132c:	c5080036 	strgt	r0, [r8, #-54]
    1330:	a5000002 	strge	r0, [r0, #-2]
    1334:	11000002 	tstne	r0, r2
    1338:	000009e8 	andeq	r0, r0, r8, ror #19
    133c:	004c5701 	subeq	r5, ip, r1, lsl #14
    1340:	02e40000 	rsceq	r0, r4, #0	; 0x0
    1344:	10000000 	andne	r0, r0, r0
    1348:	000a2201 	andeq	r2, sl, r1, lsl #4
    134c:	015c0100 	cmpeq	ip, r0, lsl #2
    1350:	080036fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    1354:	08003740 	stmdaeq	r0, {r6, r8, r9, sl, ip, sp}
    1358:	00000302 	andeq	r0, r0, r2, lsl #6
    135c:	000002e8 	andeq	r0, r0, r8, ror #5
    1360:	000aca11 	andeq	ip, sl, r1, lsl sl
    1364:	e85b0100 	ldmda	fp, {r8}^
    1368:	2d000002 	stccs	0, cr0, [r0, #-8]
    136c:	12000003 	andne	r0, r0, #3	; 0x3
    1370:	006e656c 	rsbeq	r6, lr, ip, ror #10
    1374:	005e5b01 	subseq	r5, lr, r1, lsl #22
    1378:	03610000 	cmneq	r1, #0	; 0x0
    137c:	69130000 	ldmdbvs	r3, {}
    1380:	ee5d0100 	rdfe	f0, f5, f0
    1384:	01000002 	tsteq	r0, r2
    1388:	04140054 	ldreq	r0, [r4], #-84
    138c:	0000004c 	andeq	r0, r0, ip, asr #32
    1390:	69050415 	stmdbvs	r5, {r0, r2, r4, sl}
    1394:	1000746e 	andne	r7, r0, lr, ror #8
    1398:	0009e001 	andeq	lr, r9, r1
    139c:	014f0100 	cmpeq	pc, r0, lsl #2
    13a0:	08003740 	stmdaeq	r0, {r6, r8, r9, sl, ip, sp}
    13a4:	08003758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip, sp}
    13a8:	0000037f 	andeq	r0, r0, pc, ror r3
    13ac:	00000338 	andeq	r0, r0, r8, lsr r3
    13b0:	000aca11 	andeq	ip, sl, r1, lsl sl
    13b4:	384e0100 	stmdacc	lr, {r8}^
    13b8:	9e000003 	cdpls	0, 0, cr0, cr0, cr3, {0}
    13bc:	12000003 	andne	r0, r0, #3	; 0x3
    13c0:	006e656c 	rsbeq	r6, lr, ip, ror #10
    13c4:	005e4e01 	subseq	r4, lr, r1, lsl #28
    13c8:	03bc0000 	undefined instruction 0x03bc0000
    13cc:	69130000 	ldmdbvs	r3, {}
    13d0:	ee500100 	rdfs	f0, f0, f0
    13d4:	01000002 	tsteq	r0, r2
    13d8:	04140054 	ldreq	r0, [r4], #-84
    13dc:	0000005e 	andeq	r0, r0, lr, asr r0
    13e0:	0a180110 	beq	601828 <__Stack_Size+0x601428>
    13e4:	4a010000 	bmi	413ec <__Stack_Size+0x40fec>
    13e8:	00375801 	eorseq	r5, r7, r1, lsl #16
    13ec:	00377208 	eorseq	r7, r7, r8, lsl #4
    13f0:	0003da08 	andeq	sp, r3, r8, lsl #20
    13f4:	00036700 	andeq	r6, r3, r0, lsl #14
    13f8:	0aca1100 	beq	ff285800 <SCS_BASE+0x1f277800>
    13fc:	49010000 	stmdbmi	r1, {}
    1400:	00000338 	andeq	r0, r0, r8, lsr r3
    1404:	00000405 	andeq	r0, r0, r5, lsl #8
    1408:	8f011000 	svchi	0x00011000
    140c:	0100000a 	tsteq	r0, sl
    1410:	3774011a 	undefined
    1414:	38000800 	stmdacc	r0, {fp}
    1418:	04230800 	strteq	r0, [r3], #-2048
    141c:	03ad0000 	undefined instruction 0x03ad0000
    1420:	ac110000 	ldcge	0, cr0, [r1], {0}
    1424:	0100000a 	tsteq	r0, sl
    1428:	00005e19 	andeq	r5, r0, r9, lsl lr
    142c:	00044e00 	andeq	r4, r4, r0, lsl #28
    1430:	0aa31100 	beq	fe8c5838 <SCS_BASE+0x1e8b7838>
    1434:	19010000 	stmdbne	r1, {}
    1438:	0000003a 	andeq	r0, r0, sl, lsr r0
    143c:	0000046c 	andeq	r0, r0, ip, ror #8
    1440:	000a3a16 	andeq	r3, sl, r6, lsl sl
    1444:	e21c0100 	ands	r0, ip, #0	; 0x0
    1448:	02000001 	andeq	r0, r0, #1	; 0x1
    144c:	17006091 	undefined
    1450:	00000033 	andeq	r0, r0, r3, lsr r0
    1454:	006f0c01 	rsbeq	r0, pc, r1, lsl #24
    1458:	05010000 	streq	r0, [r1]
    145c:	00008403 	andeq	r8, r0, r3, lsl #8
    1460:	09d31720 	ldmibeq	r3, {r5, r8, r9, sl, ip}^
    1464:	0c010000 	stceq	0, cr0, [r1], {0}
    1468:	0000006f 	andeq	r0, r0, pc, rrx
    146c:	88030501 	stmdahi	r3, {r0, r8, sl}
    1470:	18200000 	stmdane	r0!, {}
    1474:	00000068 	andeq	r0, r0, r8, rrx
    1478:	000003e1 	andeq	r0, r0, r1, ror #7
    147c:	0000a819 	andeq	sl, r0, r9, lsl r8
    1480:	17000e00 	strne	r0, [r0, -r0, lsl #28]
    1484:	00000b26 	andeq	r0, r0, r6, lsr #22
    1488:	03f30f01 	mvnseq	r0, #4	; 0x4
    148c:	05010000 	streq	r0, [r1]
    1490:	00008c03 	andeq	r8, r0, r3, lsl #24
    1494:	03d10420 	bicseq	r0, r1, #536870912	; 0x20000000
    1498:	2e170000 	wxorcs	wr0, wr7, wr0
    149c:	0100000a 	tsteq	r0, sl
    14a0:	00007913 	andeq	r7, r0, r3, lsl r9
    14a4:	03050100 	movweq	r0, #20736	; 0x5100
    14a8:	20000080 	andcs	r0, r0, r0, lsl #1
    14ac:	000b1517 	andeq	r1, fp, r7, lsl r5
    14b0:	6f120100 	svcvs	0x00120100
    14b4:	01000000 	tsteq	r0, r0
    14b8:	007c0305 	rsbseq	r0, ip, r5, lsl #6
    14bc:	1a002000 	bne	94c4 <__Stack_Size+0x90c4>
    14c0:	02000004 	andeq	r0, r0, #4	; 0x4
    14c4:	00046700 	andeq	r6, r4, r0, lsl #14
    14c8:	00010400 	andeq	r0, r1, r0, lsl #8
    14cc:	01000000 	tsteq	r0, r0
    14d0:	00000bd1 	ldrdeq	r0, [r0], -r1
    14d4:	00000050 	andeq	r0, r0, r0, asr r0
    14d8:	08003800 	stmdaeq	r0, {fp, ip, sp}
    14dc:	080039ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, ip, sp}
    14e0:	0000054d 	andeq	r0, r0, sp, asr #10
    14e4:	07050402 	streq	r0, [r5, -r2, lsl #8]
    14e8:	02000030 	andeq	r0, r0, #48	; 0x30
    14ec:	00460502 	subeq	r0, r6, r2, lsl #10
    14f0:	01020000 	tsteq	r2, r0
    14f4:	00011706 	andeq	r1, r1, r6, lsl #14
    14f8:	33750300 	cmncc	r5, #0	; 0x0
    14fc:	27020032 	smladxcs	r2, r2, r0, r0
    1500:	00000045 	andeq	r0, r0, r5, asr #32
    1504:	81070402 	tsthi	r7, r2, lsl #8
    1508:	03000030 	movweq	r0, #48	; 0x30
    150c:	00363175 	eorseq	r3, r6, r5, ror r1
    1510:	00572802 	subseq	r2, r7, r2, lsl #16
    1514:	02020000 	andeq	r0, r2, #0	; 0x0
    1518:	00019207 	andeq	r9, r1, r7, lsl #4
    151c:	38750300 	ldmdacc	r5!, {r8, r9}^
    1520:	68290200 	stmdavs	r9!, {r9}
    1524:	02000000 	andeq	r0, r0, #0	; 0x0
    1528:	01150801 	tsteq	r5, r1, lsl #16
    152c:	45040000 	strmi	r0, [r4]
    1530:	04000000 	streq	r0, [r0]
    1534:	00000057 	andeq	r0, r0, r7, asr r0
    1538:	39020105 	stmdbcc	r2, {r0, r2, r8}
    153c:	0000008e 	andeq	r0, r0, lr, lsl #1
    1540:	0015a706 	andseq	sl, r5, r6, lsl #14
    1544:	53070000 	movwpl	r0, #28672	; 0x7000
    1548:	01005445 	tsteq	r0, r5, asr #8
    154c:	02010500 	andeq	r0, r1, #0	; 0x0
    1550:	0000a33b 	andeq	sl, r0, fp, lsr r3
    1554:	07ae0600 	streq	r0, [lr, r0, lsl #12]!
    1558:	06000000 	streq	r0, [r0], -r0
    155c:	000007ce 	andeq	r0, r0, lr, asr #15
    1560:	04080001 	streq	r0, [r8], #-1
    1564:	031c0907 	tsteq	ip, #114688	; 0x1c000
    1568:	0119014f 	tsteq	r9, pc, asr #2
    156c:	430a0000 	movwmi	r0, #40960	; 0xa000
    1570:	03004c52 	movweq	r4, #3154	; 0xc52
    1574:	006f0150 	rsbeq	r0, pc, r0, asr r1
    1578:	23020000 	movwcs	r0, #8192	; 0x2000
    157c:	52430a00 	subpl	r0, r3, #0	; 0x0
    1580:	51030048 	tstpl	r3, r8, asr #32
    1584:	00006f01 	andeq	r6, r0, r1, lsl #30
    1588:	04230200 	strteq	r0, [r3], #-512
    158c:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    1590:	01520300 	cmpeq	r2, r0, lsl #6
    1594:	0000006f 	andeq	r0, r0, pc, rrx
    1598:	0a082302 	beq	20a1a8 <__Stack_Size+0x209da8>
    159c:	0052444f 	subseq	r4, r2, pc, asr #8
    15a0:	6f015303 	svcvs	0x00015303
    15a4:	02000000 	andeq	r0, r0, #0	; 0x0
    15a8:	da0b0c23 	ble	2c463c <__Stack_Size+0x2c423c>
    15ac:	03000000 	movweq	r0, #0	; 0x0
    15b0:	006f0154 	rsbeq	r0, pc, r4, asr r1
    15b4:	23020000 	movwcs	r0, #8192	; 0x2000
    15b8:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    15bc:	55030052 	strpl	r0, [r3, #-82]
    15c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    15c4:	14230200 	strtne	r0, [r3], #-512
    15c8:	00024d0b 	andeq	r4, r2, fp, lsl #26
    15cc:	01560300 	cmpeq	r6, r0, lsl #6
    15d0:	0000006f 	andeq	r0, r0, pc, rrx
    15d4:	00182302 	andseq	r2, r8, r2, lsl #6
    15d8:	39031c09 	stmdbcc	r3, {r0, r3, sl, fp, ip}
    15dc:	0001f302 	andeq	pc, r1, r2, lsl #6
    15e0:	52530a00 	subspl	r0, r3, #0	; 0x0
    15e4:	023a0300 	eorseq	r0, sl, #0	; 0x0
    15e8:	00000074 	andeq	r0, r0, r4, ror r0
    15ec:	0b002302 	bleq	a1fc <__Stack_Size+0x9dfc>
    15f0:	000001cf 	andeq	r0, r0, pc, asr #3
    15f4:	4c023b03 	stcmi	11, cr3, [r2], {3}
    15f8:	02000000 	andeq	r0, r0, #0	; 0x0
    15fc:	440a0223 	strmi	r0, [sl], #-547
    1600:	3c030052 	stccc	0, cr0, [r3], {82}
    1604:	00007402 	andeq	r7, r0, r2, lsl #8
    1608:	04230200 	strteq	r0, [r3], #-512
    160c:	0001d90b 	andeq	sp, r1, fp, lsl #18
    1610:	023d0300 	eorseq	r0, sp, #0	; 0x0
    1614:	0000004c 	andeq	r0, r0, ip, asr #32
    1618:	0a062302 	beq	18a228 <__Stack_Size+0x189e28>
    161c:	00525242 	subseq	r5, r2, r2, asr #4
    1620:	74023e03 	strvc	r3, [r2], #-3587
    1624:	02000000 	andeq	r0, r0, #0	; 0x0
    1628:	950b0823 	strls	r0, [fp, #-2083]
    162c:	03000000 	movweq	r0, #0	; 0x0
    1630:	004c023f 	subeq	r0, ip, pc, lsr r2
    1634:	23020000 	movwcs	r0, #8192	; 0x2000
    1638:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    163c:	40030031 	andmi	r0, r3, r1, lsr r0
    1640:	00007402 	andeq	r7, r0, r2, lsl #8
    1644:	0c230200 	sfmeq	f0, 4, [r3]
    1648:	0001e30b 	andeq	lr, r1, fp, lsl #6
    164c:	02410300 	subeq	r0, r1, #0	; 0x0
    1650:	0000004c 	andeq	r0, r0, ip, asr #32
    1654:	0a0e2302 	beq	38a264 <__Stack_Size+0x389e64>
    1658:	00325243 	eorseq	r5, r2, r3, asr #4
    165c:	74024203 	strvc	r4, [r2], #-515
    1660:	02000000 	andeq	r0, r0, #0	; 0x0
    1664:	9f0b1023 	svcls	0x000b1023
    1668:	03000000 	movweq	r0, #0	; 0x0
    166c:	004c0243 	subeq	r0, ip, r3, asr #4
    1670:	23020000 	movwcs	r0, #8192	; 0x2000
    1674:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    1678:	44030033 	strmi	r0, [r3], #-51
    167c:	00007402 	andeq	r7, r0, r2, lsl #8
    1680:	14230200 	strtne	r0, [r3], #-512
    1684:	0001fa0b 	andeq	pc, r1, fp, lsl #20
    1688:	02450300 	subeq	r0, r5, #0	; 0x0
    168c:	0000004c 	andeq	r0, r0, ip, asr #32
    1690:	0b162302 	bleq	58a2a0 <__Stack_Size+0x589ea0>
    1694:	00000a4e 	andeq	r0, r0, lr, asr #20
    1698:	74024603 	strvc	r4, [r2], #-1539
    169c:	02000000 	andeq	r0, r0, #0	; 0x0
    16a0:	040b1823 	streq	r1, [fp], #-2083
    16a4:	03000002 	movweq	r0, #2	; 0x2
    16a8:	004c0247 	subeq	r0, ip, r7, asr #4
    16ac:	23020000 	movwcs	r0, #8192	; 0x2000
    16b0:	100c001a 	andne	r0, ip, sl, lsl r0
    16b4:	02501b04 	subseq	r1, r0, #4096	; 0x1000
    16b8:	d00d0000 	andle	r0, sp, r0
    16bc:	0400000a 	streq	r0, [r0], #-10
    16c0:	00003a1c 	andeq	r3, r0, ip, lsl sl
    16c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    16c8:	000a770d 	andeq	r7, sl, sp, lsl #14
    16cc:	4c1d0400 	cfldrsmi	mvf0, [sp], {0}
    16d0:	02000000 	andeq	r0, r0, #0	; 0x0
    16d4:	df0d0423 	svcle	0x000d0423
    16d8:	0400000a 	streq	r0, [r0], #-10
    16dc:	00004c1e 	andeq	r4, r0, lr, lsl ip
    16e0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    16e4:	0009f90d 	andeq	pc, r9, sp, lsl #18
    16e8:	4c1f0400 	cfldrsmi	mvf0, [pc], {0}
    16ec:	02000000 	andeq	r0, r0, #0	; 0x0
    16f0:	0a0d0823 	beq	343784 <__Stack_Size+0x343384>
    16f4:	0400000b 	streq	r0, [r0], #-11
    16f8:	00004c20 	andeq	r4, r0, r0, lsr #24
    16fc:	0a230200 	beq	8c1f04 <__Stack_Size+0x8c1b04>
    1700:	000a5d0d 	andeq	r5, sl, sp, lsl #26
    1704:	4c210400 	cfstrsmi	mvf0, [r1]
    1708:	02000000 	andeq	r0, r0, #0	; 0x0
    170c:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    1710:	00000a06 	andeq	r0, r0, r6, lsl #20
    1714:	01f32204 	mvnseq	r2, r4, lsl #4
    1718:	010f0000 	mrseq	r0, CPSR
    171c:	00000ba9 	andeq	r0, r0, r9, lsr #23
    1720:	0001b901 	andeq	fp, r1, r1, lsl #18
    1724:	60080038 	andvs	r0, r8, r8, lsr r0
    1728:	8a080038 	bhi	201810 <__Stack_Size+0x201410>
    172c:	92000004 	andls	r0, r0, #4	; 0x4
    1730:	10000002 	andne	r0, r0, r2
    1734:	00000aa3 	andeq	r0, r0, r3, lsr #21
    1738:	003ab801 	eorseq	fp, sl, r1, lsl #16
    173c:	04b50000 	ldrteq	r0, [r5]
    1740:	3a110000 	bcc	441748 <__Stack_Size+0x441348>
    1744:	0100000a 	tsteq	r0, sl
    1748:	000250bb 	strheq	r5, [r2], -fp
    174c:	60910200 	addsvs	r0, r1, r0, lsl #4
    1750:	7b010f00 	blvc	45358 <__Stack_Size+0x44f58>
    1754:	0100000b 	tsteq	r0, fp
    1758:	38600128 	stmdacc	r0!, {r3, r5, r8}^
    175c:	386c0800 	stmdacc	ip!, {fp}^
    1760:	04d30800 	ldrbeq	r0, [r3], #2048
    1764:	02bb0000 	adcseq	r0, fp, #0	; 0x0
    1768:	84100000 	ldrhi	r0, [r0]
    176c:	0100000b 	tsteq	r0, fp
    1770:	00003a27 	andeq	r3, r0, r7, lsr #20
    1774:	0004fe00 	andeq	pc, r4, r0, lsl #28
    1778:	01120000 	tsteq	r2, r0
    177c:	00000b3a 	andeq	r0, r0, sl, lsr fp
    1780:	6c01ad01 	stcvs	13, cr10, [r1], {1}
    1784:	a4080038 	strge	r0, [r8], #-56
    1788:	11080038 	tstne	r8, r8, lsr r0
    178c:	0f000005 	svceq	0x00000005
    1790:	000b6b01 	andeq	r6, fp, r1, lsl #22
    1794:	01640100 	cmneq	r4, r0, lsl #2
    1798:	080038a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, sp}
    179c:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
    17a0:	0000053c 	andeq	r0, r0, ip, lsr r5
    17a4:	000002f9 	strdeq	r0, [r0], -r9
    17a8:	00349610 	eorseq	r9, r4, r0, lsl r6
    17ac:	5e630100 	powpls	f0, f3, f0
    17b0:	5b000000 	blpl	17b8 <__Stack_Size+0x13b8>
    17b4:	00000005 	andeq	r0, r0, r5
    17b8:	0b4b010f 	bleq	12c1bfc <__Stack_Size+0x12c17fc>
    17bc:	7a010000 	bvc	417c4 <__Stack_Size+0x413c4>
    17c0:	0038e801 	eorseq	lr, r8, r1, lsl #16
    17c4:	00396008 	eorseq	r6, r9, r8
    17c8:	00057908 	andeq	r7, r5, r8, lsl #18
    17cc:	00034d00 	andeq	r4, r3, r0, lsl #26
    17d0:	0bcb1000 	bleq	ff2c57d8 <SCS_BASE+0x1f2b77d8>
    17d4:	79010000 	stmdbvc	r1, {}
    17d8:	0000005e 	andeq	r0, r0, lr, asr r0
    17dc:	000005a4 	andeq	r0, r0, r4, lsr #11
    17e0:	64646113 	strbtvs	r6, [r4], #-275
    17e4:	5e790100 	rpwple	f0, f1, f0
    17e8:	b7000000 	strlt	r0, [r0, -r0]
    17ec:	14000005 	strne	r0, [r0], #-5
    17f0:	7c010069 	stcvc	0, cr0, [r1], {105}
    17f4:	0000005e 	andeq	r0, r0, lr, asr r0
    17f8:	000005ca 	andeq	r0, r0, sl, asr #11
    17fc:	000b7215 	andeq	r7, fp, r5, lsl r2
    1800:	5e7c0100 	rpwple	f0, f4, f0
    1804:	dd000000 	stcle	0, cr0, [r0]
    1808:	00000005 	andeq	r0, r0, r5
    180c:	0b9b010f 	bleq	fe6c1c50 <SCS_BASE+0x1e6b3c50>
    1810:	30010000 	andcc	r0, r1, r0
    1814:	00396001 	eorseq	r6, r9, r1
    1818:	0039ec08 	eorseq	lr, r9, r8, lsl #24
    181c:	0005f008 	andeq	pc, r5, r8
    1820:	0003b000 	andeq	fp, r3, r0
    1824:	0bcb1000 	bleq	ff2c582c <SCS_BASE+0x1f2b782c>
    1828:	2f010000 	svccs	0x00010000
    182c:	0000005e 	andeq	r0, r0, lr, asr r0
    1830:	0000061b 	andeq	r0, r0, fp, lsl r6
    1834:	64646113 	strbtvs	r6, [r4], #-275
    1838:	5e2f0100 	sufple	f0, f7, f0
    183c:	39000000 	stmdbcc	r0, {}
    1840:	10000006 	andne	r0, r0, r6
    1844:	00003496 	muleq	r0, r6, r4
    1848:	004c2f01 	subeq	r2, ip, r1, lsl #30
    184c:	064c0000 	strbeq	r0, [ip], -r0
    1850:	69140000 	ldmdbvs	r4, {}
    1854:	4c310100 	ldfmis	f0, [r1]
    1858:	5f000000 	svcpl	0x00000000
    185c:	15000006 	strne	r0, [r0, #-6]
    1860:	00000b72 	andeq	r0, r0, r2, ror fp
    1864:	004c3101 	subeq	r3, ip, r1, lsl #2
    1868:	06880000 	streq	r0, [r8], r0
    186c:	16000000 	strne	r0, [r0], -r0
    1870:	00000068 	andeq	r0, r0, r8, rrx
    1874:	000003c0 	andeq	r0, r0, r0, asr #7
    1878:	0000a317 	andeq	sl, r0, r7, lsl r3
    187c:	18000e00 	stmdane	r0, {r9, sl, fp}
    1880:	000000f5 	strdeq	r0, [r0], -r5
    1884:	03d21b01 	bicseq	r1, r2, #1024	; 0x400
    1888:	05010000 	streq	r0, [r1]
    188c:	0000a403 	andeq	sl, r0, r3, lsl #8
    1890:	03b00420 	movseq	r0, #536870912	; 0x20000000
    1894:	5e160000 	wxorpl	wr0, wr6, wr0
    1898:	e7000000 	str	r0, [r0, -r0]
    189c:	17000003 	strne	r0, [r0, -r3]
    18a0:	000000a3 	andeq	r0, r0, r3, lsr #1
    18a4:	bc18000e 	ldclt	0, cr0, [r8], {14}
    18a8:	0100000b 	tsteq	r0, fp
    18ac:	0003d71c 	andeq	sp, r3, ip, lsl r7
    18b0:	03050100 	movweq	r0, #20736	; 0x5100
    18b4:	200000b3 	strhcs	r0, [r0], -r3
    18b8:	000b8918 	andeq	r8, fp, r8, lsl r9
    18bc:	6f1f0100 	svcvs	0x001f0100
    18c0:	01000000 	tsteq	r0, r0
    18c4:	009c0305 	addseq	r0, ip, r5, lsl #6
    18c8:	59182000 	ldmdbpl	r8, {sp}
    18cc:	0100000b 	tsteq	r0, fp
    18d0:	00003a20 	andeq	r3, r0, r0, lsr #20
    18d4:	03050100 	movweq	r0, #20736	; 0x5100
    18d8:	200000a0 	andcs	r0, r0, r0, lsr #1
    18dc:	00016500 	andeq	r6, r1, r0, lsl #10
    18e0:	b0000200 	andlt	r0, r0, r0, lsl #4
    18e4:	04000005 	streq	r0, [r0], #-5
    18e8:	00000001 	andeq	r0, r0, r1
    18ec:	0c3a0100 	ldfeqs	f0, [sl]
    18f0:	00500000 	subseq	r0, r0, r0
    18f4:	39ec0000 	stmibcc	ip!, {}^
    18f8:	3ad80800 	bcc	ff603900 <SCS_BASE+0x1f5f5900>
    18fc:	064f0800 	strbeq	r0, [pc], -r0, lsl #16
    1900:	04020000 	streq	r0, [r2]
    1904:	00300705 	eorseq	r0, r0, r5, lsl #14
    1908:	05020200 	streq	r0, [r2, #-512]
    190c:	00000046 	andeq	r0, r0, r6, asr #32
    1910:	17060102 	strne	r0, [r6, -r2, lsl #2]
    1914:	02000001 	andeq	r0, r0, #1	; 0x1
    1918:	30810704 	addcc	r0, r1, r4, lsl #14
    191c:	75030000 	strvc	r0, [r3]
    1920:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1924:	00004c28 	andeq	r4, r0, r8, lsr #24
    1928:	07020200 	streq	r0, [r2, -r0, lsl #4]
    192c:	00000192 	muleq	r0, r2, r1
    1930:	15080102 	strne	r0, [r8, #-258]
    1934:	04000001 	streq	r0, [r0], #-1
    1938:	01050704 	tsteq	r5, r4, lsl #14
    193c:	00000bdf 	ldrdeq	r0, [r0], -pc
    1940:	39ec5c01 	stmibcc	ip!, {r0, sl, fp, ip, lr}^
    1944:	39ee0800 	stmibcc	lr!, {fp}^
    1948:	5d010800 	stcpl	8, cr0, [r1]
    194c:	0c080106 	stfeqs	f0, [r8], {6}
    1950:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    1954:	0039f001 	eorseq	pc, r9, r1
    1958:	003a2008 	eorseq	r2, sl, r8
    195c:	00069b08 	andeq	r9, r6, r8, lsl #22
    1960:	00009800 	andeq	r9, r0, r0, lsl #16
    1964:	0c240700 	stceq	7, cr0, [r4]
    1968:	4d010000 	stcmi	0, cr0, [r1]
    196c:	00000041 	andeq	r0, r0, r1, asr #32
    1970:	000006ba 	strheq	r0, [r0], -sl
    1974:	fe010600 	cdp2	6, 0, cr0, cr1, cr0, {0}
    1978:	0100000b 	tsteq	r0, fp
    197c:	3a200140 	bcc	801e84 <__Stack_Size+0x801a84>
    1980:	3a580800 	bcc	1603988 <__Stack_Size+0x1603588>
    1984:	06cd0800 	strbeq	r0, [sp], r0, lsl #16
    1988:	00c10000 	sbceq	r0, r1, r0
    198c:	24070000 	strcs	r0, [r7]
    1990:	0100000c 	tsteq	r0, ip
    1994:	0000413f 	andeq	r4, r0, pc, lsr r1
    1998:	0006f800 	andeq	pc, r6, r0, lsl #16
    199c:	01060000 	tsteq	r6, r0
    19a0:	00000bf0 	strdeq	r0, [r0], -r0
    19a4:	58013101 	stmdapl	r1, {r0, r8, ip, sp}
    19a8:	8c08003a 	stchi	0, cr0, [r8], {58}
    19ac:	1608003a 	undefined
    19b0:	f5000007 	undefined instruction 0xf5000007
    19b4:	07000000 	streq	r0, [r0, -r0]
    19b8:	00000c24 	andeq	r0, r0, r4, lsr #24
    19bc:	00413001 	subeq	r3, r1, r1
    19c0:	07350000 	ldreq	r0, [r5, -r0]!
    19c4:	eb080000 	bl	2019cc <__Stack_Size+0x2015cc>
    19c8:	0100000b 	tsteq	r0, fp
    19cc:	00004132 	andeq	r4, r0, r2, lsr r1
    19d0:	01060000 	tsteq	r6, r0
    19d4:	00000c13 	andeq	r0, r0, r3, lsl ip
    19d8:	8c012201 	sfmhi	f2, 4, [r1], {1}
    19dc:	bc08003a 	stclt	0, cr0, [r8], {58}
    19e0:	5e08003a 	mcrpl	0, 0, r0, cr8, cr10, {1}
    19e4:	2d000007 	stccs	0, cr0, [r0, #-28]
    19e8:	07000001 	streq	r0, [r0, -r1]
    19ec:	00000c24 	andeq	r0, r0, r4, lsr #24
    19f0:	00412101 	subeq	r2, r1, r1, lsl #2
    19f4:	077d0000 	ldrbeq	r0, [sp, -r0]!
    19f8:	eb090000 	bl	241a00 <__Stack_Size+0x241600>
    19fc:	0100000b 	tsteq	r0, fp
    1a00:	00004123 	andeq	r4, r0, r3, lsr #2
    1a04:	00079b00 	andeq	r9, r7, r0, lsl #22
    1a08:	01060000 	tsteq	r6, r0
    1a0c:	00000c2a 	andeq	r0, r0, sl, lsr #24
    1a10:	bc011701 	stclt	7, cr1, [r1], {1}
    1a14:	d808003a 	stmdale	r8, {r1, r3, r4, r5}
    1a18:	ae08003a 	mcrge	0, 0, r0, cr8, cr10, {1}
    1a1c:	56000007 	strpl	r0, [r0], -r7
    1a20:	0a000001 	beq	1a2c <__Stack_Size+0x162c>
    1a24:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1a28:	00411601 	subeq	r1, r1, r1, lsl #12
    1a2c:	07d90000 	ldrbeq	r0, [r9, r0]
    1a30:	0b000000 	bleq	1a38 <__Stack_Size+0x1638>
    1a34:	00000c20 	andeq	r0, r0, r0, lsr #24
    1a38:	00411301 	subeq	r1, r1, r1, lsl #6
    1a3c:	05010000 	streq	r0, [r1]
    1a40:	0000c403 	andeq	ip, r0, r3, lsl #8
    1a44:	02ed0020 	rsceq	r0, sp, #32	; 0x20
    1a48:	00020000 	andeq	r0, r2, r0
    1a4c:	0000065a 	andeq	r0, r0, sl, asr r6
    1a50:	00000104 	andeq	r0, r0, r4, lsl #2
    1a54:	51010000 	tstpl	r1, r0
    1a58:	5000000c 	andpl	r0, r0, ip
    1a5c:	d8000000 	stmdale	r0, {}
    1a60:	a008003a 	andge	r0, r8, sl, lsr r0
    1a64:	fd08003d 	stc2	0, cr0, [r8, #-244]
    1a68:	02000006 	andeq	r0, r0, #6	; 0x6
    1a6c:	30070504 	andcc	r0, r7, r4, lsl #10
    1a70:	02020000 	andeq	r0, r2, #0	; 0x0
    1a74:	00004605 	andeq	r4, r0, r5, lsl #12
    1a78:	06010200 	streq	r0, [r1], -r0, lsl #4
    1a7c:	00000117 	andeq	r0, r0, r7, lsl r1
    1a80:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1a84:	45270200 	strmi	r0, [r7, #-512]!
    1a88:	02000000 	andeq	r0, r0, #0	; 0x0
    1a8c:	30810704 	addcc	r0, r1, r4, lsl #14
    1a90:	75030000 	strvc	r0, [r3]
    1a94:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1a98:	00005728 	andeq	r5, r0, r8, lsr #14
    1a9c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1aa0:	00000192 	muleq	r0, r2, r1
    1aa4:	00387503 	eorseq	r7, r8, r3, lsl #10
    1aa8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1aac:	01020000 	tsteq	r2, r0
    1ab0:	00011508 	andeq	r1, r1, r8, lsl #10
    1ab4:	00450400 	subeq	r0, r5, r0, lsl #8
    1ab8:	01050000 	tsteq	r5, r0
    1abc:	00893b02 	addeq	r3, r9, r2, lsl #22
    1ac0:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
    1ac4:	00000007 	andeq	r0, r0, r7
    1ac8:	0007ce06 	andeq	ip, r7, r6, lsl #28
    1acc:	07000100 	streq	r0, [r0, -r0, lsl #2]
    1ad0:	00000930 	andeq	r0, r0, r0, lsr r9
    1ad4:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    1ad8:	50080000 	andpl	r0, r8, r0
    1adc:	01b32503 	undefined instruction 0x01b32503
    1ae0:	53090000 	movwpl	r0, #36864	; 0x9000
    1ae4:	26030052 	undefined
    1ae8:	0000006f 	andeq	r0, r0, pc, rrx
    1aec:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    1af0:	00315243 	eorseq	r5, r1, r3, asr #4
    1af4:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    1af8:	23020000 	movwcs	r0, #8192	; 0x2000
    1afc:	52430904 	subpl	r0, r3, #65536	; 0x10000
    1b00:	28030032 	stmdacs	r3, {r1, r4, r5}
    1b04:	0000006f 	andeq	r0, r0, pc, rrx
    1b08:	0a082302 	beq	20a718 <__Stack_Size+0x20a318>
    1b0c:	00000d18 	andeq	r0, r0, r8, lsl sp
    1b10:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    1b14:	23020000 	movwcs	r0, #8192	; 0x2000
    1b18:	0d1e0a0c 	fldseq	s0, [lr, #-48]
    1b1c:	2a030000 	bcs	c1b24 <__Stack_Size+0xc1724>
    1b20:	0000006f 	andeq	r0, r0, pc, rrx
    1b24:	0a102302 	beq	40a734 <__Stack_Size+0x40a334>
    1b28:	00000cc2 	andeq	r0, r0, r2, asr #25
    1b2c:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    1b30:	23020000 	movwcs	r0, #8192	; 0x2000
    1b34:	0cc80a14 	fstmiaseq	r8, {s1-s20}
    1b38:	2c030000 	stccs	0, cr0, [r3], {0}
    1b3c:	0000006f 	andeq	r0, r0, pc, rrx
    1b40:	0a182302 	beq	60a750 <__Stack_Size+0x60a350>
    1b44:	00000cce 	andeq	r0, r0, lr, asr #25
    1b48:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    1b4c:	23020000 	movwcs	r0, #8192	; 0x2000
    1b50:	0cd40a1c 	fldmiaseq	r4, {s1-s28}
    1b54:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1b58:	0000006f 	andeq	r0, r0, pc, rrx
    1b5c:	09202302 	stmdbeq	r0!, {r1, r8, r9, sp}
    1b60:	00525448 	subseq	r5, r2, r8, asr #8
    1b64:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    1b68:	23020000 	movwcs	r0, #8192	; 0x2000
    1b6c:	544c0924 	strbpl	r0, [ip], #-2340
    1b70:	30030052 	andcc	r0, r3, r2, asr r0
    1b74:	0000006f 	andeq	r0, r0, pc, rrx
    1b78:	0a282302 	beq	a0a788 <__Stack_Size+0xa0a388>
    1b7c:	00000cf4 	strdeq	r0, [r0], -r4
    1b80:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    1b84:	23020000 	movwcs	r0, #8192	; 0x2000
    1b88:	0cf90a2c 	fldmiaseq	r9!, {s1-s44}
    1b8c:	32030000 	andcc	r0, r3, #0	; 0x0
    1b90:	0000006f 	andeq	r0, r0, pc, rrx
    1b94:	0a302302 	beq	c0a7a4 <__Stack_Size+0xc0a3a4>
    1b98:	00000cfe 	strdeq	r0, [r0], -lr
    1b9c:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    1ba0:	23020000 	movwcs	r0, #8192	; 0x2000
    1ba4:	0c970a34 	fldmiaseq	r7, {s0-s51}
    1ba8:	34030000 	strcc	r0, [r3]
    1bac:	0000006f 	andeq	r0, r0, pc, rrx
    1bb0:	0a382302 	beq	e0a7c0 <__Stack_Size+0xe0a3c0>
    1bb4:	00000cae 	andeq	r0, r0, lr, lsr #25
    1bb8:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    1bbc:	23020000 	movwcs	r0, #8192	; 0x2000
    1bc0:	0cb30a3c 	fldmiaseq	r3!, {s0-s59}
    1bc4:	36030000 	strcc	r0, [r3], -r0
    1bc8:	0000006f 	andeq	r0, r0, pc, rrx
    1bcc:	0a402302 	beq	100a7dc <__Stack_Size+0x100a3dc>
    1bd0:	00000cb8 	strheq	r0, [r0], -r8
    1bd4:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    1bd8:	23020000 	movwcs	r0, #8192	; 0x2000
    1bdc:	0cbd0a44 	fldmiaseq	sp!, {s0-s67}
    1be0:	38030000 	stmdacc	r3, {}
    1be4:	0000006f 	andeq	r0, r0, pc, rrx
    1be8:	09482302 	stmdbeq	r8, {r1, r8, r9, sp}^
    1bec:	03005244 	movweq	r5, #580	; 0x244
    1bf0:	00006f39 	andeq	r6, r0, r9, lsr pc
    1bf4:	4c230200 	sfmmi	f0, 4, [r3]
    1bf8:	07040b00 	streq	r0, [r4, -r0, lsl #22]
    1bfc:	4f031c0c 	svcmi	0x00031c0c
    1c00:	00022901 	andeq	r2, r2, r1, lsl #18
    1c04:	52430d00 	subpl	r0, r3, #0	; 0x0
    1c08:	5003004c 	andpl	r0, r3, ip, asr #32
    1c0c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1c10:	00230200 	eoreq	r0, r3, r0, lsl #4
    1c14:	4852430d 	ldmdami	r2, {r0, r2, r3, r8, r9, lr}^
    1c18:	01510300 	cmpeq	r1, r0, lsl #6
    1c1c:	0000006f 	andeq	r0, r0, pc, rrx
    1c20:	0d042302 	stceq	3, cr2, [r4, #-8]
    1c24:	00524449 	subseq	r4, r2, r9, asr #8
    1c28:	6f015203 	svcvs	0x00015203
    1c2c:	02000000 	andeq	r0, r0, #0	; 0x0
    1c30:	4f0d0823 	svcmi	0x000d0823
    1c34:	03005244 	movweq	r5, #580	; 0x244
    1c38:	006f0153 	rsbeq	r0, pc, r3, asr r1
    1c3c:	23020000 	movwcs	r0, #8192	; 0x2000
    1c40:	00da0e0c 	sbcseq	r0, sl, ip, lsl #28
    1c44:	54030000 	strpl	r0, [r3]
    1c48:	00006f01 	andeq	r6, r0, r1, lsl #30
    1c4c:	10230200 	eorne	r0, r3, r0, lsl #4
    1c50:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    1c54:	01550300 	cmpeq	r5, r0, lsl #6
    1c58:	0000006f 	andeq	r0, r0, pc, rrx
    1c5c:	0e142302 	cdpeq	3, 1, cr2, cr4, cr2, {0}
    1c60:	0000024d 	andeq	r0, r0, sp, asr #4
    1c64:	6f015603 	svcvs	0x00015603
    1c68:	02000000 	andeq	r0, r0, #0	; 0x0
    1c6c:	08001823 	stmdaeq	r0, {r0, r1, r5, fp, ip}
    1c70:	861b0414 	undefined
    1c74:	0a000002 	beq	1c84 <__Stack_Size+0x1884>
    1c78:	00000c8e 	andeq	r0, r0, lr, lsl #25
    1c7c:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1c80:	23020000 	movwcs	r0, #8192	; 0x2000
    1c84:	0c7d0a00 	ldcleq	10, cr0, [sp]
    1c88:	1d040000 	stcne	0, cr0, [r4]
    1c8c:	00000089 	andeq	r0, r0, r9, lsl #1
    1c90:	0a042302 	beq	10a8a0 <__Stack_Size+0x10a4a0>
    1c94:	00000c5f 	andeq	r0, r0, pc, asr ip
    1c98:	00891e04 	addeq	r1, r9, r4, lsl #28
    1c9c:	23020000 	movwcs	r0, #8192	; 0x2000
    1ca0:	0d030a05 	fstseq	s0, [r3, #-20]
    1ca4:	1f040000 	svcne	0x00040000
    1ca8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1cac:	0a082302 	beq	20a8bc <__Stack_Size+0x20a4bc>
    1cb0:	00000d3e 	andeq	r0, r0, lr, lsr sp
    1cb4:	003a2004 	eorseq	r2, sl, r4
    1cb8:	23020000 	movwcs	r0, #8192	; 0x2000
    1cbc:	0d240a0c 	fstmdbseq	r4!, {s0-s11}
    1cc0:	21040000 	tstcs	r4, r0
    1cc4:	0000005e 	andeq	r0, r0, lr, asr r0
    1cc8:	00102302 	andseq	r2, r0, r2, lsl #6
    1ccc:	000ce407 	andeq	lr, ip, r7, lsl #8
    1cd0:	29220400 	stmdbcs	r2!, {sl}
    1cd4:	0f000002 	svceq	0x00000002
    1cd8:	000d3501 	andeq	r3, sp, r1, lsl #10
    1cdc:	d8c10100 	stmiale	r1, {r8}^
    1ce0:	5808003a 	stmdapl	r8, {r1, r3, r4, r5}
    1ce4:	ec08003b 	stc	0, cr0, [r8], {59}
    1ce8:	b8000007 	stmdalt	r0, {r0, r1, r2}
    1cec:	10000002 	andne	r0, r0, r2
    1cf0:	00000c9c 	muleq	r0, ip, ip
    1cf4:	0286c201 	addeq	ip, r6, #268435456	; 0x10000000
    1cf8:	91020000 	tstls	r2, r0
    1cfc:	01110064 	tsteq	r1, r4, rrx
    1d00:	00000cda 	ldrdeq	r0, [r0], -sl
    1d04:	4c010e01 	stcmi	14, cr0, [r1], {1}
    1d08:	58000000 	stmdapl	r0, {}
    1d0c:	a008003b 	andge	r0, r8, fp, lsr r0
    1d10:	1708003d 	smladxne	r8, sp, r0, r0
    1d14:	12000008 	andne	r0, r0, #8	; 0x8
    1d18:	00000c76 	andeq	r0, r0, r6, ror ip
    1d1c:	005e0d01 	subseq	r0, lr, r1, lsl #26
    1d20:	08360000 	ldmdaeq	r6!, {}
    1d24:	bd130000 	ldclt	0, cr0, [r3]
    1d28:	01000001 	tsteq	r0, r1
    1d2c:	00004c0f 	andeq	r4, r0, pc, lsl #24
    1d30:	00088b00 	andeq	r8, r8, r0, lsl #22
    1d34:	1b000000 	blne	1d3c <__Stack_Size+0x193c>
    1d38:	0200000b 	andeq	r0, r0, #11	; 0xb
    1d3c:	00076800 	andeq	r6, r7, r0, lsl #16
    1d40:	00010400 	andeq	r0, r1, r0, lsl #8
    1d44:	01000000 	tsteq	r0, r0
    1d48:	00000dc4 	andeq	r0, r0, r4, asr #27
    1d4c:	00000050 	andeq	r0, r0, r0, asr r0
    1d50:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
    1d54:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
    1d58:	000007f9 	strdeq	r0, [r0], -r9
    1d5c:	07050402 	streq	r0, [r5, -r2, lsl #8]
    1d60:	02000030 	andeq	r0, r0, #48	; 0x30
    1d64:	00460502 	subeq	r0, r6, r2, lsl #10
    1d68:	01020000 	tsteq	r2, r0
    1d6c:	00011706 	andeq	r1, r1, r6, lsl #14
    1d70:	33750300 	cmncc	r5, #0	; 0x0
    1d74:	27020032 	smladxcs	r2, r2, r0, r0
    1d78:	00000045 	andeq	r0, r0, r5, asr #32
    1d7c:	81070402 	tsthi	r7, r2, lsl #8
    1d80:	03000030 	movweq	r0, #48	; 0x30
    1d84:	00363175 	eorseq	r3, r6, r5, ror r1
    1d88:	00572802 	subseq	r2, r7, r2, lsl #16
    1d8c:	02020000 	andeq	r0, r2, #0	; 0x0
    1d90:	00019207 	andeq	r9, r1, r7, lsl #4
    1d94:	38750300 	ldmdacc	r5!, {r8, r9}^
    1d98:	68290200 	stmdavs	r9!, {r9}
    1d9c:	02000000 	andeq	r0, r0, #0	; 0x0
    1da0:	01150801 	tsteq	r5, r1, lsl #16
    1da4:	45040000 	strmi	r0, [r4]
    1da8:	05000000 	streq	r0, [r0]
    1dac:	89390201 	ldmdbhi	r9!, {r0, r9}
    1db0:	06000000 	streq	r0, [r0], -r0
    1db4:	000015a7 	andeq	r1, r0, r7, lsr #11
    1db8:	45530700 	ldrbmi	r0, [r3, #-1792]
    1dbc:	00010054 	andeq	r0, r1, r4, asr r0
    1dc0:	001eec08 	andseq	lr, lr, r8, lsl #24
    1dc4:	74390200 	ldrtvc	r0, [r9], #-512
    1dc8:	08000000 	stmdaeq	r0, {}
    1dcc:	00001ce6 	andeq	r1, r0, r6, ror #25
    1dd0:	00743902 	rsbseq	r3, r4, r2, lsl #18
    1dd4:	01050000 	tsteq	r5, r0
    1dd8:	00b43b02 	adcseq	r3, r4, r2, lsl #22
    1ddc:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
    1de0:	00000007 	andeq	r0, r0, r7
    1de4:	0007ce06 	andeq	ip, r7, r6, lsl #28
    1de8:	08000100 	stmdaeq	r0, {r8}
    1dec:	00000930 	andeq	r0, r0, r0, lsr r9
    1df0:	009f3b02 	addseq	r3, pc, r2, lsl #22
    1df4:	50090000 	andpl	r0, r9, r0
    1df8:	01de2503 	bicseq	r2, lr, r3, lsl #10
    1dfc:	530a0000 	movwpl	r0, #40960	; 0xa000
    1e00:	26030052 	undefined
    1e04:	0000006f 	andeq	r0, r0, pc, rrx
    1e08:	0a002302 	beq	aa18 <__Stack_Size+0xa618>
    1e0c:	00315243 	eorseq	r5, r1, r3, asr #4
    1e10:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    1e14:	23020000 	movwcs	r0, #8192	; 0x2000
    1e18:	52430a04 	subpl	r0, r3, #16384	; 0x4000
    1e1c:	28030032 	stmdacs	r3, {r1, r4, r5}
    1e20:	0000006f 	andeq	r0, r0, pc, rrx
    1e24:	0b082302 	bleq	20aa34 <__Stack_Size+0x20a634>
    1e28:	00000d18 	andeq	r0, r0, r8, lsl sp
    1e2c:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    1e30:	23020000 	movwcs	r0, #8192	; 0x2000
    1e34:	0d1e0b0c 	vldreq	d0, [lr, #-48]
    1e38:	2a030000 	bcs	c1e40 <__Stack_Size+0xc1a40>
    1e3c:	0000006f 	andeq	r0, r0, pc, rrx
    1e40:	0b102302 	bleq	40aa50 <__Stack_Size+0x40a650>
    1e44:	00000cc2 	andeq	r0, r0, r2, asr #25
    1e48:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    1e4c:	23020000 	movwcs	r0, #8192	; 0x2000
    1e50:	0cc80b14 	vstmiaeq	r8, {d16-d25}
    1e54:	2c030000 	stccs	0, cr0, [r3], {0}
    1e58:	0000006f 	andeq	r0, r0, pc, rrx
    1e5c:	0b182302 	bleq	60aa6c <__Stack_Size+0x60a66c>
    1e60:	00000cce 	andeq	r0, r0, lr, asr #25
    1e64:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    1e68:	23020000 	movwcs	r0, #8192	; 0x2000
    1e6c:	0cd40b1c 	vldmiaeq	r4, {d16-d29}
    1e70:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1e74:	0000006f 	andeq	r0, r0, pc, rrx
    1e78:	0a202302 	beq	80aa88 <__Stack_Size+0x80a688>
    1e7c:	00525448 	subseq	r5, r2, r8, asr #8
    1e80:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    1e84:	23020000 	movwcs	r0, #8192	; 0x2000
    1e88:	544c0a24 	strbpl	r0, [ip], #-2596
    1e8c:	30030052 	andcc	r0, r3, r2, asr r0
    1e90:	0000006f 	andeq	r0, r0, pc, rrx
    1e94:	0b282302 	bleq	a0aaa4 <__Stack_Size+0xa0a6a4>
    1e98:	00000cf4 	strdeq	r0, [r0], -r4
    1e9c:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    1ea0:	23020000 	movwcs	r0, #8192	; 0x2000
    1ea4:	0cf90b2c 	vldmiaeq	r9!, {d16-<overflow reg d37>}
    1ea8:	32030000 	andcc	r0, r3, #0	; 0x0
    1eac:	0000006f 	andeq	r0, r0, pc, rrx
    1eb0:	0b302302 	bleq	c0aac0 <__Stack_Size+0xc0a6c0>
    1eb4:	00000cfe 	strdeq	r0, [r0], -lr
    1eb8:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    1ebc:	23020000 	movwcs	r0, #8192	; 0x2000
    1ec0:	0c970b34 	vldmiaeq	r7, {d0-d25}
    1ec4:	34030000 	strcc	r0, [r3]
    1ec8:	0000006f 	andeq	r0, r0, pc, rrx
    1ecc:	0b382302 	bleq	e0aadc <__Stack_Size+0xe0a6dc>
    1ed0:	00000cae 	andeq	r0, r0, lr, lsr #25
    1ed4:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    1ed8:	23020000 	movwcs	r0, #8192	; 0x2000
    1edc:	0cb30b3c 	vldmiaeq	r3!, {d0-d29}
    1ee0:	36030000 	strcc	r0, [r3], -r0
    1ee4:	0000006f 	andeq	r0, r0, pc, rrx
    1ee8:	0b402302 	bleq	100aaf8 <__Stack_Size+0x100a6f8>
    1eec:	00000cb8 	strheq	r0, [r0], -r8
    1ef0:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    1ef4:	23020000 	movwcs	r0, #8192	; 0x2000
    1ef8:	0cbd0b44 	vldmiaeq	sp!, {d0-<overflow reg d33>}
    1efc:	38030000 	stmdacc	r3, {}
    1f00:	0000006f 	andeq	r0, r0, pc, rrx
    1f04:	0a482302 	beq	120ab14 <__Stack_Size+0x120a714>
    1f08:	03005244 	movweq	r5, #580	; 0x244
    1f0c:	00006f39 	andeq	r6, r0, r9, lsr pc
    1f10:	4c230200 	sfmmi	f0, 4, [r3]
    1f14:	116d0800 	cmnne	sp, r0, lsl #16
    1f18:	3a030000 	bcc	c1f20 <__Stack_Size+0xc1b20>
    1f1c:	000000bf 	strheq	r0, [r0], -pc
    1f20:	0907040c 	stmdbeq	r7, {r2, r3, sl}
    1f24:	491b0414 	ldmdbmi	fp, {r2, r4, sl}
    1f28:	0b000002 	bleq	1f38 <__Stack_Size+0x1b38>
    1f2c:	00000c8e 	andeq	r0, r0, lr, lsl #25
    1f30:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1f34:	23020000 	movwcs	r0, #8192	; 0x2000
    1f38:	0c7d0b00 	ldcleq	11, cr0, [sp]
    1f3c:	1d040000 	stcne	0, cr0, [r4]
    1f40:	000000b4 	strheq	r0, [r0], -r4
    1f44:	0b042302 	bleq	10ab54 <__Stack_Size+0x10a754>
    1f48:	00000c5f 	andeq	r0, r0, pc, asr ip
    1f4c:	00b41e04 	adcseq	r1, r4, r4, lsl #28
    1f50:	23020000 	movwcs	r0, #8192	; 0x2000
    1f54:	0d030b05 	vstreq	d0, [r3, #-20]
    1f58:	1f040000 	svcne	0x00040000
    1f5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1f60:	0b082302 	bleq	20ab70 <__Stack_Size+0x20a770>
    1f64:	00000d3e 	andeq	r0, r0, lr, lsr sp
    1f68:	003a2004 	eorseq	r2, sl, r4
    1f6c:	23020000 	movwcs	r0, #8192	; 0x2000
    1f70:	0d240b0c 	vstmdbeq	r4!, {d0-d5}
    1f74:	21040000 	tstcs	r4, r0
    1f78:	0000005e 	andeq	r0, r0, lr, asr r0
    1f7c:	00102302 	andseq	r2, r0, r2, lsl #6
    1f80:	000ce408 	andeq	lr, ip, r8, lsl #8
    1f84:	ec220400 	cfstrs	mvf0, [r2]
    1f88:	0d000001 	stceq	0, cr0, [r0, #-4]
    1f8c:	00117901 	andseq	r7, r1, r1, lsl #18
    1f90:	01af0100 	undefined instruction 0x01af0100
    1f94:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
    1f98:	08003de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip, sp}
    1f9c:	02a05d01 	adceq	r5, r0, #64	; 0x40
    1fa0:	4c0e0000 	stcmi	0, cr0, [lr], {0}
    1fa4:	0100000d 	tsteq	r0, sp
    1fa8:	0002a0ae 	andeq	sl, r2, lr, lsr #1
    1fac:	0e500100 	rdfeqs	f0, f0, f0
    1fb0:	00001157 	andeq	r1, r0, r7, asr r1
    1fb4:	02a6ae01 	adceq	sl, r6, #16	; 0x10
    1fb8:	51010000 	tstpl	r1, r0
    1fbc:	000d510f 	andeq	r5, sp, pc, lsl #2
    1fc0:	3ab00100 	bcc	fec023c8 <SCS_BASE+0x1ebf43c8>
    1fc4:	e0000000 	and	r0, r0, r0
    1fc8:	10000008 	andne	r0, r0, r8
    1fcc:	00001019 	andeq	r1, r0, r9, lsl r0
    1fd0:	005eb101 	subseq	fp, lr, r1, lsl #2
    1fd4:	11000000 	tstne	r0, r0
    1fd8:	0001de04 	andeq	sp, r1, r4, lsl #28
    1fdc:	49041100 	stmdbmi	r4, {r8, ip}
    1fe0:	0d000002 	stceq	0, cr0, [r0, #-8]
    1fe4:	0010c301 	andseq	ip, r0, r1, lsl #6
    1fe8:	01ec0100 	mvneq	r0, r0, lsl #2
    1fec:	08003de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip, sp}
    1ff0:	08003dfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    1ff4:	02d15d01 	sbcseq	r5, r1, #64	; 0x40
    1ff8:	570e0000 	strpl	r0, [lr, -r0]
    1ffc:	01000011 	tsteq	r0, r1, lsl r0
    2000:	0002a6eb 	andeq	sl, r2, fp, ror #13
    2004:	00500100 	subseq	r0, r0, r0, lsl #2
    2008:	0ded0112 	stfeqe	f0, [sp, #72]!
    200c:	0b010000 	bleq	42014 <__Stack_Size+0x41c14>
    2010:	3dfc0101 	ldfcce	f0, [ip, #4]!
    2014:	3e100800 	cdpcc	8, 1, cr0, cr0, cr0, {0}
    2018:	5d010800 	stcpl	8, cr0, [r1]
    201c:	00000306 	andeq	r0, r0, r6, lsl #6
    2020:	000d4c13 	andeq	r4, sp, r3, lsl ip
    2024:	010a0100 	tsteq	sl, r0, lsl #2
    2028:	000002a0 	andeq	r0, r0, r0, lsr #5
    202c:	55135001 	ldrpl	r5, [r3, #-1]
    2030:	0100000e 	tsteq	r0, lr
    2034:	00b4010a 	adcseq	r0, r4, sl, lsl #2
    2038:	51010000 	tstpl	r1, r0
    203c:	9c011200 	sfmls	f1, 4, [r1], {0}
    2040:	01000011 	tsteq	r0, r1, lsl r0
    2044:	10010127 	andne	r0, r1, r7, lsr #2
    2048:	2408003e 	strcs	r0, [r8], #-62
    204c:	0108003e 	tsteq	r8, lr, lsr r0
    2050:	00033b5d 	andeq	r3, r3, sp, asr fp
    2054:	0d4c1300 	stcleq	3, cr1, [ip]
    2058:	26010000 	strcs	r0, [r1], -r0
    205c:	0002a001 	andeq	sl, r2, r1
    2060:	13500100 	cmpne	r0, #0	; 0x0
    2064:	00000e55 	andeq	r0, r0, r5, asr lr
    2068:	b4012601 	strlt	r2, [r1], #-1537
    206c:	01000000 	tsteq	r0, r0
    2070:	01120051 	tsteq	r2, r1, asr r0
    2074:	00000d6f 	andeq	r0, r0, pc, ror #26
    2078:	01014801 	tsteq	r1, r1, lsl #16
    207c:	08003e24 	stmdaeq	r0, {r2, r5, r9, sl, fp, ip, sp}
    2080:	08003e3a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, fp, ip, sp}
    2084:	038e5d01 	orreq	r5, lr, #64	; 0x40
    2088:	4c130000 	ldcmi	0, cr0, [r3], {0}
    208c:	0100000d 	tsteq	r0, sp
    2090:	02a00147 	adceq	r0, r0, #-1073741807	; 0xc0000011
    2094:	50010000 	andpl	r0, r1, r0
    2098:	000eee14 	andeq	lr, lr, r4, lsl lr
    209c:	01470100 	cmpeq	r7, r0, lsl #2
    20a0:	0000004c 	andeq	r0, r0, ip, asr #32
    20a4:	00000914 	andeq	r0, r0, r4, lsl r9
    20a8:	000e5513 	andeq	r5, lr, r3, lsl r5
    20ac:	01470100 	cmpeq	r7, r0, lsl #2
    20b0:	000000b4 	strheq	r0, [r0], -r4
    20b4:	66155201 	ldrvs	r5, [r5], -r1, lsl #4
    20b8:	01000011 	tsteq	r0, r1, lsl r0
    20bc:	005e0149 	subseq	r0, lr, r9, asr #2
    20c0:	51010000 	tstpl	r1, r0
    20c4:	42011200 	andmi	r1, r1, #0	; 0x0
    20c8:	01000011 	tsteq	r0, r1, lsl r0
    20cc:	3c010167 	stfccs	f0, [r1], {103}
    20d0:	4608003e 	undefined
    20d4:	0108003e 	tsteq	r8, lr, lsr r0
    20d8:	0003b55d 	andeq	fp, r3, sp, asr r5
    20dc:	0d4c1300 	stcleq	3, cr1, [ip]
    20e0:	66010000 	strvs	r0, [r1], -r0
    20e4:	0002a001 	andeq	sl, r2, r1
    20e8:	00500100 	subseq	r0, r0, r0, lsl #2
    20ec:	0e2e0116 	mcreq	1, 1, r0, cr14, cr6, {0}
    20f0:	77010000 	strvc	r0, [r1, -r0]
    20f4:	00890101 	addeq	r0, r9, r1, lsl #2
    20f8:	3e480000 	cdpcc	0, 4, cr0, cr8, cr0, {0}
    20fc:	3e520800 	cdpcc	8, 5, cr0, cr2, cr0, {0}
    2100:	5d010800 	stcpl	8, cr0, [r1]
    2104:	000003ee 	andeq	r0, r0, lr, ror #7
    2108:	000d4c14 	andeq	r4, sp, r4, lsl ip
    210c:	01760100 	cmneq	r6, r0, lsl #2
    2110:	000002a0 	andeq	r0, r0, r0, lsr #5
    2114:	00000927 	andeq	r0, r0, r7, lsr #18
    2118:	00104217 	andseq	r4, r0, r7, lsl r2
    211c:	01780100 	cmneq	r8, r0, lsl #2
    2120:	00000089 	andeq	r0, r0, r9, lsl #1
    2124:	04011200 	streq	r1, [r1], #-512
    2128:	01000010 	tsteq	r0, r0, lsl r0
    212c:	54010195 	strpl	r0, [r1], #-405
    2130:	5e08003e 	mcrpl	0, 0, r0, cr8, cr14, {1}
    2134:	0108003e 	tsteq	r8, lr, lsr r0
    2138:	0004155d 	andeq	r1, r4, sp, asr r5
    213c:	0d4c1300 	stcleq	3, cr1, [ip]
    2140:	94010000 	strls	r0, [r1]
    2144:	0002a001 	andeq	sl, r2, r1
    2148:	00500100 	subseq	r0, r0, r0, lsl #2
    214c:	10290116 	eorne	r0, r9, r6, lsl r1
    2150:	a5010000 	strge	r0, [r1]
    2154:	00890101 	addeq	r0, r9, r1, lsl #2
    2158:	3e600000 	cdpcc	0, 6, cr0, cr0, cr0, {0}
    215c:	3e6a0800 	cdpcc	8, 6, cr0, cr10, cr0, {0}
    2160:	5d010800 	stcpl	8, cr0, [r1]
    2164:	0000044e 	andeq	r0, r0, lr, asr #8
    2168:	000d4c14 	andeq	r4, sp, r4, lsl ip
    216c:	01a40100 	undefined instruction 0x01a40100
    2170:	000002a0 	andeq	r0, r0, r0, lsr #5
    2174:	0000093a 	andeq	r0, r0, sl, lsr r9
    2178:	00104217 	andseq	r4, r0, r7, lsl r2
    217c:	01a60100 	undefined instruction 0x01a60100
    2180:	00000089 	andeq	r0, r0, r9, lsl #1
    2184:	4c011200 	sfmmi	f1, 4, [r1], {0}
    2188:	01000010 	tsteq	r0, r0, lsl r0
    218c:	6c0101c5 	stfvss	f0, [r1], {197}
    2190:	8008003e 	andhi	r0, r8, lr, lsr r0
    2194:	0108003e 	tsteq	r8, lr, lsr r0
    2198:	0004835d 	andeq	r8, r4, sp, asr r3
    219c:	0d4c1300 	stcleq	3, cr1, [ip]
    21a0:	c4010000 	strgt	r0, [r1]
    21a4:	0002a001 	andeq	sl, r2, r1
    21a8:	13500100 	cmpne	r0, #0	; 0x0
    21ac:	00000e55 	andeq	r0, r0, r5, asr lr
    21b0:	b401c401 	strlt	ip, [r1], #-1025
    21b4:	01000000 	tsteq	r0, r0
    21b8:	01160051 	tsteq	r6, r1, asr r0
    21bc:	00000f31 	andeq	r0, r0, r1, lsr pc
    21c0:	0101e001 	tsteq	r1, r1
    21c4:	00000089 	andeq	r0, r0, r9, lsl #1
    21c8:	08003e80 	stmdaeq	r0, {r7, r9, sl, fp, ip, sp}
    21cc:	08003e8a 	stmdaeq	r0, {r1, r3, r7, r9, sl, fp, ip, sp}
    21d0:	04bc5d01 	ldrteq	r5, [ip], #3329
    21d4:	4c140000 	ldcmi	0, cr0, [r4], {0}
    21d8:	0100000d 	tsteq	r0, sp
    21dc:	02a001df 	adceq	r0, r0, #-1073741769	; 0xc0000037
    21e0:	094d0000 	stmdbeq	sp, {}^
    21e4:	42170000 	andsmi	r0, r7, #0	; 0x0
    21e8:	01000010 	tsteq	r0, r0, lsl r0
    21ec:	008901e1 	addeq	r0, r9, r1, ror #3
    21f0:	12000000 	andne	r0, r0, #0	; 0x0
    21f4:	000eb801 	andeq	fp, lr, r1, lsl #16
    21f8:	02010100 	andeq	r0, r1, #0	; 0x0
    21fc:	003e8c01 	eorseq	r8, lr, r1, lsl #24
    2200:	003e9c08 	eorseq	r9, lr, r8, lsl #24
    2204:	0d5d0108 	ldfeqe	f0, [sp, #-32]
    2208:	13000005 	movwne	r0, #5	; 0x5
    220c:	00000d4c 	andeq	r0, r0, ip, asr #26
    2210:	a0020001 	andge	r0, r2, r1
    2214:	01000002 	tsteq	r0, r2
    2218:	0de61450 	cfstrdeq	mvd1, [r6, #320]!
    221c:	00010000 	andeq	r0, r1, r0
    2220:	00005e02 	andeq	r5, r0, r2, lsl #28
    2224:	00096000 	andeq	r6, r9, r0
    2228:	0d511500 	cfldr64eq	mvdx1, [r1]
    222c:	02010000 	andeq	r0, r1, #0	; 0x0
    2230:	00003a02 	andeq	r3, r0, r2, lsl #20
    2234:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
    2238:	00001019 	andeq	r1, r0, r9, lsl r0
    223c:	3a020301 	bcc	82e48 <__Stack_Size+0x82a48>
    2240:	00000000 	andeq	r0, r0, r0
    2244:	11320112 	teqne	r2, r2, lsl r1
    2248:	20010000 	andcs	r0, r1, r0
    224c:	3e9c0102 	fmlcce	f0, f4, f2
    2250:	3eb00800 	cdpcc	8, 11, cr0, cr0, cr0, {0}
    2254:	5d010800 	stcpl	8, cr0, [r1]
    2258:	00000542 	andeq	r0, r0, r2, asr #10
    225c:	000d4c13 	andeq	r4, sp, r3, lsl ip
    2260:	021f0100 	andseq	r0, pc, #0	; 0x0
    2264:	000002a0 	andeq	r0, r0, r0, lsr #5
    2268:	55135001 	ldrpl	r5, [r3, #-1]
    226c:	0100000e 	tsteq	r0, lr
    2270:	00b4021f 	adcseq	r0, r4, pc, lsl r2
    2274:	51010000 	tstpl	r1, r0
    2278:	84011800 	strhi	r1, [r1], #-2048
    227c:	0100000e 	tsteq	r0, lr
    2280:	b001025b 	andlt	r0, r1, fp, asr r2
    2284:	4608003e 	undefined
    2288:	7308003f 	movwvc	r0, #32831	; 0x803f
    228c:	b7000009 	strlt	r0, [r0, -r9]
    2290:	13000005 	movwne	r0, #5	; 0x5
    2294:	00000d4c 	andeq	r0, r0, ip, asr #26
    2298:	a0025a01 	andge	r5, r2, r1, lsl #20
    229c:	01000002 	tsteq	r0, r2
    22a0:	0ff81450 	svceq	0x00f81450
    22a4:	5a010000 	bpl	422ac <__Stack_Size+0x41eac>
    22a8:	00005e02 	andeq	r5, r0, r2, lsl #28
    22ac:	00099200 	andeq	r9, r9, r0, lsl #4
    22b0:	0efc1400 	cdpeq	4, 15, cr1, cr12, cr0, {0}
    22b4:	5a010000 	bpl	422bc <__Stack_Size+0x41ebc>
    22b8:	00005e02 	andeq	r5, r0, r2, lsl #28
    22bc:	0009c600 	andeq	ip, r9, r0, lsl #12
    22c0:	10b41400 	adcsne	r1, r4, r0, lsl #8
    22c4:	5a010000 	bpl	422cc <__Stack_Size+0x41ecc>
    22c8:	00005e02 	andeq	r5, r0, r2, lsl #28
    22cc:	0009e400 	andeq	lr, r9, r0, lsl #8
    22d0:	0d511900 	ldcleq	9, cr1, [r1]
    22d4:	5c010000 	stcpl	0, cr0, [r1], {0}
    22d8:	00003a02 	andeq	r3, r0, r2, lsl #20
    22dc:	000a0200 	andeq	r0, sl, r0, lsl #4
    22e0:	10191700 	andsne	r1, r9, r0, lsl #14
    22e4:	5c010000 	stcpl	0, cr0, [r1], {0}
    22e8:	00003a02 	andeq	r3, r0, r2, lsl #20
    22ec:	01120000 	tsteq	r2, r0
    22f0:	00000f19 	andeq	r0, r0, r9, lsl pc
    22f4:	0102c001 	tsteq	r2, r1
    22f8:	08003f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip, sp}
    22fc:	08003f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    2300:	05ec5d01 	strbeq	r5, [ip, #3329]!
    2304:	4c130000 	ldcmi	0, cr0, [r3], {0}
    2308:	0100000d 	tsteq	r0, sp
    230c:	02a002bf 	adceq	r0, r0, #-268435445	; 0xf000000b
    2310:	50010000 	andpl	r0, r1, r0
    2314:	000e5513 	andeq	r5, lr, r3, lsl r5
    2318:	02bf0100 	adcseq	r0, pc, #0	; 0x0
    231c:	000000b4 	strheq	r0, [r0], -r4
    2320:	16005101 	strne	r5, [r0], -r1, lsl #2
    2324:	000ed701 	andeq	sp, lr, r1, lsl #14
    2328:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    232c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2330:	003f5c00 	eorseq	r5, pc, r0, lsl #24
    2334:	003f6208 	eorseq	r6, pc, r8, lsl #4
    2338:	195d0108 	ldmdbne	sp, {r3, r8}^
    233c:	14000006 	strne	r0, [r0], #-6
    2340:	00000d4c 	andeq	r0, r0, ip, asr #26
    2344:	a002d801 	andge	sp, r2, r1, lsl #16
    2348:	20000002 	andcs	r0, r0, r2
    234c:	0000000a 	andeq	r0, r0, sl
    2350:	11a7011a 	undefined instruction 0x11a7011a
    2354:	e8010000 	stmda	r1, {}
    2358:	003a0102 	eorseq	r0, sl, r2, lsl #2
    235c:	3f640000 	svccc	0x00640000
    2360:	3f700800 	svccc	0x00700800
    2364:	5d010800 	stcpl	8, cr0, [r1]
    2368:	0f010112 	svceq	0x00010112
    236c:	f9010000 	undefined instruction 0xf9010000
    2370:	3f700102 	svccc	0x00700102
    2374:	3f840800 	svccc	0x00840800
    2378:	5d010800 	stcpl	8, cr0, [r1]
    237c:	00000666 	andeq	r0, r0, r6, ror #12
    2380:	000d4c13 	andeq	r4, sp, r3, lsl ip
    2384:	02f80100 	rscseq	r0, r8, #0	; 0x0
    2388:	000002a0 	andeq	r0, r0, r0, lsr #5
    238c:	55135001 	ldrpl	r5, [r3, #-1]
    2390:	0100000e 	tsteq	r0, lr
    2394:	00b402f8 	ldrshteq	r0, [r4], r8
    2398:	51010000 	tstpl	r1, r0
    239c:	91011200 	tstls	r1, r0, lsl #4
    23a0:	0100000f 	tsteq	r0, pc
    23a4:	84010316 	strhi	r0, [r1], #-790
    23a8:	9808003f 	stmdals	r8, {r0, r1, r2, r3, r4, r5}
    23ac:	0108003f 	tsteq	r8, pc, lsr r0
    23b0:	00069b5d 	andeq	r9, r6, sp, asr fp
    23b4:	0d4c1300 	stcleq	3, cr1, [ip]
    23b8:	15010000 	strne	r0, [r1]
    23bc:	0002a003 	andeq	sl, r2, r3
    23c0:	13500100 	cmpne	r0, #0	; 0x0
    23c4:	00000e55 	andeq	r0, r0, r5, asr lr
    23c8:	b4031501 	strlt	r1, [r3], #-1281
    23cc:	01000000 	tsteq	r0, r0
    23d0:	01120051 	tsteq	r2, r1, asr r0
    23d4:	00000fa9 	andeq	r0, r0, r9, lsr #31
    23d8:	01034e01 	tsteq	r3, r1, lsl #28
    23dc:	08003f98 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp}
    23e0:	08003fa4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, fp, ip, sp}
    23e4:	06e25d01 	strbteq	r5, [r2], r1, lsl #26
    23e8:	4c130000 	ldcmi	0, cr0, [r3], {0}
    23ec:	0100000d 	tsteq	r0, sp
    23f0:	02a0034d 	adceq	r0, r0, #872415233	; 0x34000001
    23f4:	50010000 	andpl	r0, r1, r0
    23f8:	00118214 	andseq	r8, r1, r4, lsl r2
    23fc:	034d0100 	movteq	r0, #53504	; 0xd100
    2400:	0000003a 	andeq	r0, r0, sl, lsr r0
    2404:	00000a33 	andeq	r0, r0, r3, lsr sl
    2408:	000ef519 	andeq	pc, lr, r9, lsl r5
    240c:	034f0100 	movteq	r0, #61696	; 0xf100
    2410:	0000003a 	andeq	r0, r0, sl, lsr r0
    2414:	00000a46 	andeq	r0, r0, r6, asr #20
    2418:	71011200 	tstvc	r1, r0, lsl #4
    241c:	0100000f 	tsteq	r0, pc
    2420:	a401036b 	strge	r0, [r1], #-875
    2424:	b808003f 	stmdalt	r8, {r0, r1, r2, r3, r4, r5}
    2428:	0108003f 	tsteq	r8, pc, lsr r0
    242c:	0007175d 	andeq	r1, r7, sp, asr r7
    2430:	0d4c1300 	stcleq	3, cr1, [ip]
    2434:	6a010000 	bvs	4243c <__Stack_Size+0x4203c>
    2438:	0002a003 	andeq	sl, r2, r3
    243c:	13500100 	cmpne	r0, #0	; 0x0
    2440:	00000e55 	andeq	r0, r0, r5, asr lr
    2444:	b4036a01 	strlt	r6, [r3], #-2561
    2448:	01000000 	tsteq	r0, r0
    244c:	01120051 	tsteq	r2, r1, asr r0
    2450:	000010d2 	ldrdeq	r1, [r0], -r2
    2454:	01038801 	tsteq	r3, r1, lsl #16
    2458:	08003fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    245c:	08003fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, ip, sp}
    2460:	074c5d01 	strbeq	r5, [ip, -r1, lsl #26]
    2464:	4c130000 	ldcmi	0, cr0, [r3], {0}
    2468:	0100000d 	tsteq	r0, sp
    246c:	02a00387 	adceq	r0, r0, #469762050	; 0x1c000002
    2470:	50010000 	andpl	r0, r1, r0
    2474:	000e5513 	andeq	r5, lr, r3, lsl r5
    2478:	03870100 	orreq	r0, r7, #0	; 0x0
    247c:	000000b4 	strheq	r0, [r0], -r4
    2480:	16005101 	strne	r5, [r0], -r1, lsl #2
    2484:	000d7c01 	andeq	r7, sp, r1, lsl #24
    2488:	03a30100 	undefined instruction 0x03a30100
    248c:	00008901 	andeq	r8, r0, r1, lsl #18
    2490:	003fcc00 	eorseq	ip, pc, r0, lsl #24
    2494:	003fd608 	eorseq	sp, pc, r8, lsl #12
    2498:	855d0108 	ldrbhi	r0, [sp, #-264]
    249c:	14000007 	strne	r0, [r0], #-7
    24a0:	00000d4c 	andeq	r0, r0, ip, asr #26
    24a4:	a003a201 	andge	sl, r3, r1, lsl #4
    24a8:	64000002 	strvs	r0, [r0], #-2
    24ac:	1700000a 	strne	r0, [r0, -sl]
    24b0:	00001042 	andeq	r1, r0, r2, asr #32
    24b4:	8903a401 	stmdbhi	r3, {r0, sl, sp, pc}
    24b8:	00000000 	andeq	r0, r0, r0
    24bc:	109a0118 	addsne	r0, sl, r8, lsl r1
    24c0:	e3010000 	movw	r0, #4096	; 0x1000
    24c4:	3fd80103 	svccc	0x00d80103
    24c8:	403a0800 	eorsmi	r0, sl, r0, lsl #16
    24cc:	0a770800 	beq	1dc44d4 <__Stack_Size+0x1dc40d4>
    24d0:	08060000 	stmdaeq	r6, {}
    24d4:	4c130000 	ldcmi	0, cr0, [r3], {0}
    24d8:	0100000d 	tsteq	r0, sp
    24dc:	02a003e2 	adceq	r0, r0, #-2013265917	; 0x88000003
    24e0:	50010000 	andpl	r0, r1, r0
    24e4:	000ff814 	andeq	pc, pc, r4, lsl r8
    24e8:	03e20100 	mvneq	r0, #0	; 0x0
    24ec:	0000005e 	andeq	r0, r0, lr, asr r0
    24f0:	00000a96 	muleq	r0, r6, sl
    24f4:	000efc14 	andeq	pc, lr, r4, lsl ip
    24f8:	03e20100 	mvneq	r0, #0	; 0x0
    24fc:	0000005e 	andeq	r0, r0, lr, asr r0
    2500:	00000aca 	andeq	r0, r0, sl, asr #21
    2504:	0010b414 	andseq	fp, r0, r4, lsl r4
    2508:	03e20100 	mvneq	r0, #0	; 0x0
    250c:	0000005e 	andeq	r0, r0, lr, asr r0
    2510:	00000ae8 	andeq	r0, r0, r8, ror #21
    2514:	000d5119 	andeq	r5, sp, r9, lsl r1
    2518:	03e40100 	mvneq	r0, #0	; 0x0
    251c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2520:	00000b06 	andeq	r0, r0, r6, lsl #22
    2524:	00101917 	andseq	r1, r0, r7, lsl r9
    2528:	03e40100 	mvneq	r0, #0	; 0x0
    252c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2530:	00102117 	andseq	r2, r0, r7, lsl r1
    2534:	03e40100 	mvneq	r0, #0	; 0x0
    2538:	0000003a 	andeq	r0, r0, sl, lsr r0
    253c:	65011200 	strvs	r1, [r1, #-512]
    2540:	01000010 	tsteq	r0, r0, lsl r0
    2544:	3c010427 	cfstrscc	mvf0, [r1], {39}
    2548:	4c080040 	stcmi	0, cr0, [r8], {64}
    254c:	01080040 	tsteq	r8, r0, asr #32
    2550:	0008575d 	andeq	r5, r8, sp, asr r7
    2554:	0d4c1300 	stcleq	3, cr1, [ip]
    2558:	26010000 	strcs	r0, [r1], -r0
    255c:	0002a004 	andeq	sl, r2, r4
    2560:	14500100 	ldrbne	r0, [r0], #-256
    2564:	00000a81 	andeq	r0, r0, r1, lsl #21
    2568:	5e042601 	cfmadd32pl	mvax0, mvfx2, mvfx4, mvfx1
    256c:	2f000000 	svccs	0x00000000
    2570:	1500000b 	strne	r0, [r0, #-11]
    2574:	00000d51 	andeq	r0, r0, r1, asr sp
    2578:	3a042801 	bcc	10c584 <__Stack_Size+0x10c184>
    257c:	01000000 	tsteq	r0, r0
    2580:	10191753 	andsne	r1, r9, r3, asr r7
    2584:	29010000 	stmdbcs	r1, {}
    2588:	00003a04 	andeq	r3, r0, r4, lsl #20
    258c:	01180000 	tsteq	r8, r0
    2590:	00000f50 	andeq	r0, r0, r0, asr pc
    2594:	01044b01 	tsteq	r4, r1, lsl #22
    2598:	0800404c 	stmdaeq	r0, {r2, r3, r6, lr}
    259c:	08004054 	stmdaeq	r0, {r2, r4, r6, lr}
    25a0:	00000b42 	andeq	r0, r0, r2, asr #22
    25a4:	0000089e 	muleq	r0, lr, r8
    25a8:	000d4c14 	andeq	r4, sp, r4, lsl ip
    25ac:	044a0100 	strbeq	r0, [sl], #-256
    25b0:	000002a0 	andeq	r0, r0, r0, lsr #5
    25b4:	00000b61 	andeq	r0, r0, r1, ror #22
    25b8:	0010f313 	andseq	pc, r0, r3, lsl r3
    25bc:	044a0100 	strbeq	r0, [sl], #-256
    25c0:	0000005e 	andeq	r0, r0, lr, asr r0
    25c4:	5f135101 	svcpl	0x00135101
    25c8:	0100000f 	tsteq	r0, pc
    25cc:	004c044a 	subeq	r0, ip, sl, asr #8
    25d0:	52010000 	andpl	r0, r1, #0	; 0x0
    25d4:	d9011b00 	stmdble	r1, {r8, r9, fp, ip}
    25d8:	0100000f 	tsteq	r0, pc
    25dc:	4c010463 	cfstrsmi	mvf0, [r1], {99}
    25e0:	54000000 	strpl	r0, [r0]
    25e4:	62080040 	andvs	r0, r8, #64	; 0x40
    25e8:	74080040 	strvc	r0, [r8], #-64
    25ec:	db00000b 	blle	2620 <__Stack_Size+0x2220>
    25f0:	14000008 	strne	r0, [r0], #-8
    25f4:	00000d4c 	andeq	r0, r0, ip, asr #26
    25f8:	a0046201 	andge	r6, r4, r1, lsl #4
    25fc:	93000002 	movwls	r0, #2	; 0x2
    2600:	1300000b 	movwne	r0, #11	; 0xb
    2604:	000010f3 	strdeq	r1, [r0], -r3
    2608:	5e046201 	cdppl	2, 0, cr6, cr4, cr1, {0}
    260c:	01000000 	tsteq	r0, r0
    2610:	01120051 	tsteq	r2, r1, asr r0
    2614:	00000d59 	andeq	r0, r0, r9, asr sp
    2618:	01048501 	tsteq	r4, r1, lsl #10
    261c:	08004064 	stmdaeq	r0, {r2, r5, r6, lr}
    2620:	08004074 	stmdaeq	r0, {r2, r4, r5, r6, lr}
    2624:	09225d01 	stmdbeq	r2!, {r0, r8, sl, fp, ip, lr}
    2628:	4c130000 	ldcmi	0, cr0, [r3], {0}
    262c:	0100000d 	tsteq	r0, sp
    2630:	02a00484 	adceq	r0, r0, #-2080374784	; 0x84000000
    2634:	50010000 	andpl	r0, r1, r0
    2638:	00108714 	andseq	r8, r0, r4, lsl r7
    263c:	04840100 	streq	r0, [r4], #256
    2640:	0000003a 	andeq	r0, r0, sl, lsr r0
    2644:	00000ba6 	andeq	r0, r0, r6, lsr #23
    2648:	000ef519 	andeq	pc, lr, r9, lsl r5
    264c:	04860100 	streq	r0, [r6], #256
    2650:	0000003a 	andeq	r0, r0, sl, lsr r0
    2654:	00000bb9 	strheq	r0, [r0], -r9
    2658:	f5011200 	undefined instruction 0xf5011200
    265c:	0100000d 	tsteq	r0, sp
    2660:	740104a3 	strvc	r0, [r1], #-1187
    2664:	7a080040 	bvc	20276c <__Stack_Size+0x20236c>
    2668:	01080040 	tsteq	r8, r0, asr #32
    266c:	0009655d 	andeq	r6, r9, sp, asr r5
    2670:	0d4c1300 	stcleq	3, cr1, [ip]
    2674:	a1010000 	tstge	r1, r0
    2678:	0002a004 	andeq	sl, r2, r4
    267c:	13500100 	cmpne	r0, #0	; 0x0
    2680:	00000eaa 	andeq	r0, r0, sl, lsr #29
    2684:	4c04a101 	stfmid	f2, [r4], {1}
    2688:	01000000 	tsteq	r0, r0
    268c:	0fcc1351 	svceq	0x00cc1351
    2690:	a2010000 	andge	r0, r1, #0	; 0x0
    2694:	00004c04 	andeq	r4, r0, r4, lsl #24
    2698:	00520100 	subseq	r0, r2, r0, lsl #2
    269c:	0e5e0112 	mrceq	1, 2, r0, cr14, cr2, {0}
    26a0:	cc010000 	stcgt	0, cr0, [r1], {0}
    26a4:	407c0104 	rsbsmi	r0, ip, r4, lsl #2
    26a8:	40880800 	addmi	r0, r8, r0, lsl #16
    26ac:	5d010800 	stcpl	8, cr0, [r1]
    26b0:	000009ac 	andeq	r0, r0, ip, lsr #19
    26b4:	000d4c13 	andeq	r4, sp, r3, lsl ip
    26b8:	04cb0100 	strbeq	r0, [fp], #256
    26bc:	000002a0 	andeq	r0, r0, r0, lsr #5
    26c0:	f8145001 	undefined instruction 0xf8145001
    26c4:	0100000f 	tsteq	r0, pc
    26c8:	005e04cb 	subseq	r0, lr, fp, asr #9
    26cc:	0bd70000 	bleq	ff5c26d4 <SCS_BASE+0x1f5b46d4>
    26d0:	f5190000 	undefined instruction 0xf5190000
    26d4:	0100000e 	tsteq	r0, lr
    26d8:	003a04cd 	eorseq	r0, sl, sp, asr #9
    26dc:	0bea0000 	bleq	ffa826e4 <SCS_BASE+0x1fa746e4>
    26e0:	12000000 	andne	r0, r0, #0	; 0x0
    26e4:	00111901 	andseq	r1, r1, r1, lsl #18
    26e8:	04e60100 	strbteq	r0, [r6], #256
    26ec:	00408801 	subeq	r8, r0, r1, lsl #16
    26f0:	0040a408 	subeq	sl, r0, r8, lsl #8
    26f4:	d35d0108 	cmple	sp, #2	; 0x2
    26f8:	13000009 	movwne	r0, #9	; 0x9
    26fc:	00000e55 	andeq	r0, r0, r5, asr lr
    2700:	b404e501 	strlt	lr, [r4], #-1281
    2704:	01000000 	tsteq	r0, r0
    2708:	01160050 	tsteq	r6, r0, asr r0
    270c:	00001107 	andeq	r1, r0, r7, lsl #2
    2710:	01050501 	tsteq	r5, r1, lsl #10
    2714:	00000089 	andeq	r0, r0, r9, lsl #1
    2718:	080040a4 	stmdaeq	r0, {r2, r5, r7, lr}
    271c:	080040b0 	stmdaeq	r0, {r4, r5, r7, lr}
    2720:	0a1a5d01 	beq	699b2c <__Stack_Size+0x69972c>
    2724:	4c140000 	ldcmi	0, cr0, [r4], {0}
    2728:	0100000d 	tsteq	r0, sp
    272c:	02a00504 	adceq	r0, r0, #16777216	; 0x1000000
    2730:	0c080000 	stceq	0, cr0, [r8], {0}
    2734:	4c130000 	ldcmi	0, cr0, [r3], {0}
    2738:	0100000e 	tsteq	r0, lr
    273c:	005e0504 	subseq	r0, lr, r4, lsl #10
    2740:	51010000 	tstpl	r1, r0
    2744:	00104217 	andseq	r4, r0, r7, lsl r2
    2748:	05060100 	streq	r0, [r6, #-256]
    274c:	00000089 	andeq	r0, r0, r9, lsl #1
    2750:	a6011200 	strge	r1, [r1], -r0, lsl #4
    2754:	0100000d 	tsteq	r0, sp
    2758:	b001052b 	andlt	r0, r1, fp, lsr #10
    275c:	b8080040 	stmdalt	r8, {r6}
    2760:	01080040 	tsteq	r8, r0, asr #32
    2764:	000a515d 	andeq	r5, sl, sp, asr r1
    2768:	0d4c1300 	stcleq	3, cr1, [ip]
    276c:	2a010000 	bcs	42774 <__Stack_Size+0x42374>
    2770:	0002a005 	andeq	sl, r2, r5
    2774:	14500100 	ldrbne	r0, [r0], #-256
    2778:	00000e4c 	andeq	r0, r0, ip, asr #28
    277c:	5e052a01 	fmacspl	s4, s10, s2
    2780:	1b000000 	blne	2788 <__Stack_Size+0x2388>
    2784:	0000000c 	andeq	r0, r0, ip
    2788:	0db40116 	ldfeqs	f0, [r4, #88]!
    278c:	41010000 	tstmi	r1, r0
    2790:	00940105 	addseq	r0, r4, r5, lsl #2
    2794:	40b80000 	adcsmi	r0, r8, r0
    2798:	40d20800 	sbcsmi	r0, r2, r0, lsl #16
    279c:	5d010800 	stcpl	8, cr0, [r1]
    27a0:	00000ab6 	strheq	r0, [r0], -r6
    27a4:	000d4c14 	andeq	r4, sp, r4, lsl ip
    27a8:	05400100 	strbeq	r0, [r0, #-256]
    27ac:	000002a0 	andeq	r0, r0, r0, lsr #5
    27b0:	00000c2e 	andeq	r0, r0, lr, lsr #24
    27b4:	000eee14 	andeq	lr, lr, r4, lsl lr
    27b8:	05400100 	strbeq	r0, [r0, #-256]
    27bc:	0000004c 	andeq	r0, r0, ip, asr #32
    27c0:	00000c4c 	andeq	r0, r0, ip, asr #24
    27c4:	00104219 	andseq	r4, r0, r9, lsl r2
    27c8:	05420100 	strbeq	r0, [r2, #-256]
    27cc:	00000094 	muleq	r0, r4, r0
    27d0:	00000c6a 	andeq	r0, r0, sl, ror #24
    27d4:	00116617 	andseq	r6, r1, r7, lsl r6
    27d8:	05430100 	strbeq	r0, [r3, #-256]
    27dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    27e0:	000e9d17 	andeq	r9, lr, r7, lsl sp
    27e4:	05430100 	strbeq	r0, [r3, #-256]
    27e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    27ec:	18011200 	stmdane	r1, {r9, ip}
    27f0:	0100000e 	tsteq	r0, lr
    27f4:	d401056c 	strle	r0, [r1], #-1388
    27f8:	dc080040 	stcle	0, cr0, [r8], {64}
    27fc:	01080040 	tsteq	r8, r0, asr #32
    2800:	000af95d 	andeq	pc, sl, sp, asr r9
    2804:	0d4c1300 	stcleq	3, cr1, [ip]
    2808:	6b010000 	blvs	42810 <__Stack_Size+0x42410>
    280c:	0002a005 	andeq	sl, r2, r5
    2810:	14500100 	ldrbne	r0, [r0], #-256
    2814:	00000eee 	andeq	r0, r0, lr, ror #29
    2818:	4c056b01 	stcmi	11, cr6, [r5], {1}
    281c:	88000000 	stmdahi	r0, {}
    2820:	1700000c 	strne	r0, [r0, -ip]
    2824:	00001166 	andeq	r1, r0, r6, ror #2
    2828:	5e056d01 	cdppl	13, 0, cr6, cr5, cr1, {0}
    282c:	00000000 	andeq	r0, r0, r0
    2830:	0f66011c 	svceq	0x0066011c
    2834:	83010000 	movwhi	r0, #4096	; 0x1000
    2838:	0040dc01 	subeq	sp, r0, r1, lsl #24
    283c:	00413408 	subeq	r3, r1, r8, lsl #8
    2840:	000c9b08 	andeq	r9, ip, r8, lsl #22
    2844:	0d4c1d00 	stcleq	13, cr1, [ip]
    2848:	82010000 	andhi	r0, r1, #0	; 0x0
    284c:	000002a0 	andeq	r0, r0, r0, lsr #5
    2850:	00000cc6 	andeq	r0, r0, r6, asr #25
    2854:	07360000 	ldreq	r0, [r6, -r0]!
    2858:	00020000 	andeq	r0, r2, r0
    285c:	0000092a 	andeq	r0, r0, sl, lsr #18
    2860:	00000104 	andeq	r0, r0, r4, lsl #2
    2864:	43010000 	movwmi	r0, #4096	; 0x1000
    2868:	50000013 	andpl	r0, r0, r3, lsl r0
    286c:	34000000 	strcc	r0, [r0]
    2870:	5c080041 	stcpl	0, cr0, [r8], {65}
    2874:	0a080046 	beq	202994 <__Stack_Size+0x202594>
    2878:	0200000a 	andeq	r0, r0, #10	; 0xa
    287c:	30070504 	andcc	r0, r7, r4, lsl #10
    2880:	02020000 	andeq	r0, r2, #0	; 0x0
    2884:	00004605 	andeq	r4, r0, r5, lsl #12
    2888:	06010200 	streq	r0, [r1], -r0, lsl #4
    288c:	00000117 	andeq	r0, r0, r7, lsl r1
    2890:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2894:	45270200 	strmi	r0, [r7, #-512]!
    2898:	02000000 	andeq	r0, r0, #0	; 0x0
    289c:	30810704 	addcc	r0, r1, r4, lsl #14
    28a0:	75030000 	strvc	r0, [r3]
    28a4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    28a8:	00005728 	andeq	r5, r0, r8, lsr #14
    28ac:	07020200 	streq	r0, [r2, -r0, lsl #4]
    28b0:	00000192 	muleq	r0, r2, r1
    28b4:	00387503 	eorseq	r7, r8, r3, lsl #10
    28b8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    28bc:	01020000 	tsteq	r2, r0
    28c0:	00011508 	andeq	r1, r1, r8, lsl #10
    28c4:	00450400 	subeq	r0, r5, r0, lsl #8
    28c8:	57040000 	strpl	r0, [r4, -r0]
    28cc:	05000000 	streq	r0, [r0]
    28d0:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    28d4:	06000000 	streq	r0, [r0], -r0
    28d8:	000015a7 	andeq	r1, r0, r7, lsr #11
    28dc:	45530700 	ldrbmi	r0, [r3, #-1792]
    28e0:	00010054 	andeq	r0, r1, r4, asr r0
    28e4:	001eec08 	andseq	lr, lr, r8, lsl #24
    28e8:	79390200 	ldmdbvc	r9!, {r9}
    28ec:	05000000 	streq	r0, [r0]
    28f0:	ae3b0201 	cdpge	2, 3, cr0, cr11, cr1, {0}
    28f4:	06000000 	streq	r0, [r0], -r0
    28f8:	000007ae 	andeq	r0, r0, lr, lsr #15
    28fc:	07ce0600 	strbeq	r0, [lr, r0, lsl #12]
    2900:	00010000 	andeq	r0, r1, r0
    2904:	00093008 	andeq	r3, r9, r8
    2908:	993b0200 	ldmdbls	fp!, {r9}
    290c:	09000000 	stmdbeq	r0, {}
    2910:	240a0704 	strcs	r0, [sl], #-1796
    2914:	4a010d03 	bmi	45d28 <__Stack_Size+0x45928>
    2918:	0b000001 	bleq	2924 <__Stack_Size+0x2524>
    291c:	00524341 	subseq	r4, r2, r1, asr #6
    2920:	6f010e03 	svcvs	0x00010e03
    2924:	02000000 	andeq	r0, r0, #0	; 0x0
    2928:	ce0c0023 	cdpgt	0, 0, cr0, cr12, cr3, {1}
    292c:	03000012 	movweq	r0, #18	; 0x12
    2930:	006f010f 	rsbeq	r0, pc, pc, lsl #2
    2934:	23020000 	movwcs	r0, #8192	; 0x2000
    2938:	12cb0c04 	sbcne	r0, fp, #1024	; 0x400
    293c:	10030000 	andne	r0, r3, r0
    2940:	00006f01 	andeq	r6, r0, r1, lsl #30
    2944:	08230200 	stmdaeq	r3!, {r9}
    2948:	0052530b 	subseq	r5, r2, fp, lsl #6
    294c:	6f011103 	svcvs	0x00011103
    2950:	02000000 	andeq	r0, r0, #0	; 0x0
    2954:	430b0c23 	movwmi	r0, #48163	; 0xbc23
    2958:	12030052 	andne	r0, r3, #82	; 0x52
    295c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2960:	10230200 	eorne	r0, r3, r0, lsl #4
    2964:	0052410b 	subseq	r4, r2, fp, lsl #2
    2968:	6f011303 	svcvs	0x00011303
    296c:	02000000 	andeq	r0, r0, #0	; 0x0
    2970:	0a0c1423 	beq	307a04 <__Stack_Size+0x307604>
    2974:	03000015 	movweq	r0, #21	; 0x15
    2978:	006f0114 	rsbeq	r0, pc, r4, lsl r1
    297c:	23020000 	movwcs	r0, #8192	; 0x2000
    2980:	424f0b18 	submi	r0, pc, #24576	; 0x6000
    2984:	15030052 	strne	r0, [r3, #-82]
    2988:	00006f01 	andeq	r6, r0, r1, lsl #30
    298c:	1c230200 	sfmne	f0, 4, [r3]
    2990:	0015430c 	andseq	r4, r5, ip, lsl #6
    2994:	01160300 	tsteq	r6, r0, lsl #6
    2998:	0000006f 	andeq	r0, r0, pc, rrx
    299c:	00202302 	eoreq	r2, r0, r2, lsl #6
    29a0:	1a03100a 	bne	c69d0 <__Stack_Size+0xc65d0>
    29a4:	0001cc01 	andeq	ip, r1, r1, lsl #24
    29a8:	44520b00 	ldrbmi	r0, [r2], #-2816
    29ac:	1b030050 	blne	c2af4 <__Stack_Size+0xc26f4>
    29b0:	00007401 	andeq	r7, r0, r1, lsl #8
    29b4:	00230200 	eoreq	r0, r3, r0, lsl #4
    29b8:	0014d20c 	andseq	sp, r4, ip, lsl #4
    29bc:	011c0300 	tsteq	ip, r0, lsl #6
    29c0:	00000074 	andeq	r0, r0, r4, ror r0
    29c4:	0c022302 	stceq	3, cr2, [r2], {2}
    29c8:	000014d7 	ldrdeq	r1, [r0], -r7
    29cc:	74011d03 	strvc	r1, [r1], #-3331
    29d0:	02000000 	andeq	r0, r0, #0	; 0x0
    29d4:	dd0c0423 	cfstrsle	mvf0, [ip, #-140]
    29d8:	03000014 	movweq	r0, #20	; 0x14
    29dc:	0074011e 	rsbseq	r0, r4, lr, lsl r1
    29e0:	23020000 	movwcs	r0, #8192	; 0x2000
    29e4:	12940c06 	addsne	r0, r4, #1536	; 0x600
    29e8:	1f030000 	svcne	0x00030000
    29ec:	00007401 	andeq	r7, r0, r1, lsl #8
    29f0:	08230200 	stmdaeq	r3!, {r9}
    29f4:	0012990c 	andseq	r9, r2, ip, lsl #18
    29f8:	01200300 	teqeq	r0, r0, lsl #6
    29fc:	00000074 	andeq	r0, r0, r4, ror r0
    2a00:	0c0a2302 	stceq	3, cr2, [sl], {2}
    2a04:	0000129e 	muleq	r0, lr, r2
    2a08:	74012103 	strvc	r2, [r1], #-259
    2a0c:	02000000 	andeq	r0, r0, #0	; 0x0
    2a10:	a30c0c23 	movwge	r0, #52259	; 0xcc23
    2a14:	03000012 	movweq	r0, #18	; 0x12
    2a18:	00740122 	rsbseq	r0, r4, r2, lsr #2
    2a1c:	23020000 	movwcs	r0, #8192	; 0x2000
    2a20:	0105000e 	tsteq	r5, lr
    2a24:	01f31d04 	mvnseq	r1, r4, lsl #26
    2a28:	b2060000 	andlt	r0, r6, #0	; 0x0
    2a2c:	01000013 	tsteq	r0, r3, lsl r0
    2a30:	00131f06 	andseq	r1, r3, r6, lsl #30
    2a34:	14060200 	strne	r0, [r6], #-512
    2a38:	03000012 	movweq	r0, #18	; 0x12
    2a3c:	0013a306 	andseq	sl, r3, r6, lsl #6
    2a40:	c7060400 	strgt	r0, [r6, -r0, lsl #8]
    2a44:	05000013 	streq	r0, [r0, #-19]
    2a48:	12870800 	addne	r0, r7, #0	; 0x0
    2a4c:	23040000 	movwcs	r0, #16384	; 0x4000
    2a50:	000001cc 	andeq	r0, r0, ip, asr #3
    2a54:	1427010d 	strtne	r0, [r7], #-269
    2a58:	40010000 	andmi	r0, r1, r0
    2a5c:	01f30103 	mvnseq	r0, r3, lsl #2
    2a60:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    2a64:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2a68:	00001306 	andeq	r1, r0, r6, lsl #6
    2a6c:	f3034101 	vrhadd.u8	d4, d3, d1
    2a70:	00000001 	andeq	r0, r0, r1
    2a74:	0012600f 	andseq	r6, r2, pc
    2a78:	03860100 	orreq	r0, r6, #0	; 0x0
    2a7c:	02370101 	eorseq	r0, r7, #1073741824	; 0x40000000
    2a80:	69100000 	ldmdbvs	r0, {}
    2a84:	03870100 	orreq	r0, r7, #0	; 0x0
    2a88:	0000006f 	andeq	r0, r0, pc, rrx
    2a8c:	53011100 	movwpl	r1, #4352	; 0x1100
    2a90:	01000014 	tsteq	r0, r4, lsl r0
    2a94:	41340157 	teqmi	r4, r7, asr r1
    2a98:	414c0800 	cmpmi	ip, r0, lsl #16
    2a9c:	5d010800 	stcpl	8, cr0, [r1]
    2aa0:	0000025e 	andeq	r0, r0, lr, asr r2
    2aa4:	00123412 	andseq	r3, r2, r2, lsl r4
    2aa8:	3a560100 	bcc	1582eb0 <__Stack_Size+0x1582ab0>
    2aac:	e5000000 	str	r0, [r0]
    2ab0:	0000000c 	andeq	r0, r0, ip
    2ab4:	14640111 	strbtne	r0, [r4], #-273
    2ab8:	6b010000 	blvs	42ac0 <__Stack_Size+0x426c0>
    2abc:	00414c01 	subeq	r4, r1, r1, lsl #24
    2ac0:	00416408 	subeq	r6, r1, r8, lsl #8
    2ac4:	855d0108 	ldrbhi	r0, [sp, #-264]
    2ac8:	12000002 	andne	r0, r0, #2	; 0x2
    2acc:	00001411 	andeq	r1, r0, r1, lsl r4
    2ad0:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    2ad4:	0cf80000 	ldcleq	0, cr0, [r8]
    2ad8:	11000000 	tstne	r0, r0
    2adc:	00136701 	andseq	r6, r3, r1, lsl #14
    2ae0:	017f0100 	cmneq	pc, r0, lsl #2
    2ae4:	08004164 	stmdaeq	r0, {r2, r5, r6, r8, lr}
    2ae8:	0800417c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, lr}
    2aec:	02ac5d01 	adceq	r5, ip, #64	; 0x40
    2af0:	2e120000 	wxorcs	wr0, wr2, wr0
    2af4:	01000015 	tsteq	r0, r5, lsl r0
    2af8:	00003a7e 	andeq	r3, r0, lr, ror sl
    2afc:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2b00:	01130000 	tsteq	r3, r0
    2b04:	00001266 	andeq	r1, r0, r6, ror #4
    2b08:	7c019101 	stfvcd	f1, [r1], {1}
    2b0c:	94080041 	strls	r0, [r8], #-65
    2b10:	01080041 	tsteq	r8, r1, asr #32
    2b14:	2e01135d 	mcrcs	3, 0, r1, cr1, cr13, {2}
    2b18:	01000013 	tsteq	r0, r3, lsl r0
    2b1c:	4194019f 	ldrbmi	r0, [r4, pc]
    2b20:	41a40800 	undefined instruction 0x41a40800
    2b24:	5d010800 	stcpl	8, cr0, [r1]
    2b28:	14990114 	ldrne	r0, [r9], #276
    2b2c:	97010000 	strls	r0, [r1, -r0]
    2b30:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2b34:	41a40000 	undefined instruction 0x41a40000
    2b38:	41b00800 	lslsmi	r0, r0, #16
    2b3c:	5d010800 	stcpl	8, cr0, [r1]
    2b40:	12a80114 	adcne	r0, r8, #5	; 0x5
    2b44:	a4010000 	strge	r0, [r1]
    2b48:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2b4c:	41b00000 	movsmi	r0, r0
    2b50:	41bc0800 	undefined instruction 0x41bc0800
    2b54:	5d010800 	stcpl	8, cr0, [r1]
    2b58:	13dd0115 	bicsne	r0, sp, #1073741829	; 0x40000005
    2b5c:	b2010000 	andlt	r0, r1, #0	; 0x0
    2b60:	008e0102 	addeq	r0, lr, r2, lsl #2
    2b64:	41bc0000 	undefined instruction 0x41bc0000
    2b68:	41cc0800 	bicmi	r0, ip, r0, lsl #16
    2b6c:	5d010800 	stcpl	8, cr0, [r1]
    2b70:	0000032b 	andeq	r0, r0, fp, lsr #6
    2b74:	0012060e 	andseq	r0, r2, lr, lsl #12
    2b78:	02b30100 	adcseq	r0, r3, #0	; 0x0
    2b7c:	0000008e 	andeq	r0, r0, lr, lsl #1
    2b80:	42011500 	andmi	r1, r1, #0	; 0x0
    2b84:	01000012 	tsteq	r0, r2, lsl r0
    2b88:	8e0102c8 	cdphi	2, 0, cr0, cr1, cr8, {6}
    2b8c:	cc000000 	stcgt	0, cr0, [r0], {0}
    2b90:	dc080041 	stcle	0, cr0, [r8], {65}
    2b94:	01080041 	tsteq	r8, r1, asr #32
    2b98:	0003545d 	andeq	r5, r3, sp, asr r4
    2b9c:	10420e00 	subne	r0, r2, r0, lsl #28
    2ba0:	c9010000 	stmdbgt	r1, {}
    2ba4:	00008e02 	andeq	r8, r0, r2, lsl #28
    2ba8:	01160000 	tsteq	r6, r0
    2bac:	000011c6 	andeq	r1, r0, r6, asr #3
    2bb0:	0102e301 	tsteq	r2, r1, lsl #6
    2bb4:	080041dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, lr}
    2bb8:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
    2bbc:	03895d01 	orreq	r5, r9, #64	; 0x40
    2bc0:	ef170000 	svc	0x00170000
    2bc4:	01000014 	tsteq	r0, r4, lsl r0
    2bc8:	004c02e2 	subeq	r0, ip, r2, ror #5
    2bcc:	50010000 	andpl	r0, r1, r0
    2bd0:	000e5517 	andeq	r5, lr, r7, lsl r5
    2bd4:	02e20100 	rsceq	r0, r2, #0	; 0x0
    2bd8:	000000ae 	andeq	r0, r0, lr, lsr #1
    2bdc:	15005101 	strne	r5, [r0, #-257]
    2be0:	00137f01 	andseq	r7, r3, r1, lsl #30
    2be4:	03020100 	movweq	r0, #8448	; 0x2100
    2be8:	00008e01 	andeq	r8, r0, r1, lsl #28
    2bec:	0041f800 	subeq	pc, r1, r0, lsl #16
    2bf0:	00421808 	subeq	r1, r2, r8, lsl #16
    2bf4:	c65d0108 	ldrbgt	r0, [sp], -r8, lsl #2
    2bf8:	18000003 	stmdane	r0, {r0, r1}
    2bfc:	000014c7 	andeq	r1, r0, r7, asr #9
    2c00:	4c030101 	stfmis	f0, [r3], {1}
    2c04:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2c08:	1900000d 	stmdbne	r0, {r0, r2, r3}
    2c0c:	00001042 	andeq	r1, r0, r2, asr #32
    2c10:	8e030301 	cdphi	3, 0, cr0, cr3, cr1, {0}
    2c14:	3c000000 	stccc	0, cr0, [r0], {0}
    2c18:	0000000d 	andeq	r0, r0, sp
    2c1c:	13930116 	orrsne	r0, r3, #-2147483643	; 0x80000005
    2c20:	2f010000 	svccs	0x00010000
    2c24:	42180103 	andsmi	r0, r8, #-1073741824	; 0xc0000000
    2c28:	42240800 	eormi	r0, r4, #0	; 0x0
    2c2c:	5d010800 	stcpl	8, cr0, [r1]
    2c30:	000003ed 	andeq	r0, r0, sp, ror #7
    2c34:	0014c717 	andseq	ip, r4, r7, lsl r7
    2c38:	032e0100 	teqeq	lr, #0	; 0x0
    2c3c:	0000004c 	andeq	r0, r0, ip, asr #32
    2c40:	1a005001 	bne	16c4c <__Stack_Size+0x1684c>
    2c44:	000001fe 	strdeq	r0, [r0], -lr
    2c48:	08004224 	stmdaeq	r0, {r2, r5, r9, lr}
    2c4c:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
    2c50:	040a5d01 	streq	r5, [sl], #-3329
    2c54:	111b0000 	tstne	fp, r0
    2c58:	5a000002 	bpl	2c68 <__Stack_Size+0x2868>
    2c5c:	0000000d 	andeq	r0, r0, sp
    2c60:	1513011c 	ldrne	r0, [r3, #-284]
    2c64:	67010000 	strvs	r0, [r1, -r0]
    2c68:	01f30103 	mvnseq	r0, r3, lsl #2
    2c6c:	42500000 	subsmi	r0, r0, #0	; 0x0
    2c70:	42e40800 	rscmi	r0, r4, #0	; 0x0
    2c74:	0d830800 	stceq	8, cr0, [r3]
    2c78:	049d0000 	ldreq	r0, [sp]
    2c7c:	d5180000 	ldrle	r0, [r8]
    2c80:	01000013 	tsteq	r0, r3, lsl r0
    2c84:	003a0366 	eorseq	r0, sl, r6, ror #6
    2c88:	0dae0000 	stceq	0, cr0, [lr]
    2c8c:	a3190000 	tstge	r9, #0	; 0x0
    2c90:	0100000e 	tsteq	r0, lr
    2c94:	01f30368 	mvnseq	r0, r8, ror #6
    2c98:	0dcc0000 	stcleq	0, cr0, [ip]
    2c9c:	fe1d0000 	cdp2	0, 1, cr0, cr13, cr0, {0}
    2ca0:	20000001 	andcs	r0, r0, r1
    2ca4:	01000000 	tsteq	r0, r0
    2ca8:	0464036b 	strbteq	r0, [r4], #-875
    2cac:	401e0000 	andsmi	r0, lr, r0
    2cb0:	1f000000 	svcne	0x00000000
    2cb4:	00000211 	andeq	r0, r0, r1, lsl r2
    2cb8:	1e1d0000 	wxorne	wr0, wr13, wr0
    2cbc:	60000002 	andvs	r0, r0, r2
    2cc0:	01000000 	tsteq	r0, r0
    2cc4:	04840370 	streq	r0, [r4], #880
    2cc8:	781e0000 	ldmdavc	lr, {}
    2ccc:	1b000000 	blne	2cd4 <__Stack_Size+0x28d4>
    2cd0:	0000022c 	andeq	r0, r0, ip, lsr #4
    2cd4:	00000df5 	strdeq	r0, [r0], -r5
    2cd8:	fe200000 	cdp2	0, 2, cr0, cr0, cr0, {0}
    2cdc:	90000001 	andls	r0, r0, r1
    2ce0:	01000000 	tsteq	r0, r0
    2ce4:	a81e0371 	ldmdage	lr, {r0, r4, r5, r6, r8, r9}
    2ce8:	1f000000 	svcne	0x00000000
    2cec:	00000211 	andeq	r0, r0, r1, lsl r2
    2cf0:	1c000000 	stcne	0, cr0, [r0], {0}
    2cf4:	0012d301 	andseq	sp, r2, r1, lsl #6
    2cf8:	026b0100 	rsbeq	r0, fp, #0	; 0x0
    2cfc:	0001f301 	andeq	pc, r1, r1, lsl #6
    2d00:	0042e400 	subeq	lr, r2, r0, lsl #8
    2d04:	00434008 	subeq	r4, r3, r8
    2d08:	000e4508 	andeq	r4, lr, r8, lsl #10
    2d0c:	0004fc00 	andeq	pc, r4, r0, lsl #24
    2d10:	11d51800 	bicsne	r1, r5, r0, lsl #16
    2d14:	6a010000 	bvs	42d1c <__Stack_Size+0x4291c>
    2d18:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d1c:	000e7000 	andeq	r7, lr, r0
    2d20:	11e71800 	mvnne	r1, r0, lsl #16
    2d24:	6a010000 	bvs	42d2c <__Stack_Size+0x4292c>
    2d28:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d2c:	000e8e00 	andeq	r8, lr, r0, lsl #28
    2d30:	13fe1800 	mvnsne	r1, #0	; 0x0
    2d34:	6a010000 	bvs	42d3c <__Stack_Size+0x4293c>
    2d38:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d3c:	000eac00 	andeq	sl, lr, r0, lsl #24
    2d40:	0ea31900 	cdpeq	9, 10, cr1, cr3, cr0, {0}
    2d44:	6c010000 	stcvs	0, cr0, [r1], {0}
    2d48:	0001f302 	andeq	pc, r1, r2, lsl #6
    2d4c:	000eca00 	andeq	ip, lr, r0, lsl #20
    2d50:	011c0000 	tsteq	ip, r0
    2d54:	000012ee 	andeq	r1, r0, lr, ror #5
    2d58:	01021a01 	tsteq	r2, r1, lsl #20
    2d5c:	000001f3 	strdeq	r0, [r0], -r3
    2d60:	08004340 	stmdaeq	r0, {r6, r8, r9, lr}
    2d64:	080043dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, lr}
    2d68:	00000ee8 	andeq	r0, r0, r8, ror #29
    2d6c:	0000053b 	andeq	r0, r0, fp, lsr r5
    2d70:	000e5518 	andeq	r5, lr, r8, lsl r5
    2d74:	02190100 	andseq	r0, r9, #0	; 0x0
    2d78:	000000ae 	andeq	r0, r0, lr, lsr #1
    2d7c:	00000f13 	andeq	r0, r0, r3, lsl pc
    2d80:	000ea319 	andeq	sl, lr, r9, lsl r3
    2d84:	021b0100 	andseq	r0, fp, #0	; 0x0
    2d88:	000001f3 	strdeq	r0, [r0], -r3
    2d8c:	00000f31 	andeq	r0, r0, r1, lsr pc
    2d90:	37011c00 	strcc	r1, [r1, -r0, lsl #24]
    2d94:	01000014 	tsteq	r0, r4, lsl r0
    2d98:	f30101cb 	vrhadd.u8	q0, <illegal reg q8.5>, <illegal reg q5.5>
    2d9c:	dc000001 	stcle	0, cr0, [r0], {1}
    2da0:	9c080043 	stcls	0, cr0, [r8], {67}
    2da4:	5a080044 	bpl	202ebc <__Stack_Size+0x202abc>
    2da8:	ba00000f 	blt	2dec <__Stack_Size+0x29ec>
    2dac:	18000005 	stmdane	r0, {r0, r2}
    2db0:	000014e3 	andeq	r1, r0, r3, ror #9
    2db4:	3a01ca01 	bcc	755c0 <__Stack_Size+0x751c0>
    2db8:	79000000 	stmdbvc	r0, {}
    2dbc:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2dc0:	00001407 	andeq	r1, r0, r7, lsl #8
    2dc4:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2dc8:	97000000 	strls	r0, [r0, -r0]
    2dcc:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2dd0:	000013bd 	strheq	r1, [r0], -sp
    2dd4:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2dd8:	d6000000 	strle	r0, [r0], -r0
    2ddc:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2de0:	000011dd 	ldrdeq	r1, [r0], -sp
    2de4:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2de8:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    2dec:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2df0:	00001339 	andeq	r1, r0, r9, lsr r3
    2df4:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2df8:	12000000 	andne	r0, r0, #0	; 0x0
    2dfc:	19000010 	stmdbne	r0, {r4}
    2e00:	00000ea3 	andeq	r0, r0, r3, lsr #29
    2e04:	f301ce01 	vcge.f32	d12, d1, d1
    2e08:	30000001 	andcc	r0, r0, r1
    2e0c:	00000010 	andeq	r0, r0, r0, lsl r0
    2e10:	147d011c 	ldrbtne	r0, [sp], #-284
    2e14:	9a010000 	bls	42e1c <__Stack_Size+0x42a1c>
    2e18:	01f30101 	mvnseq	r0, r1, lsl #2
    2e1c:	449c0000 	ldrmi	r0, [ip]
    2e20:	44e00800 	strbtmi	r0, [r0], #2048
    2e24:	106f0800 	rsbne	r0, pc, r0, lsl #16
    2e28:	06090000 	streq	r0, [r9], -r0
    2e2c:	34180000 	ldrcc	r0, [r8]
    2e30:	0100002e 	tsteq	r0, lr, lsr #32
    2e34:	003a0199 	mlaseq	sl, r9, r1, r0
    2e38:	108e0000 	addne	r0, lr, r0
    2e3c:	0c180000 	ldceq	0, cr0, [r8], {0}
    2e40:	01000014 	tsteq	r0, r4, lsl r0
    2e44:	005e0199 	ldrbeq	r0, [lr], #-25
    2e48:	10ac0000 	adcne	r0, ip, r0
    2e4c:	a3190000 	tstge	r9, #0	; 0x0
    2e50:	0100000e 	tsteq	r0, lr
    2e54:	01f3019b 	ldrbeq	r0, [r3, #27]!
    2e58:	10ca0000 	sbcne	r0, sl, r0
    2e5c:	1c000000 	stcne	0, cr0, [r0], {0}
    2e60:	0014b101 	andseq	fp, r4, r1, lsl #2
    2e64:	01720100 	cmneq	r2, r0, lsl #2
    2e68:	0001f301 	andeq	pc, r1, r1, lsl #6
    2e6c:	0044e000 	subeq	lr, r4, r0
    2e70:	00451808 	subeq	r1, r5, r8, lsl #16
    2e74:	0010e808 	andseq	lr, r0, r8, lsl #16
    2e78:	00065800 	andeq	r5, r6, r0, lsl #16
    2e7c:	2e341800 	cdpcs	8, 3, cr1, cr4, cr0, {0}
    2e80:	71010000 	tstvc	r1, r0
    2e84:	00003a01 	andeq	r3, r0, r1, lsl #20
    2e88:	00110700 	andseq	r0, r1, r0, lsl #14
    2e8c:	140c1800 	strne	r1, [ip], #-2048
    2e90:	71010000 	tstvc	r1, r0
    2e94:	00004c01 	andeq	r4, r0, r1, lsl #24
    2e98:	00112500 	andseq	r2, r1, r0, lsl #10
    2e9c:	0ea31900 	cdpeq	9, 10, cr1, cr3, cr0, {0}
    2ea0:	73010000 	movwvc	r0, #4096	; 0x1000
    2ea4:	0001f301 	andeq	pc, r1, r1, lsl #6
    2ea8:	00114300 	andseq	r4, r1, r0, lsl #6
    2eac:	011c0000 	tsteq	ip, r0
    2eb0:	000014f8 	strdeq	r1, [r0], -r8
    2eb4:	01013701 	tsteq	r1, r1, lsl #14
    2eb8:	000001f3 	strdeq	r0, [r0], -r3
    2ebc:	08004518 	stmdaeq	r0, {r3, r4, r8, sl, lr}
    2ec0:	08004560 	stmdaeq	r0, {r5, r6, r8, sl, lr}
    2ec4:	00001161 	andeq	r1, r0, r1, ror #2
    2ec8:	000006a7 	andeq	r0, r0, r7, lsr #13
    2ecc:	002e3418 	eoreq	r3, lr, r8, lsl r4
    2ed0:	01360100 	teqeq	r6, r0, lsl #2
    2ed4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ed8:	00001180 	andeq	r1, r0, r0, lsl #3
    2edc:	00140c18 	andseq	r0, r4, r8, lsl ip
    2ee0:	01360100 	teqeq	r6, r0, lsl #2
    2ee4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ee8:	0000119e 	muleq	r0, lr, r1
    2eec:	000ea319 	andeq	sl, lr, r9, lsl r3
    2ef0:	01380100 	teqeq	r8, r0, lsl #2
    2ef4:	000001f3 	strdeq	r0, [r0], -r3
    2ef8:	000011bc 	strheq	r1, [r0], -ip
    2efc:	ef012100 	svc	0x00012100
    2f00:	01000011 	tsteq	r0, r1, lsl r0
    2f04:	01f301f8 	ldrsheq	r0, [r3, #24]!
    2f08:	45600000 	strbmi	r0, [r0]!
    2f0c:	45d80800 	ldrbmi	r0, [r8, #2048]
    2f10:	11e50800 	mvnne	r0, r0, lsl #16
    2f14:	06d40000 	ldrbeq	r0, [r4], r0
    2f18:	a3220000 	teqge	r2, #0	; 0x0
    2f1c:	0100000e 	tsteq	r0, lr
    2f20:	0001f3f9 	strdeq	pc, [r1], -r9
    2f24:	00120400 	andseq	r0, r2, r0, lsl #8
    2f28:	01210000 	teqeq	r1, r0
    2f2c:	00001273 	andeq	r1, r0, r3, ror r2
    2f30:	f301d501 	vrshl.u8	d13, d1, d1
    2f34:	d8000001 	stmdale	r0, {r0}
    2f38:	14080045 	strne	r0, [r8], #-69
    2f3c:	2d080046 	stccs	0, cr0, [r8, #-280]
    2f40:	01000012 	tsteq	r0, r2, lsl r0
    2f44:	22000007 	andcs	r0, r0, #7	; 0x7
    2f48:	00000ea3 	andeq	r0, r0, r3, lsr #29
    2f4c:	01f3d601 	mvnseq	sp, r1, lsl #12
    2f50:	124c0000 	subne	r0, ip, #0	; 0x0
    2f54:	23000000 	movwcs	r0, #0	; 0x0
    2f58:	00122401 	andseq	r2, r2, r1, lsl #8
    2f5c:	01ae0100 	undefined instruction 0x01ae0100
    2f60:	000001f3 	strdeq	r0, [r0], -r3
    2f64:	08004614 	stmdaeq	r0, {r2, r4, r9, sl, lr}
    2f68:	0800465c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, lr}
    2f6c:	0000126a 	andeq	r1, r0, sl, ror #4
    2f70:	00131212 	andseq	r1, r3, r2, lsl r2
    2f74:	3aad0100 	bcc	feb4337c <SCS_BASE+0x1eb3537c>
    2f78:	95000000 	strls	r0, [r0]
    2f7c:	22000012 	andcs	r0, r0, #18	; 0x12
    2f80:	00000ea3 	andeq	r0, r0, r3, lsr #29
    2f84:	01f3af01 	mvnseq	sl, r1, lsl #30
    2f88:	12b30000 	adcsne	r0, r3, #0	; 0x0
    2f8c:	00000000 	andeq	r0, r0, r0
    2f90:	00000644 	andeq	r0, r0, r4, asr #12
    2f94:	0b460002 	bleq	1182fa4 <__Stack_Size+0x1182ba4>
    2f98:	01040000 	tsteq	r4, r0
    2f9c:	00000000 	andeq	r0, r0, r0
    2fa0:	0015d901 	andseq	sp, r5, r1, lsl #18
    2fa4:	00005000 	andeq	r5, r0, r0
    2fa8:	00465c00 	subeq	r5, r6, r0, lsl #24
    2fac:	0048e408 	subeq	lr, r8, r8, lsl #8
    2fb0:	000c2d08 	andeq	r2, ip, r8, lsl #26
    2fb4:	05040200 	streq	r0, [r4, #-512]
    2fb8:	00003007 	andeq	r3, r0, r7
    2fbc:	46050202 	strmi	r0, [r5], -r2, lsl #4
    2fc0:	02000000 	andeq	r0, r0, #0	; 0x0
    2fc4:	01170601 	tsteq	r7, r1, lsl #12
    2fc8:	75030000 	strvc	r0, [r3]
    2fcc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2fd0:	00004527 	andeq	r4, r0, r7, lsr #10
    2fd4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2fd8:	00003081 	andeq	r3, r0, r1, lsl #1
    2fdc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2fe0:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2fe4:	02000000 	andeq	r0, r0, #0	; 0x0
    2fe8:	01920702 	orrseq	r0, r2, r2, lsl #14
    2fec:	75030000 	strvc	r0, [r3]
    2ff0:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2ff4:	00000068 	andeq	r0, r0, r8, rrx
    2ff8:	15080102 	strne	r0, [r8, #-258]
    2ffc:	04000001 	streq	r0, [r0], #-1
    3000:	00000045 	andeq	r0, r0, r5, asr #32
    3004:	3b020105 	blcc	83420 <__Stack_Size+0x83020>
    3008:	00000089 	andeq	r0, r0, r9, lsl #1
    300c:	0007ae06 	andeq	sl, r7, r6, lsl #28
    3010:	ce060000 	cdpgt	0, 0, cr0, cr6, cr0, {0}
    3014:	01000007 	tsteq	r0, r7
    3018:	09300700 	ldmdbeq	r0!, {r8, r9, sl}
    301c:	3b020000 	blcc	83024 <__Stack_Size+0x82c24>
    3020:	00000074 	andeq	r0, r0, r4, ror r0
    3024:	09070408 	stmdbeq	r7, {r3, sl}
    3028:	014f031c 	cmpeq	pc, ip, lsl r3
    302c:	0000010a 	andeq	r0, r0, sl, lsl #2
    3030:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    3034:	01500300 	cmpeq	r0, r0, lsl #6
    3038:	0000006f 	andeq	r0, r0, pc, rrx
    303c:	0a002302 	beq	bc4c <__Stack_Size+0xb84c>
    3040:	00485243 	subeq	r5, r8, r3, asr #4
    3044:	6f015103 	svcvs	0x00015103
    3048:	02000000 	andeq	r0, r0, #0	; 0x0
    304c:	490a0423 	stmdbmi	sl, {r0, r1, r5, sl}
    3050:	03005244 	movweq	r5, #580	; 0x244
    3054:	006f0152 	rsbeq	r0, pc, r2, asr r1
    3058:	23020000 	movwcs	r0, #8192	; 0x2000
    305c:	444f0a08 	strbmi	r0, [pc], #2568	; 3064 <__Stack_Size+0x2c64>
    3060:	53030052 	movwpl	r0, #12370	; 0x3052
    3064:	00006f01 	andeq	r6, r0, r1, lsl #30
    3068:	0c230200 	sfmeq	f0, 4, [r3]
    306c:	0000da0b 	andeq	sp, r0, fp, lsl #20
    3070:	01540300 	cmpeq	r4, r0, lsl #6
    3074:	0000006f 	andeq	r0, r0, pc, rrx
    3078:	0a102302 	beq	40bc88 <__Stack_Size+0x40b888>
    307c:	00525242 	subseq	r5, r2, r2, asr #4
    3080:	6f015503 	svcvs	0x00015503
    3084:	02000000 	andeq	r0, r0, #0	; 0x0
    3088:	4d0b1423 	cfstrsmi	mvf1, [fp, #-140]
    308c:	03000002 	movweq	r0, #2	; 0x2
    3090:	006f0156 	rsbeq	r0, pc, r6, asr r1
    3094:	23020000 	movwcs	r0, #8192	; 0x2000
    3098:	480c0018 	stmdami	ip, {r3, r4}
    309c:	03000015 	movweq	r0, #21	; 0x15
    30a0:	00970157 	addseq	r0, r7, r7, asr r1
    30a4:	18090000 	stmdane	r9, {}
    30a8:	4d015a03 	fstsmi	s10, [r1, #-12]
    30ac:	0b000001 	bleq	30b8 <__Stack_Size+0x2cb8>
    30b0:	00001720 	andeq	r1, r0, r0, lsr #14
    30b4:	6f015b03 	svcvs	0x00015b03
    30b8:	02000000 	andeq	r0, r0, #0	; 0x0
    30bc:	050b0023 	streq	r0, [fp, #-35]
    30c0:	03000017 	movweq	r0, #23	; 0x17
    30c4:	006f015c 	rsbeq	r0, pc, ip, asr r1
    30c8:	23020000 	movwcs	r0, #8192	; 0x2000
    30cc:	15d20b04 	ldrbne	r0, [r2, #2820]
    30d0:	5d030000 	stcpl	0, cr0, [r3]
    30d4:	00015d01 	andeq	r5, r1, r1, lsl #26
    30d8:	08230200 	stmdaeq	r3!, {r9}
    30dc:	00450d00 	subeq	r0, r5, r0, lsl #26
    30e0:	015d0000 	cmpeq	sp, r0
    30e4:	940e0000 	strls	r0, [lr]
    30e8:	03000000 	movweq	r0, #0	; 0x0
    30ec:	014d0400 	cmpeq	sp, r0, lsl #8
    30f0:	01050000 	tsteq	r5, r0
    30f4:	017d2304 	cmneq	sp, r4, lsl #6
    30f8:	1d060000 	stcne	0, cr0, [r6]
    30fc:	01000008 	tsteq	r0, r8
    3100:	00083f06 	andeq	r3, r8, r6, lsl #30
    3104:	75060200 	strvc	r0, [r6, #-512]
    3108:	03000009 	movweq	r0, #9	; 0x9
    310c:	091e0700 	ldmdbeq	lr, {r8, r9, sl}
    3110:	27040000 	strcs	r0, [r4, -r0]
    3114:	00000162 	andeq	r0, r0, r2, ror #2
    3118:	2e040105 	adfcss	f0, f4, f5
    311c:	000001c2 	andeq	r0, r0, r2, asr #3
    3120:	0008f806 	andeq	pc, r8, r6, lsl #16
    3124:	ad060000 	stcge	0, cr0, [r6]
    3128:	04000009 	streq	r0, [r0], #-9
    312c:	00090606 	andeq	r0, r9, r6, lsl #12
    3130:	ea062800 	b	18d138 <__Stack_Size+0x18cd38>
    3134:	c8000008 	stmdagt	r0, {r3}
    3138:	082e0600 	stmdaeq	lr!, {r9, sl}
    313c:	06140000 	ldreq	r0, [r4], -r0
    3140:	00000951 	andeq	r0, r0, r1, asr r9
    3144:	09c30610 	stmibeq	r3, {r4, r9, sl}^
    3148:	061c0000 	ldreq	r0, [ip], -r0
    314c:	000007b6 	strheq	r0, [r0], -r6
    3150:	9c070018 	stcls	0, cr0, [r7], {24}
    3154:	04000009 	streq	r0, [r0], #-9
    3158:	00018836 	andeq	r8, r1, r6, lsr r8
    315c:	04040f00 	streq	r0, [r4], #-3840
    3160:	0002003f 	andeq	r0, r2, pc, lsr r0
    3164:	077f1000 	ldrbeq	r1, [pc, -r0]!
    3168:	40040000 	andmi	r0, r4, r0
    316c:	0000004c 	andeq	r0, r0, ip, asr #32
    3170:	10002302 	andne	r2, r0, r2, lsl #6
    3174:	00000895 	muleq	r0, r5, r8
    3178:	017d4104 	cmneq	sp, r4, lsl #2
    317c:	23020000 	movwcs	r0, #8192	; 0x2000
    3180:	09141002 	ldmdbeq	r4, {r1, ip}
    3184:	42040000 	andmi	r0, r4, #0	; 0x0
    3188:	000001c2 	andeq	r0, r0, r2, asr #3
    318c:	00032302 	andeq	r2, r3, r2, lsl #6
    3190:	00086207 	andeq	r6, r8, r7, lsl #4
    3194:	cd430400 	cfstrdgt	mvd0, [r3]
    3198:	05000001 	streq	r0, [r0, #-1]
    319c:	20470401 	subcs	r0, r7, r1, lsl #8
    31a0:	06000002 	streq	r0, [r0], -r2
    31a4:	000015a3 	andeq	r1, r0, r3, lsr #11
    31a8:	155c0600 	ldrbne	r0, [ip, #-1536]
    31ac:	00010000 	andeq	r0, r1, r0
    31b0:	0016fb07 	andseq	pc, r6, r7, lsl #22
    31b4:	0b490400 	bleq	12441bc <__Stack_Size+0x1243dbc>
    31b8:	11000002 	tstne	r0, r2
    31bc:	0015c801 	andseq	ip, r5, r1, lsl #16
    31c0:	017d0100 	cmneq	sp, r0, lsl #2
    31c4:	0800465c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, lr}
    31c8:	08004702 	stmdaeq	r0, {r1, r8, r9, sl, lr}
    31cc:	000012d1 	ldrdeq	r1, [r0], -r1
    31d0:	000002af 	andeq	r0, r0, pc, lsr #5
    31d4:	00170a12 	andseq	r0, r7, r2, lsl sl
    31d8:	af7c0100 	svcge	0x007c0100
    31dc:	01000002 	tsteq	r0, r2
    31e0:	17101350 	undefined
    31e4:	7c010000 	stcvc	0, cr0, [r1], {0}
    31e8:	000002b5 	strheq	r0, [r0], -r5
    31ec:	000012fc 	strdeq	r1, [r0], -ip
    31f0:	00166f14 	andseq	r6, r6, r4, lsl pc
    31f4:	3a7e0100 	bcc	1f835fc <__Stack_Size+0x1f831fc>
    31f8:	01000000 	tsteq	r0, r0
    31fc:	16cc1457 	undefined
    3200:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    3204:	0000003a 	andeq	r0, r0, sl, lsr r0
    3208:	55145c01 	ldrpl	r5, [r4, #-3073]
    320c:	01000015 	tsteq	r0, r5, lsl r0
    3210:	00003a7e 	andeq	r3, r0, lr, ror sl
    3214:	15510100 	ldrbne	r0, [r1, #-256]
    3218:	00736f70 	rsbseq	r6, r3, r0, ror pc
    321c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3220:	13250000 	teqne	r5, #0	; 0x0
    3224:	f5140000 	undefined instruction 0xf5140000
    3228:	0100000e 	tsteq	r0, lr
    322c:	00003a7f 	andeq	r3, r0, pc, ror sl
    3230:	16540100 	ldrbne	r0, [r4], -r0, lsl #2
    3234:	000015fc 	strdeq	r1, [r0], -ip
    3238:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    323c:	17000000 	strne	r0, [r0, -r0]
    3240:	00010a04 	andeq	r0, r1, r4, lsl #20
    3244:	00041700 	andeq	r1, r4, r0, lsl #14
    3248:	18000002 	stmdane	r0, {r1}
    324c:	00158c01 	andseq	r8, r5, r1, lsl #24
    3250:	01e60100 	mvneq	r0, r0, lsl #2
    3254:	08004704 	stmdaeq	r0, {r2, r8, r9, sl, lr}
    3258:	08004714 	stmdaeq	r0, {r2, r4, r8, r9, sl, lr}
    325c:	02e05d01 	rsceq	r5, r0, #64	; 0x40
    3260:	10120000 	andsne	r0, r2, r0
    3264:	01000017 	tsteq	r0, r7, lsl r0
    3268:	0002b5e5 	andeq	fp, r2, r5, ror #11
    326c:	00500100 	subseq	r0, r0, r0, lsl #2
    3270:	16420119 	undefined
    3274:	f7010000 	undefined instruction 0xf7010000
    3278:	00005e01 	andeq	r5, r0, r1, lsl #28
    327c:	00471400 	subeq	r1, r7, r0, lsl #8
    3280:	00472008 	subeq	r2, r7, r8
    3284:	235d0108 	cmpcs	sp, #2	; 0x2
    3288:	13000003 	movwne	r0, #3	; 0x3
    328c:	0000170a 	andeq	r1, r0, sl, lsl #14
    3290:	02aff601 	adceq	pc, pc, #1048576	; 0x100000
    3294:	13590000 	cmpne	r9, #0	; 0x0
    3298:	7f120000 	svcvc	0x00120000
    329c:	01000007 	tsteq	r0, r7
    32a0:	00004cf6 	strdeq	r4, [r0], -r6
    32a4:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    32a8:	00001042 	andeq	r1, r0, r2, asr #32
    32ac:	005ef801 	subseq	pc, lr, r1, lsl #16
    32b0:	1a000000 	bne	32b8 <__Stack_Size+0x2eb8>
    32b4:	00169e01 	andseq	r9, r6, r1, lsl #28
    32b8:	01110100 	tsteq	r1, r0, lsl #2
    32bc:	00004c01 	andeq	r4, r0, r1, lsl #24
    32c0:	00472000 	subeq	r2, r7, r0
    32c4:	00472608 	subeq	r2, r7, r8, lsl #12
    32c8:	505d0108 	subspl	r0, sp, r8, lsl #2
    32cc:	1b000003 	blne	32e0 <__Stack_Size+0x2ee0>
    32d0:	0000170a 	andeq	r1, r0, sl, lsl #14
    32d4:	af011001 	svcge	0x00011001
    32d8:	6c000002 	stcvs	0, cr0, [r0], {2}
    32dc:	00000013 	andeq	r0, r0, r3, lsl r0
    32e0:	1725011a 	undefined
    32e4:	22010000 	andcs	r0, r1, #0	; 0x0
    32e8:	005e0101 	subseq	r0, lr, r1, lsl #2
    32ec:	47280000 	strmi	r0, [r8, -r0]!
    32f0:	47340800 	ldrmi	r0, [r4, -r0, lsl #16]!
    32f4:	5d010800 	stcpl	8, cr0, [r1]
    32f8:	00000397 	muleq	r0, r7, r3
    32fc:	00170a1b 	andseq	r0, r7, fp, lsl sl
    3300:	01210100 	teqeq	r1, r0, lsl #2
    3304:	000002af 	andeq	r0, r0, pc, lsr #5
    3308:	0000137f 	andeq	r1, r0, pc, ror r3
    330c:	00077f1c 	andeq	r7, r7, ip, lsl pc
    3310:	01210100 	teqeq	r1, r0, lsl #2
    3314:	0000004c 	andeq	r0, r0, ip, asr #32
    3318:	421d5101 	andsmi	r5, sp, #1073741824	; 0x40000000
    331c:	01000010 	tsteq	r0, r0, lsl r0
    3320:	005e0123 	subseq	r0, lr, r3, lsr #2
    3324:	1a000000 	bne	332c <__Stack_Size+0x2f2c>
    3328:	00156401 	andseq	r6, r5, r1, lsl #8
    332c:	013c0100 	teqeq	ip, r0, lsl #2
    3330:	00004c01 	andeq	r4, r0, r1, lsl #24
    3334:	00473400 	subeq	r3, r7, r0, lsl #8
    3338:	00473a08 	subeq	r3, r7, r8, lsl #20
    333c:	c45d0108 	ldrbgt	r0, [sp], #-264
    3340:	1b000003 	blne	3354 <__Stack_Size+0x2f54>
    3344:	0000170a 	andeq	r1, r0, sl, lsl #14
    3348:	af013b01 	svcge	0x00013b01
    334c:	92000002 	andls	r0, r0, #2	; 0x2
    3350:	00000013 	andeq	r0, r0, r3, lsl r0
    3354:	15bb011e 	ldrne	r0, [fp, #286]!
    3358:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    335c:	473c0101 	ldrmi	r0, [ip, -r1, lsl #2]!
    3360:	47400800 	strbmi	r0, [r0, -r0, lsl #16]
    3364:	5d010800 	stcpl	8, cr0, [r1]
    3368:	000003f9 	strdeq	r0, [r0], -r9
    336c:	00170a1c 	andseq	r0, r7, ip, lsl sl
    3370:	014d0100 	cmpeq	sp, r0, lsl #2
    3374:	000002af 	andeq	r0, r0, pc, lsr #5
    3378:	7f1c5001 	svcvc	0x001c5001
    337c:	01000007 	tsteq	r0, r7
    3380:	004c014d 	subeq	r0, ip, sp, asr #2
    3384:	51010000 	tstpl	r1, r0
    3388:	58011e00 	stmdapl	r1, {r9, sl, fp, ip}
    338c:	01000016 	tsteq	r0, r6, lsl r0
    3390:	40010161 	andmi	r0, r1, r1, ror #2
    3394:	44080047 	strmi	r0, [r8], #-71
    3398:	01080047 	tsteq	r8, r7, asr #32
    339c:	00042e5d 	andeq	r2, r4, sp, asr lr
    33a0:	170a1c00 	strne	r1, [sl, -r0, lsl #24]
    33a4:	60010000 	andvs	r0, r1, r0
    33a8:	0002af01 	andeq	sl, r2, r1, lsl #30
    33ac:	1c500100 	ldfnee	f0, [r0], {0}
    33b0:	0000077f 	andeq	r0, r0, pc, ror r7
    33b4:	4c016001 	stcmi	0, cr6, [r1], {1}
    33b8:	01000000 	tsteq	r0, r0
    33bc:	011e0051 	tsteq	lr, r1, asr r0
    33c0:	000015ad 	andeq	r1, r0, sp, lsr #11
    33c4:	01017701 	tsteq	r1, r1, lsl #14
    33c8:	08004744 	stmdaeq	r0, {r2, r6, r8, r9, sl, lr}
    33cc:	0800474e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, lr}
    33d0:	04715d01 	ldrbteq	r5, [r1], #-3329
    33d4:	0a1c0000 	beq	7033dc <__Stack_Size+0x702fdc>
    33d8:	01000017 	tsteq	r0, r7, lsl r0
    33dc:	02af0176 	adceq	r0, pc, #-2147483619	; 0x8000001d
    33e0:	50010000 	andpl	r0, r1, r0
    33e4:	00077f1c 	andeq	r7, r7, ip, lsl pc
    33e8:	01760100 	cmneq	r6, r0, lsl #2
    33ec:	0000004c 	andeq	r0, r0, ip, asr #32
    33f0:	9c1c5101 	ldflss	f5, [ip], {1}
    33f4:	01000015 	tsteq	r0, r5, lsl r0
    33f8:	02200176 	eoreq	r0, r0, #-2147483619	; 0x8000001d
    33fc:	52010000 	andpl	r0, r1, #0	; 0x0
    3400:	d7011e00 	strle	r1, [r1, -r0, lsl #28]
    3404:	01000016 	tsteq	r0, r6, lsl r0
    3408:	50010191 	mulpl	r1, r1, r1
    340c:	54080047 	strpl	r0, [r8], #-71
    3410:	01080047 	tsteq	r8, r7, asr #32
    3414:	0004a65d 	andeq	sl, r4, sp, asr r6
    3418:	170a1c00 	strne	r1, [sl, -r0, lsl #24]
    341c:	90010000 	andls	r0, r1, r0
    3420:	0002af01 	andeq	sl, r2, r1, lsl #30
    3424:	1c500100 	ldfnee	f0, [r0], {0}
    3428:	00001667 	andeq	r1, r0, r7, ror #12
    342c:	4c019001 	stcmi	0, cr9, [r1], {1}
    3430:	01000000 	tsteq	r0, r0
    3434:	011e0051 	tsteq	lr, r1, asr r0
    3438:	000016b9 	strheq	r1, [r0], -r9
    343c:	0101a301 	tsteq	r1, r1, lsl #6
    3440:	08004754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, lr}
    3444:	08004764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, lr}
    3448:	04e95d01 	strbteq	r5, [r9], #3329
    344c:	0a1c0000 	beq	703454 <__Stack_Size+0x703054>
    3450:	01000017 	tsteq	r0, r7, lsl r0
    3454:	02af01a2 	adceq	r0, pc, #-2147483608	; 0x80000028
    3458:	50010000 	andpl	r0, r1, r0
    345c:	00077f1c 	andeq	r7, r7, ip, lsl pc
    3460:	01a20100 	undefined instruction 0x01a20100
    3464:	0000004c 	andeq	r0, r0, ip, asr #32
    3468:	741f5101 	ldrvc	r5, [pc], #257	; 3470 <__Stack_Size+0x3070>
    346c:	0100706d 	tsteq	r0, sp, rrx
    3470:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    3474:	53010000 	movwpl	r0, #4096	; 0x1000
    3478:	20011e00 	andcs	r1, r1, r0, lsl #28
    347c:	01000016 	tsteq	r0, r6, lsl r0
    3480:	640101c4 	strvs	r0, [r1], #-452
    3484:	84080047 	strhi	r0, [r8], #-71
    3488:	01080047 	tsteq	r8, r7, asr #32
    348c:	0005305d 	andeq	r3, r5, sp, asr r0
    3490:	16041c00 	strne	r1, [r4], -r0, lsl #24
    3494:	c3010000 	movwgt	r0, #4096	; 0x1000
    3498:	00005e01 	andeq	r5, r0, r1, lsl #28
    349c:	1b500100 	blne	14038a4 <__Stack_Size+0x14034a4>
    34a0:	0000168f 	andeq	r1, r0, pc, lsl #13
    34a4:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    34a8:	a5000000 	strge	r0, [r0]
    34ac:	20000013 	andcs	r0, r0, r3, lsl r0
    34b0:	00000ef5 	strdeq	r0, [r0], -r5
    34b4:	3a01c501 	bcc	748c0 <__Stack_Size+0x744c0>
    34b8:	b8000000 	stmdalt	r0, {}
    34bc:	00000013 	andeq	r0, r0, r3, lsl r0
    34c0:	1578011e 	ldrbne	r0, [r8, #-286]!
    34c4:	dd010000 	stcle	0, cr0, [r1]
    34c8:	47840101 	strmi	r0, [r4, r1, lsl #2]
    34cc:	47900800 	ldrmi	r0, [r0, r0, lsl #16]
    34d0:	5d010800 	stcpl	8, cr0, [r1]
    34d4:	00000557 	andeq	r0, r0, r7, asr r5
    34d8:	000e551c 	andeq	r5, lr, ip, lsl r5
    34dc:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    34e0:	00000089 	andeq	r0, r0, r9, lsl #1
    34e4:	21005001 	tstcs	r0, r1
    34e8:	00167b01 	andseq	r7, r6, r1, lsl #22
    34ec:	02080100 	andeq	r0, r8, #0	; 0x0
    34f0:	00479001 	subeq	r9, r7, r1
    34f4:	0047f008 	subeq	pc, r7, r8
    34f8:	0013f708 	andseq	pc, r3, r8, lsl #14
    34fc:	0005c600 	andeq	ip, r5, r0, lsl #12
    3500:	16371c00 	ldrtne	r1, [r7], -r0, lsl #24
    3504:	07010000 	streq	r0, [r1, -r0]
    3508:	00003a02 	andeq	r3, r0, r2, lsl #20
    350c:	1b500100 	blne	1403914 <__Stack_Size+0x1403514>
    3510:	00000e55 	andeq	r0, r0, r5, asr lr
    3514:	89020701 	stmdbhi	r2, {r0, r8, r9, sl}
    3518:	16000000 	strne	r0, [r0], -r0
    351c:	1f000014 	svcne	0x00000014
    3520:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3524:	3a020901 	bcc	85930 <__Stack_Size+0x85530>
    3528:	01000000 	tsteq	r0, r0
    352c:	16e21d54 	usatne	r1, #2, r4, asr #26
    3530:	09010000 	stmdbeq	r1, {}
    3534:	00003a02 	andeq	r3, r0, r2, lsl #20
    3538:	0ef52000 	cdpeq	0, 15, cr2, cr5, cr0, {0}
    353c:	09010000 	stmdbeq	r1, {}
    3540:	00003a02 	andeq	r3, r0, r2, lsl #20
    3544:	00143400 	andseq	r3, r4, r0, lsl #8
    3548:	16b11d00 	ldrtne	r1, [r1], r0, lsl #26
    354c:	09010000 	stmdbeq	r1, {}
    3550:	00003a02 	andeq	r3, r0, r2, lsl #20
    3554:	01210000 	teqeq	r1, r0
    3558:	000016e7 	andeq	r1, r0, r7, ror #13
    355c:	01023a01 	tsteq	r2, r1, lsl #20
    3560:	080047f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, lr}
    3564:	08004824 	stmdaeq	r0, {r2, r5, fp, lr}
    3568:	00001473 	andeq	r1, r0, r3, ror r4
    356c:	0000060d 	andeq	r0, r0, sp, lsl #12
    3570:	0016041b 	andseq	r0, r6, fp, lsl r4
    3574:	02390100 	eorseq	r0, r9, #0	; 0x0
    3578:	0000005e 	andeq	r0, r0, lr, asr r0
    357c:	00001492 	muleq	r0, r2, r4
    3580:	00168f1b 	andseq	r8, r6, fp, lsl pc
    3584:	02390100 	eorseq	r0, r9, #0	; 0x0
    3588:	0000005e 	andeq	r0, r0, lr, asr r0
    358c:	000014a5 	andeq	r1, r0, r5, lsr #9
    3590:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    3594:	023b0100 	eorseq	r0, fp, #0	; 0x0
    3598:	0000003a 	andeq	r0, r0, sl, lsr r0
    359c:	3c012300 	stccc	3, cr2, [r1], {0}
    35a0:	01000017 	tsteq	r0, r7, lsl r0
    35a4:	4824016c 	stmdami	r4!, {r2, r3, r5, r6, r8}
    35a8:	483c0800 	ldmdami	ip!, {fp}
    35ac:	14b80800 	ldrtne	r0, [r8], #2048
    35b0:	01240000 	teqeq	r4, r0
    35b4:	00001614 	andeq	r1, r0, r4, lsl r6
    35b8:	3c013401 	cfstrscc	mvf3, [r1], {1}
    35bc:	e4080048 	str	r0, [r8], #-72
    35c0:	e3080048 	movw	r0, #32840	; 0x8048
    35c4:	13000014 	movwne	r0, #20	; 0x14
    35c8:	0000170a 	andeq	r1, r0, sl, lsl #14
    35cc:	02af3301 	adceq	r3, pc, #67108864	; 0x4000000
    35d0:	150e0000 	strne	r0, [lr]
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	000008e3 	andeq	r0, r0, r3, ror #17
    35dc:	0d6b0002 	stcleq	0, cr0, [fp, #-8]!
    35e0:	01040000 	tsteq	r4, r0
    35e4:	00000000 	andeq	r0, r0, r0
    35e8:	00183f01 	andseq	r3, r8, r1, lsl #30
    35ec:	00005000 	andeq	r5, r0, r0
    35f0:	0048e400 	subeq	lr, r8, r0, lsl #8
    35f4:	004c6808 	subeq	r6, ip, r8, lsl #16
    35f8:	000da508 	andeq	sl, sp, r8, lsl #10
    35fc:	05040200 	streq	r0, [r4, #-512]
    3600:	00003007 	andeq	r3, r0, r7
    3604:	46050202 	strmi	r0, [r5], -r2, lsl #4
    3608:	02000000 	andeq	r0, r0, #0	; 0x0
    360c:	01170601 	tsteq	r7, r1, lsl #12
    3610:	75030000 	strvc	r0, [r3]
    3614:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3618:	00004527 	andeq	r4, r0, r7, lsr #10
    361c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3620:	00003081 	andeq	r3, r0, r1, lsl #1
    3624:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3628:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    362c:	02000000 	andeq	r0, r0, #0	; 0x0
    3630:	01920702 	orrseq	r0, r2, r2, lsl #14
    3634:	75030000 	strvc	r0, [r3]
    3638:	29020038 	stmdbcs	r2, {r3, r4, r5}
    363c:	00000068 	andeq	r0, r0, r8, rrx
    3640:	15080102 	strne	r0, [r8, #-258]
    3644:	04000001 	streq	r0, [r0], #-1
    3648:	00000045 	andeq	r0, r0, r5, asr #32
    364c:	00006f05 	andeq	r6, r0, r5, lsl #30
    3650:	02010600 	andeq	r0, r1, #0	; 0x0
    3654:	00008e39 	andeq	r8, r0, r9, lsr lr
    3658:	15a70700 	strne	r0, [r7, #1792]!
    365c:	08000000 	stmdaeq	r0, {}
    3660:	00544553 	subseq	r4, r4, r3, asr r5
    3664:	e6090001 	str	r0, [r9], -r1
    3668:	0200001c 	andeq	r0, r0, #28	; 0x1c
    366c:	00007939 	andeq	r7, r0, r9, lsr r9
    3670:	02010600 	andeq	r0, r1, #0	; 0x0
    3674:	0000ae3b 	andeq	sl, r0, fp, lsr lr
    3678:	07ae0700 	streq	r0, [lr, r0, lsl #14]!
    367c:	07000000 	streq	r0, [r0, -r0]
    3680:	000007ce 	andeq	r0, r0, lr, asr #15
    3684:	30090001 	andcc	r0, r9, r1
    3688:	02000009 	andeq	r0, r0, #9	; 0x9
    368c:	0000993b 	andeq	r9, r0, fp, lsr r9
    3690:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    3694:	03033c0b 	movweq	r3, #15371	; 0x3c0b
    3698:	01750182 	cmneq	r5, r2, lsl #3
    369c:	370c0000 	strcc	r0, [ip, -r0]
    36a0:	0300001a 	movweq	r0, #26	; 0x1a
    36a4:	01850183 	orreq	r0, r5, r3, lsl #3
    36a8:	23020000 	movwcs	r0, #8192	; 0x2000
    36ac:	01cf0c00 	biceq	r0, pc, r0, lsl #24
    36b0:	84030000 	strhi	r0, [r3]
    36b4:	00018a01 	andeq	r8, r1, r1, lsl #20
    36b8:	08230200 	stmdaeq	r3!, {r9}
    36bc:	0019fb0c 	andseq	pc, r9, ip, lsl #22
    36c0:	01850300 	orreq	r0, r5, r0, lsl #6
    36c4:	0000019a 	muleq	r0, sl, r1
    36c8:	01802303 	orreq	r2, r0, r3, lsl #6
    36cc:	0018c70c 	andseq	ip, r8, ip, lsl #14
    36d0:	01860300 	orreq	r0, r6, r0, lsl #6
    36d4:	0000018a 	andeq	r0, r0, sl, lsl #3
    36d8:	01882303 	orreq	r2, r8, r3, lsl #6
    36dc:	001a110c 	andseq	r1, sl, ip, lsl #2
    36e0:	01870300 	orreq	r0, r7, r0, lsl #6
    36e4:	0000019f 	muleq	r0, pc, r1
    36e8:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
    36ec:	0000950c 	andeq	r9, r0, ip, lsl #10
    36f0:	01880300 	orreq	r0, r8, r0, lsl #6
    36f4:	0000018a 	andeq	r0, r0, sl, lsl #3
    36f8:	02882303 	addeq	r2, r8, #201326592	; 0xc000000
    36fc:	0019870c 	andseq	r8, r9, ip, lsl #14
    3700:	01890300 	orreq	r0, r9, r0, lsl #6
    3704:	000001a4 	andeq	r0, r0, r4, lsr #3
    3708:	03802303 	orreq	r2, r0, #201326592	; 0xc000000
    370c:	0001e30c 	andeq	lr, r1, ip, lsl #6
    3710:	018a0300 	orreq	r0, sl, r0, lsl #6
    3714:	0000018a 	andeq	r0, r0, sl, lsl #3
    3718:	03882303 	orreq	r2, r8, #201326592	; 0xc000000
    371c:	00174c0c 	andseq	r4, r7, ip, lsl #24
    3720:	018b0300 	orreq	r0, fp, r0, lsl #6
    3724:	000001a9 	andeq	r0, r0, r9, lsr #3
    3728:	04802303 	streq	r2, [r0], #771
    372c:	00009f0c 	andeq	r9, r0, ip, lsl #30
    3730:	018c0300 	orreq	r0, ip, r0, lsl #6
    3734:	000001ae 	andeq	r0, r0, lr, lsr #3
    3738:	04882303 	streq	r2, [r8], #771
    373c:	5250490d 	subspl	r4, r0, #212992	; 0x34000
    3740:	018d0300 	orreq	r0, sp, r0, lsl #6
    3744:	000001ce 	andeq	r0, r0, lr, asr #3
    3748:	06802303 	streq	r2, [r0], r3, lsl #6
    374c:	00450e00 	subeq	r0, r5, r0, lsl #28
    3750:	01850000 	orreq	r0, r5, r0
    3754:	b90f0000 	stmdblt	pc, {}
    3758:	01000000 	tsteq	r0, r0
    375c:	01750400 	cmneq	r5, r0, lsl #8
    3760:	3a0e0000 	bcc	383768 <__Stack_Size+0x383368>
    3764:	9a000000 	bls	376c <__Stack_Size+0x336c>
    3768:	0f000001 	svceq	0x00000001
    376c:	000000b9 	strheq	r0, [r0], -r9
    3770:	7504001d 	strvc	r0, [r4, #-29]
    3774:	04000001 	streq	r0, [r0], #-1
    3778:	00000175 	andeq	r0, r0, r5, ror r1
    377c:	00017504 	andeq	r7, r1, r4, lsl #10
    3780:	01750400 	cmneq	r5, r0, lsl #8
    3784:	3a0e0000 	bcc	38378c <__Stack_Size+0x38338c>
    3788:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    378c:	0f000001 	svceq	0x00000001
    3790:	000000b9 	strheq	r0, [r0], -r9
    3794:	450e003d 	strmi	r0, [lr, #-61]
    3798:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    379c:	0f000001 	svceq	0x00000001
    37a0:	000000b9 	strheq	r0, [r0], -r9
    37a4:	be04000e 	cdplt	0, 0, cr0, cr4, cr14, {0}
    37a8:	10000001 	andne	r0, r0, r1
    37ac:	01910340 	orrseq	r0, r1, r0, asr #6
    37b0:	000002af 	andeq	r0, r0, pc, lsr #5
    37b4:	00186a0c 	andseq	r6, r8, ip, lsl #20
    37b8:	01920300 	orrseq	r0, r2, r0, lsl #6
    37bc:	00000074 	andeq	r0, r0, r4, ror r0
    37c0:	0c002302 	stceq	3, cr2, [r0], {2}
    37c4:	000018c2 	andeq	r1, r0, r2, asr #17
    37c8:	6f019303 	svcvs	0x00019303
    37cc:	02000000 	andeq	r0, r0, #0	; 0x0
    37d0:	0c0c0423 	cfstrseq	mvf0, [ip], {35}
    37d4:	0300001a 	movweq	r0, #26	; 0x1a
    37d8:	006f0194 	mlseq	pc, r4, r1, r0
    37dc:	23020000 	movwcs	r0, #8192	; 0x2000
    37e0:	196d0c08 	stmdbne	sp!, {r3, sl, fp}^
    37e4:	95030000 	strls	r0, [r3]
    37e8:	00006f01 	andeq	r6, r0, r1, lsl #30
    37ec:	0c230200 	sfmeq	f0, 4, [r3]
    37f0:	5243530d 	subpl	r5, r3, #872415232	; 0x34000000
    37f4:	01960300 	orrseq	r0, r6, r0, lsl #6
    37f8:	0000006f 	andeq	r0, r0, pc, rrx
    37fc:	0d102302 	ldceq	3, cr2, [r0, #-8]
    3800:	00524343 	subseq	r4, r2, r3, asr #6
    3804:	6f019703 	svcvs	0x00019703
    3808:	02000000 	andeq	r0, r0, #0	; 0x0
    380c:	960c1423 	strls	r1, [ip], -r3, lsr #8
    3810:	03000019 	movweq	r0, #25	; 0x19
    3814:	02bf0198 	adcseq	r0, pc, #38	; 0x26
    3818:	23020000 	movwcs	r0, #8192	; 0x2000
    381c:	199b0c18 	ldmibne	fp, {r3, r4, sl, fp}
    3820:	99030000 	stmdbls	r3, {}
    3824:	00006f01 	andeq	r6, r0, r1, lsl #30
    3828:	24230200 	strtcs	r0, [r3], #-512
    382c:	0019480c 	andseq	r4, r9, ip, lsl #16
    3830:	019a0300 	orrseq	r0, sl, r0, lsl #6
    3834:	0000006f 	andeq	r0, r0, pc, rrx
    3838:	0c282302 	stceq	3, cr2, [r8], #-8
    383c:	00001a1b 	andeq	r1, r0, fp, lsl sl
    3840:	6f019b03 	svcvs	0x00019b03
    3844:	02000000 	andeq	r0, r0, #0	; 0x0
    3848:	160c2c23 	strne	r2, [ip], -r3, lsr #24
    384c:	0300001a 	movweq	r0, #26	; 0x1a
    3850:	006f019c 	mlseq	pc, ip, r1, r0
    3854:	23020000 	movwcs	r0, #8192	; 0x2000
    3858:	19b10c30 	ldmibne	r1!, {r4, r5, sl, fp}
    385c:	9d030000 	stcls	0, cr0, [r3]
    3860:	00006f01 	andeq	r6, r0, r1, lsl #30
    3864:	34230200 	strtcc	r0, [r3], #-512
    3868:	00191f0c 	andseq	r1, r9, ip, lsl #30
    386c:	019e0300 	orrseq	r0, lr, r0, lsl #6
    3870:	0000006f 	andeq	r0, r0, pc, rrx
    3874:	0c382302 	ldceq	3, cr2, [r8], #-8
    3878:	00001a32 	andeq	r1, r0, r2, lsr sl
    387c:	6f019f03 	svcvs	0x00019f03
    3880:	02000000 	andeq	r0, r0, #0	; 0x0
    3884:	0e003c23 	cdpeq	12, 0, cr3, cr0, cr3, {1}
    3888:	00000045 	andeq	r0, r0, r5, asr #32
    388c:	000002bf 	strheq	r0, [r0], -pc
    3890:	0000b90f 	andeq	fp, r0, pc, lsl #18
    3894:	04000200 	streq	r0, [r0], #-512
    3898:	000002af 	andeq	r0, r0, pc, lsr #5
    389c:	1b040411 	blne	1048e8 <__Stack_Size+0x1044e8>
    38a0:	00000305 	andeq	r0, r0, r5, lsl #6
    38a4:	0008bf12 	andeq	fp, r8, r2, lsl pc
    38a8:	5e1c0400 	cfmulspl	mvf0, mvf12, mvf0
    38ac:	02000000 	andeq	r0, r0, #0	; 0x0
    38b0:	73120023 	tstvc	r2, #35	; 0x23
    38b4:	04000008 	streq	r0, [r0], #-8
    38b8:	00005e1d 	andeq	r5, r0, sp, lsl lr
    38bc:	01230200 	teqeq	r3, r0, lsl #4
    38c0:	0008cf12 	andeq	ip, r8, r2, lsl pc
    38c4:	5e1e0400 	cfmulspl	mvf0, mvf14, mvf0
    38c8:	02000000 	andeq	r0, r0, #0	; 0x0
    38cc:	88120223 	ldmdahi	r2, {r0, r1, r5, r9}
    38d0:	04000007 	streq	r0, [r0], #-7
    38d4:	0000ae1f 	andeq	sl, r0, pc, lsl lr
    38d8:	03230200 	teqeq	r3, #0	; 0x0
    38dc:	09400900 	stmdbeq	r0, {r8, fp}^
    38e0:	20040000 	andcs	r0, r4, r0
    38e4:	000002c4 	andeq	r0, r0, r4, asr #5
    38e8:	1b680113 	blne	1a03d3c <__Stack_Size+0x1a0393c>
    38ec:	25010000 	strcs	r0, [r1]
    38f0:	0048e401 	subeq	lr, r8, r1, lsl #8
    38f4:	00491808 	subeq	r1, r9, r8, lsl #16
    38f8:	355d0108 	ldrbcc	r0, [sp, #-264]
    38fc:	14000003 	strne	r0, [r0], #-3
    3900:	00000b20 	andeq	r0, r0, r0, lsr #22
    3904:	003a2601 	eorseq	r2, sl, r1, lsl #12
    3908:	52010000 	andpl	r0, r1, #0	; 0x0
    390c:	f5011300 	undefined instruction 0xf5011300
    3910:	0100001a 	tsteq	r0, sl, lsl r0
    3914:	4918013c 	ldmdbmi	r8, {r2, r3, r4, r5, r8}
    3918:	49480800 	stmdbmi	r8, {fp}^
    391c:	5d010800 	stcpl	8, cr0, [r1]
    3920:	00000358 	andeq	r0, r0, r8, asr r3
    3924:	000b2015 	andeq	r2, fp, r5, lsl r0
    3928:	3a3d0100 	bcc	f43d30 <__Stack_Size+0xf43930>
    392c:	00000000 	andeq	r0, r0, r0
    3930:	1b740113 	blne	1d03d84 <__Stack_Size+0x1d03984>
    3934:	62010000 	andvs	r0, r1, #0	; 0x0
    3938:	00494801 	subeq	r4, r9, r1, lsl #16
    393c:	00495c08 	subeq	r5, r9, r8, lsl #24
    3940:	7f5d0108 	svcvc	0x005d0108
    3944:	16000003 	strne	r0, [r0], -r3
    3948:	00001870 	andeq	r1, r0, r0, ror r8
    394c:	003a6101 	eorseq	r6, sl, r1, lsl #2
    3950:	152d0000 	strne	r0, [sp]!
    3954:	17000000 	strne	r0, [r0, -r0]
    3958:	00198c01 	andseq	r8, r9, r1, lsl #24
    395c:	01750100 	cmneq	r5, r0, lsl #2
    3960:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
    3964:	080049d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, lr}
    3968:	00001540 	andeq	r1, r0, r0, asr #10
    396c:	000003eb 	andeq	r0, r0, fp, ror #7
    3970:	00177016 	andseq	r7, r7, r6, lsl r0
    3974:	eb740100 	bl	1d03d7c <__Stack_Size+0x1d0397c>
    3978:	5f000003 	svcpl	0x00000003
    397c:	18000015 	stmdane	r0, {r0, r2, r4}
    3980:	00001a00 	andeq	r1, r0, r0, lsl #20
    3984:	003a7601 	eorseq	r7, sl, r1, lsl #12
    3988:	157d0000 	ldrbne	r0, [sp]!
    398c:	f5180000 	undefined instruction 0xf5180000
    3990:	0100000e 	tsteq	r0, lr
    3994:	00003a76 	andeq	r3, r0, r6, ror sl
    3998:	0015a600 	andseq	sl, r5, r0, lsl #12
    399c:	16b11800 	ldrtne	r1, [r1], r0, lsl #16
    39a0:	76010000 	strvc	r0, [r1], -r0
    39a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    39a8:	000015c4 	andeq	r1, r0, r4, asr #11
    39ac:	0017f815 	andseq	pc, r7, r5, lsl r8
    39b0:	3a770100 	bcc	1dc3db8 <__Stack_Size+0x1dc39b8>
    39b4:	15000000 	strne	r0, [r0]
    39b8:	000019b7 	strheq	r1, [r0], -r7
    39bc:	003a7701 	eorseq	r7, sl, r1, lsl #14
    39c0:	19000000 	stmdbne	r0, {}
    39c4:	00030504 	andeq	r0, r3, r4, lsl #10
    39c8:	eb011300 	bl	485d0 <__Stack_Size+0x481d0>
    39cc:	01000019 	tsteq	r0, r9, lsl r0
    39d0:	49d801a9 	ldmibmi	r8, {r0, r3, r5, r7, r8}^
    39d4:	49e40800 	stmibmi	r4!, {fp}^
    39d8:	5d010800 	stcpl	8, cr0, [r1]
    39dc:	00000416 	andeq	r0, r0, r6, lsl r4
    39e0:	0017701a 	andseq	r7, r7, sl, lsl r0
    39e4:	eba80100 	bl	fea03dec <SCS_BASE+0x1e9f5dec>
    39e8:	01000003 	tsteq	r0, r3
    39ec:	011b0050 	tsteq	fp, r0, asr r0
    39f0:	00001780 	andeq	r1, r0, r0, lsl #15
    39f4:	01010601 	tsteq	r1, r1, lsl #12
    39f8:	0000004c 	andeq	r0, r0, ip, asr #32
    39fc:	080049e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, lr}
    3a00:	080049fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, lr}
    3a04:	011c5d01 	tsteq	ip, r1, lsl #26
    3a08:	00001ad2 	ldrdeq	r1, [r0], -r2
    3a0c:	01011301 	tsteq	r1, r1, lsl #6
    3a10:	0000008e 	andeq	r0, r0, lr, lsl #1
    3a14:	080049fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, lr}
    3a18:	08004a20 	stmdaeq	r0, {r5, r9, fp, lr}
    3a1c:	04755d01 	ldrbteq	r5, [r5], #-3329
    3a20:	bf1d0000 	svclt	0x001d0000
    3a24:	01000008 	tsteq	r0, r8
    3a28:	005e0112 	subseq	r0, lr, r2, lsl r1
    3a2c:	15d70000 	ldrbne	r0, [r7]
    3a30:	8d1e0000 	ldchi	0, cr0, [lr]
    3a34:	0100001b 	tsteq	r0, fp, lsl r0
    3a38:	008e0114 	addeq	r0, lr, r4, lsl r1
    3a3c:	741f0000 	ldrvc	r0, [pc], #0	; 3a44 <__Stack_Size+0x3644>
    3a40:	0100706d 	tsteq	r0, sp, rrx
    3a44:	003a0115 	eorseq	r0, sl, r5, lsl r1
    3a48:	52010000 	andpl	r0, r1, #0	; 0x0
    3a4c:	24012000 	strcs	r2, [r1]
    3a50:	01000019 	tsteq	r0, r9, lsl r0
    3a54:	2001012f 	andcs	r0, r1, pc, lsr #2
    3a58:	2c08004a 	stccs	0, cr0, [r8], {74}
    3a5c:	0108004a 	tsteq	r8, sl, asr #32
    3a60:	00049c5d 	andeq	r9, r4, sp, asr ip
    3a64:	08bf2100 	ldmeq	pc!, {r8, sp}
    3a68:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3a6c:	00005e01 	andeq	r5, r0, r1, lsl #28
    3a70:	00500100 	subseq	r0, r0, r0, lsl #2
    3a74:	17510120 	ldrbne	r0, [r1, -r0, lsr #2]
    3a78:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    3a7c:	4a2c0101 	bmi	b03e88 <__Stack_Size+0xb03a88>
    3a80:	4a440800 	bmi	1105a88 <__Stack_Size+0x1105688>
    3a84:	5d010800 	stcpl	8, cr0, [r1]
    3a88:	000004c5 	andeq	r0, r0, r5, asr #9
    3a8c:	0008bf1d 	andeq	fp, r8, sp, lsl pc
    3a90:	013d0100 	teqeq	sp, r0, lsl #2
    3a94:	0000005e 	andeq	r0, r0, lr, asr r0
    3a98:	000015ea 	andeq	r1, r0, sl, ror #11
    3a9c:	97011b00 	strls	r1, [r1, -r0, lsl #22]
    3aa0:	01000018 	tsteq	r0, r8, lsl r0
    3aa4:	4c01014e 	stfmis	f0, [r1], {78}
    3aa8:	44000000 	strmi	r0, [r0]
    3aac:	5408004a 	strpl	r0, [r8], #-74
    3ab0:	0108004a 	tsteq	r8, sl, asr #32
    3ab4:	46011c5d 	undefined
    3ab8:	0100001b 	tsteq	r0, fp, lsl r0
    3abc:	8e01015b 	mcrhi	1, 0, r0, cr1, cr11, {2}
    3ac0:	54000000 	strpl	r0, [r0]
    3ac4:	7808004a 	stmdavc	r8, {r1, r3, r6}
    3ac8:	0108004a 	tsteq	r8, sl, asr #32
    3acc:	0005245d 	andeq	r2, r5, sp, asr r4
    3ad0:	08bf1d00 	ldmeq	pc!, {r8, sl, fp, ip}
    3ad4:	5a010000 	bpl	43adc <__Stack_Size+0x436dc>
    3ad8:	00005e01 	andeq	r5, r0, r1, lsl #28
    3adc:	0015fd00 	andseq	pc, r5, r0, lsl #26
    3ae0:	1b1d1e00 	blne	74b2e8 <__Stack_Size+0x74aee8>
    3ae4:	5c010000 	stcpl	0, cr0, [r1], {0}
    3ae8:	00008e01 	andeq	r8, r0, r1, lsl #28
    3aec:	6d741f00 	ldclvs	15, cr1, [r4]
    3af0:	5d010070 	stcpl	0, cr0, [r1, #-448]
    3af4:	00003a01 	andeq	r3, r0, r1, lsl #20
    3af8:	00520100 	subseq	r0, r2, r0, lsl #2
    3afc:	1862011b 	stmdane	r2!, {r0, r1, r3, r4, r8}^
    3b00:	78010000 	stmdavc	r1, {}
    3b04:	003a0101 	eorseq	r0, sl, r1, lsl #2
    3b08:	4a780000 	bmi	1e03b10 <__Stack_Size+0x1e03710>
    3b0c:	4a840800 	bmi	fe105b14 <SCS_BASE+0x1e0f7b14>
    3b10:	5d010800 	stcpl	8, cr0, [r1]
    3b14:	19730120 	ldmdbne	r3!, {r5, r8}^
    3b18:	8a010000 	bhi	43b20 <__Stack_Size+0x43720>
    3b1c:	4a840101 	bmi	fe103f28 <SCS_BASE+0x1e0f5f28>
    3b20:	4a980800 	bmi	fe605b28 <SCS_BASE+0x1e5f7b28>
    3b24:	5d010800 	stcpl	8, cr0, [r1]
    3b28:	00000573 	andeq	r0, r0, r3, ror r5
    3b2c:	001b1021 	andseq	r1, fp, r1, lsr #32
    3b30:	01890100 	orreq	r0, r9, r0, lsl #2
    3b34:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b38:	5f1d5001 	svcpl	0x001d5001
    3b3c:	0100000f 	tsteq	r0, pc
    3b40:	003a0189 	eorseq	r0, sl, r9, lsl #3
    3b44:	16100000 	ldrne	r0, [r0], -r0
    3b48:	22000000 	andcs	r0, r0, #0	; 0x0
    3b4c:	0017df01 	andseq	sp, r7, r1, lsl #30
    3b50:	019a0100 	orrseq	r0, sl, r0, lsl #2
    3b54:	004a9801 	subeq	r9, sl, r1, lsl #16
    3b58:	004aa808 	subeq	sl, sl, r8, lsl #16
    3b5c:	225d0108 	subscs	r0, sp, #2	; 0x2
    3b60:	0018d001 	andseq	sp, r8, r1
    3b64:	01a60100 	undefined instruction 0x01a60100
    3b68:	004aa801 	subeq	sl, sl, r1, lsl #16
    3b6c:	004ab808 	subeq	fp, sl, r8, lsl #16
    3b70:	205d0108 	subscs	r0, sp, r8, lsl #2
    3b74:	0019d701 	andseq	sp, r9, r1, lsl #14
    3b78:	01b90100 	undefined instruction 0x01b90100
    3b7c:	004ab801 	subeq	fp, sl, r1, lsl #16
    3b80:	004ad408 	subeq	sp, sl, r8, lsl #8
    3b84:	d05d0108 	subsle	r0, sp, r8, lsl #2
    3b88:	21000005 	tstcs	r0, r5
    3b8c:	00001b39 	andeq	r1, r0, r9, lsr fp
    3b90:	5e01b801 	cdppl	8, 0, cr11, cr1, cr1, {0}
    3b94:	01000000 	tsteq	r0, r0
    3b98:	0e552150 	mrceq	1, 2, r2, cr5, cr0, {2}
    3b9c:	b8010000 	stmdalt	r1, {}
    3ba0:	0000ae01 	andeq	sl, r0, r1, lsl #28
    3ba4:	00510100 	subseq	r0, r1, r0, lsl #2
    3ba8:	19be0120 	ldmibne	lr!, {r5, r8}
    3bac:	d7010000 	strle	r0, [r1, -r0]
    3bb0:	4ad40101 	bmi	ff503fbc <SCS_BASE+0x1f4f5fbc>
    3bb4:	4afc0800 	bmi	fff05bbc <SCS_BASE+0x1fef7bbc>
    3bb8:	5d010800 	stcpl	8, cr0, [r1]
    3bbc:	00000615 	andeq	r0, r0, r5, lsl r6
    3bc0:	0018b41d 	andseq	fp, r8, sp, lsl r4
    3bc4:	01d60100 	bicseq	r0, r6, r0, lsl #2
    3bc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    3bcc:	00001623 	andeq	r1, r0, r3, lsr #12
    3bd0:	000e5521 	andeq	r5, lr, r1, lsr #10
    3bd4:	01d60100 	bicseq	r0, r6, r0, lsl #2
    3bd8:	000000ae 	andeq	r0, r0, lr, lsr #1
    3bdc:	f5235101 	undefined instruction 0xf5235101
    3be0:	0100000e 	tsteq	r0, lr
    3be4:	003a01d8 	ldrsbteq	r0, [sl], -r8
    3be8:	50010000 	andpl	r0, r1, r0
    3bec:	1e012400 	cfcpysne	mvf2, mvf1
    3bf0:	01000018 	tsteq	r0, r8, lsl r0
    3bf4:	fc010200 	stc2	2, cr0, [r1], {0}
    3bf8:	5408004a 	strpl	r0, [r8], #-74
    3bfc:	3608004b 	strcc	r0, [r8], -fp, asr #32
    3c00:	98000016 	stmdals	r0, {r1, r2, r4}
    3c04:	1d000006 	stcne	0, cr0, [r0, #-24]
    3c08:	000018b4 	strheq	r1, [r0], -r4
    3c0c:	3a01fe01 	bcc	83418 <__Stack_Size+0x83018>
    3c10:	55000000 	strpl	r0, [r0]
    3c14:	1d000016 	stcne	0, cr0, [r0, #-88]
    3c18:	00001ab2 	strheq	r1, [r0], -r2
    3c1c:	5e01fe01 	cdppl	14, 0, cr15, cr1, cr1, {0}
    3c20:	68000000 	stmdavs	r0, {}
    3c24:	1d000016 	stcne	0, cr0, [r0, #-88]
    3c28:	000017b6 	strheq	r1, [r0], -r6
    3c2c:	5e01ff01 	cdppl	15, 0, cr15, cr1, cr1, {0}
    3c30:	7b000000 	blvc	3c38 <__Stack_Size+0x3838>
    3c34:	25000016 	strcs	r0, [r0, #-22]
    3c38:	000016e2 	andeq	r1, r0, r2, ror #13
    3c3c:	3a020101 	bcc	84048 <__Stack_Size+0x83c48>
    3c40:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3c44:	1e000016 	mcrne	0, 0, r0, cr0, cr6, {0}
    3c48:	00001a58 	andeq	r1, r0, r8, asr sl
    3c4c:	3a020101 	bcc	84058 <__Stack_Size+0x83c58>
    3c50:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3c54:	00001b2d 	andeq	r1, r0, sp, lsr #22
    3c58:	3a020101 	bcc	84064 <__Stack_Size+0x83c64>
    3c5c:	25000000 	strcs	r0, [r0]
    3c60:	00001a00 	andeq	r1, r0, r0, lsl #20
    3c64:	3a020201 	bcc	84470 <__Stack_Size+0x84070>
    3c68:	a1000000 	tstge	r0, r0
    3c6c:	00000016 	andeq	r0, r0, r6, lsl r0
    3c70:	1a5d011c 	bne	17440e8 <__Stack_Size+0x1743ce8>
    3c74:	29010000 	stmdbcs	r1, {}
    3c78:	008e0102 	addeq	r0, lr, r2, lsl #2
    3c7c:	4b540000 	blmi	1503c84 <__Stack_Size+0x1503884>
    3c80:	4b740800 	blmi	1d05c88 <__Stack_Size+0x1d05888>
    3c84:	5d010800 	stcpl	8, cr0, [r1]
    3c88:	000006ed 	andeq	r0, r0, sp, ror #13
    3c8c:	0018b41d 	andseq	fp, r8, sp, lsl r4
    3c90:	02280100 	eoreq	r0, r8, #0	; 0x0
    3c94:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c98:	000016ca 	andeq	r1, r0, sl, asr #13
    3c9c:	0010421e 	andseq	r4, r0, lr, lsl r2
    3ca0:	022a0100 	eoreq	r0, sl, #0	; 0x0
    3ca4:	0000008e 	andeq	r0, r0, lr, lsl #1
    3ca8:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3cac:	022b0100 	eoreq	r0, fp, #0	; 0x0
    3cb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cb4:	00194125 	andseq	r4, r9, r5, lsr #2
    3cb8:	022b0100 	eoreq	r0, fp, #0	; 0x0
    3cbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cc0:	000016dd 	ldrdeq	r1, [r0], -sp
    3cc4:	4d012000 	stcmi	0, cr2, [r1]
    3cc8:	01000019 	tsteq	r0, r9, lsl r0
    3ccc:	7401024f 	strvc	r0, [r1], #-591
    3cd0:	8c08004b 	stchi	0, cr0, [r8], {75}
    3cd4:	0108004b 	tsteq	r8, fp, asr #32
    3cd8:	0007225d 	andeq	r2, r7, sp, asr r2
    3cdc:	18b41d00 	ldmne	r4!, {r8, sl, fp, ip}
    3ce0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    3ce4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3ce8:	0016fb00 	andseq	pc, r6, r0, lsl #22
    3cec:	6d742600 	ldclvs	6, cr2, [r4]
    3cf0:	50010070 	andpl	r0, r1, r0, ror r0
    3cf4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cf8:	01200000 	teqeq	r0, r0
    3cfc:	00001a83 	andeq	r1, r0, r3, lsl #21
    3d00:	01026701 	tsteq	r2, r1, lsl #14
    3d04:	08004b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, lr}
    3d08:	08004ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, lr}
    3d0c:	07575d01 	ldrbeq	r5, [r7, -r1, lsl #26]
    3d10:	b41d0000 	ldrlt	r0, [sp]
    3d14:	01000018 	tsteq	r0, r8, lsl r0
    3d18:	003a0266 	eorseq	r0, sl, r6, ror #4
    3d1c:	170e0000 	strne	r0, [lr, -r0]
    3d20:	74260000 	strtvc	r0, [r6]
    3d24:	0100706d 	tsteq	r0, sp, rrx
    3d28:	003a0268 	eorseq	r0, sl, r8, ror #4
    3d2c:	1c000000 	stcne	0, cr0, [r0], {0}
    3d30:	0018e701 	andseq	lr, r8, r1, lsl #14
    3d34:	02850100 	addeq	r0, r5, #0	; 0x0
    3d38:	00008e01 	andeq	r8, r0, r1, lsl #28
    3d3c:	004ba400 	subeq	sl, fp, r0, lsl #8
    3d40:	004bc408 	subeq	ip, fp, r8, lsl #8
    3d44:	aa5d0108 	bge	174416c <__Stack_Size+0x1743d6c>
    3d48:	1d000007 	stcne	0, cr0, [r0, #-28]
    3d4c:	000018b4 	strheq	r1, [r0], -r4
    3d50:	3a028401 	bcc	a4d5c <__Stack_Size+0xa495c>
    3d54:	21000000 	tstcs	r0, r0
    3d58:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    3d5c:	00001042 	andeq	r1, r0, r2, asr #32
    3d60:	8e028601 	cfmadd32hi	mvax0, mvfx8, mvfx2, mvfx1
    3d64:	26000000 	strcs	r0, [r0], -r0
    3d68:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3d6c:	3a028801 	bcc	a5d78 <__Stack_Size+0xa5978>
    3d70:	23000000 	movwcs	r0, #0	; 0x0
    3d74:	00001941 	andeq	r1, r0, r1, asr #18
    3d78:	3a028801 	bcc	a5d84 <__Stack_Size+0xa5984>
    3d7c:	01000000 	tsteq	r0, r0
    3d80:	011c0053 	tsteq	ip, r3, asr r0
    3d84:	00001a3c 	andeq	r1, r0, ip, lsr sl
    3d88:	0102ad01 	tsteq	r2, r1, lsl #26
    3d8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d90:	08004bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, lr}
    3d94:	08004c08 	stmdaeq	r0, {r3, sl, fp, lr}
    3d98:	08075d01 	stmdaeq	r7, {r0, r8, sl, fp, ip, lr}
    3d9c:	b41d0000 	ldrlt	r0, [sp]
    3da0:	01000018 	tsteq	r0, r8, lsl r0
    3da4:	003a02ac 	eorseq	r0, sl, ip, lsr #5
    3da8:	17340000 	ldrne	r0, [r4, -r0]!
    3dac:	a5250000 	strge	r0, [r5]!
    3db0:	0100001a 	tsteq	r0, sl, lsl r0
    3db4:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    3db8:	175d0000 	ldrbne	r0, [sp, -r0]
    3dbc:	f5250000 	undefined instruction 0xf5250000
    3dc0:	0100000e 	tsteq	r0, lr
    3dc4:	003a02af 	eorseq	r0, sl, pc, lsr #5
    3dc8:	17860000 	strne	r0, [r6, r0]
    3dcc:	41250000 	teqmi	r5, r0
    3dd0:	01000019 	tsteq	r0, r9, lsl r0
    3dd4:	003a02af 	eorseq	r0, sl, pc, lsr #5
    3dd8:	17af0000 	strne	r0, [pc, r0]!
    3ddc:	1c000000 	stcne	0, cr0, [r0], {0}
    3de0:	0017a101 	andseq	sl, r7, r1, lsl #2
    3de4:	02db0100 	sbcseq	r0, fp, #0	; 0x0
    3de8:	00003a01 	andeq	r3, r0, r1, lsl #20
    3dec:	004c0800 	subeq	r0, ip, r0, lsl #16
    3df0:	004c1c08 	subeq	r1, ip, r8, lsl #24
    3df4:	505d0108 	subspl	r0, sp, r8, lsl #2
    3df8:	1d000008 	stcne	0, cr0, [r0, #-32]
    3dfc:	000018b4 	strheq	r1, [r0], -r4
    3e00:	3a02da01 	bcc	ba60c <__Stack_Size+0xba20c>
    3e04:	cd000000 	stcgt	0, cr0, [r0]
    3e08:	25000017 	strcs	r0, [r0, #-23]
    3e0c:	00001811 	andeq	r1, r0, r1, lsl r8
    3e10:	3a02dc01 	bcc	bae1c <__Stack_Size+0xbaa1c>
    3e14:	e0000000 	and	r0, r0, r0
    3e18:	26000017 	undefined
    3e1c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3e20:	3a02dd01 	bcc	bb22c <__Stack_Size+0xbae2c>
    3e24:	00000000 	andeq	r0, r0, r0
    3e28:	19a10127 	stmibne	r1!, {r0, r1, r2, r5, r8}
    3e2c:	fa010000 	blx	43e34 <__Stack_Size+0x43a34>
    3e30:	00003a01 	andeq	r3, r0, r1, lsl #20
    3e34:	004c1c00 	subeq	r1, ip, r0, lsl #24
    3e38:	004c2808 	subeq	r2, ip, r8, lsl #16
    3e3c:	0017f308 	andseq	pc, r7, r8, lsl #6
    3e40:	0c011700 	stceq	7, cr1, [r1], {0}
    3e44:	01000019 	tsteq	r0, r9, lsl r0
    3e48:	4c2801eb 	stfmis	f0, [r8], #-940
    3e4c:	4c360800 	ldcmi	8, cr0, [r6]
    3e50:	181e0800 	ldmdane	lr, {fp}
    3e54:	08920000 	ldmeq	r2, {}
    3e58:	04160000 	ldreq	r0, [r6]
    3e5c:	0100001b 	tsteq	r0, fp, lsl r0
    3e60:	00003aea 	andeq	r3, r0, sl, ror #21
    3e64:	00184900 	andseq	r4, r8, r0, lsl #18
    3e68:	01280000 	teqeq	r8, r0
    3e6c:	00001883 	andeq	r1, r0, r3, lsl #17
    3e70:	3801dd01 	stmdacc	r1, {r0, r8, sl, fp, ip, lr, pc}
    3e74:	4408004c 	strmi	r0, [r8], #-76
    3e78:	5c08004c 	stcpl	0, cr0, [r8], {76}
    3e7c:	28000018 	stmdacs	r0, {r3, r4}
    3e80:	001a2001 	andseq	r2, sl, r1
    3e84:	01d10100 	bicseq	r0, r1, r0, lsl #2
    3e88:	08004c44 	stmdaeq	r0, {r2, r6, sl, fp, lr}
    3e8c:	08004c50 	stmdaeq	r0, {r4, r6, sl, fp, lr}
    3e90:	00001887 	andeq	r1, r0, r7, lsl #17
    3e94:	17ff0128 	ldrbne	r0, [pc, r8, lsr #2]!
    3e98:	c5010000 	strgt	r0, [r1]
    3e9c:	004c5001 	subeq	r5, ip, r1
    3ea0:	004c5c08 	subeq	r5, ip, r8, lsl #24
    3ea4:	0018b208 	andseq	fp, r8, r8, lsl #4
    3ea8:	cf012800 	svcgt	0x00012800
    3eac:	01000017 	tsteq	r0, r7, lsl r0
    3eb0:	4c5c01b9 	ldfmie	f0, [ip], {185}
    3eb4:	4c680800 	stclmi	8, cr0, [r8]
    3eb8:	18dd0800 	ldmne	sp, {fp}^
    3ebc:	43000000 	movwmi	r0, #0	; 0x0
    3ec0:	02000002 	andeq	r0, r0, #2	; 0x2
    3ec4:	000fc400 	andeq	ip, pc, r0, lsl #8
    3ec8:	00010400 	andeq	r0, r1, r0, lsl #8
    3ecc:	01000000 	tsteq	r0, r0
    3ed0:	00001bfb 	strdeq	r1, [r0], -fp
    3ed4:	00000050 	andeq	r0, r0, r0, asr r0
    3ed8:	08004c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, lr}
    3edc:	08004d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, lr}
    3ee0:	00000f4f 	andeq	r0, r0, pc, asr #30
    3ee4:	07050402 	streq	r0, [r5, -r2, lsl #8]
    3ee8:	02000030 	andeq	r0, r0, #48	; 0x30
    3eec:	00460502 	subeq	r0, r6, r2, lsl #10
    3ef0:	01020000 	tsteq	r2, r0
    3ef4:	00011706 	andeq	r1, r1, r6, lsl #14
    3ef8:	33750300 	cmncc	r5, #0	; 0x0
    3efc:	27020032 	smladxcs	r2, r2, r0, r0
    3f00:	00000045 	andeq	r0, r0, r5, asr #32
    3f04:	81070402 	tsthi	r7, r2, lsl #8
    3f08:	02000030 	andeq	r0, r0, #48	; 0x30
    3f0c:	01920702 	orrseq	r0, r2, r2, lsl #14
    3f10:	75030000 	strvc	r0, [r3]
    3f14:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3f18:	0000005d 	andeq	r0, r0, sp, asr r0
    3f1c:	15080102 	strne	r0, [r8, #-258]
    3f20:	04000001 	streq	r0, [r0], #-1
    3f24:	00000045 	andeq	r0, r0, r5, asr #32
    3f28:	39020105 	stmdbcc	r2, {r0, r2, r8}
    3f2c:	0000007e 	andeq	r0, r0, lr, ror r0
    3f30:	0015a706 	andseq	sl, r5, r6, lsl #14
    3f34:	53070000 	movwpl	r0, #28672	; 0x7000
    3f38:	01005445 	tsteq	r0, r5, asr #8
    3f3c:	1eec0800 	cdpne	8, 14, cr0, cr12, cr0, {0}
    3f40:	39020000 	stmdbcc	r2, {}
    3f44:	00000069 	andeq	r0, r0, r9, rrx
    3f48:	3b020105 	blcc	84364 <__Stack_Size+0x83f64>
    3f4c:	0000009e 	muleq	r0, lr, r0
    3f50:	0007ae06 	andeq	sl, r7, r6, lsl #28
    3f54:	ce060000 	cdpgt	0, 0, cr0, cr6, cr0, {0}
    3f58:	01000007 	tsteq	r0, r7
    3f5c:	09300800 	ldmdbeq	r0!, {fp}
    3f60:	3b020000 	blcc	83f68 <__Stack_Size+0x83b68>
    3f64:	00000089 	andeq	r0, r0, r9, lsl #1
    3f68:	0a070409 	beq	1c4f94 <__Stack_Size+0x1c4b94>
    3f6c:	01a40308 	undefined instruction 0x01a40308
    3f70:	000000d3 	ldrdeq	r0, [r0], -r3
    3f74:	0052430b 	subseq	r4, r2, fp, lsl #6
    3f78:	6401a503 	strvs	sl, [r1], #-1283
    3f7c:	02000000 	andeq	r0, r0, #0	; 0x0
    3f80:	430b0023 	movwmi	r0, #45091	; 0xb023
    3f84:	03005253 	movweq	r5, #595	; 0x253
    3f88:	006401a6 	rsbeq	r0, r4, r6, lsr #3
    3f8c:	23020000 	movwcs	r0, #8192	; 0x2000
    3f90:	010c0004 	tsteq	ip, r4
    3f94:	00001c62 	andeq	r1, r0, r2, ror #24
    3f98:	68015201 	stmdavs	r1, {r0, r9, ip, lr}
    3f9c:	7408004c 	strvc	r0, [r8], #-76
    3fa0:	0108004c 	tsteq	r8, ip, asr #32
    3fa4:	0000f85d 	andeq	pc, r0, sp, asr r8
    3fa8:	0e550d00 	cdpeq	13, 5, cr0, cr5, cr0, {0}
    3fac:	51010000 	tstpl	r1, r0
    3fb0:	0000009e 	muleq	r0, lr, r0
    3fb4:	0c005001 	stceq	0, cr5, [r0], {1}
    3fb8:	001bf001 	andseq	pc, fp, r1
    3fbc:	01620100 	cmneq	r2, r0, lsl #2
    3fc0:	08004c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, lr}
    3fc4:	08004c80 	stmdaeq	r0, {r7, sl, fp, lr}
    3fc8:	011d5d01 	tsteq	sp, r1, lsl #26
    3fcc:	550d0000 	strpl	r0, [sp]
    3fd0:	0100000e 	tsteq	r0, lr
    3fd4:	00009e61 	andeq	r9, r0, r1, ror #28
    3fd8:	00500100 	subseq	r0, r0, r0, lsl #2
    3fdc:	1c2f010c 	stfnes	f0, [pc], #-48
    3fe0:	7b010000 	blvc	43fe8 <__Stack_Size+0x43be8>
    3fe4:	004c8001 	subeq	r8, ip, r1
    3fe8:	004c9408 	subeq	r9, ip, r8, lsl #8
    3fec:	535d0108 	cmppl	sp, #2	; 0x2
    3ff0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3ff4:	00001bda 	ldrdeq	r1, [r0], -sl
    3ff8:	003a7a01 	eorseq	r7, sl, r1, lsl #20
    3ffc:	19080000 	stmdbne	r8, {}
    4000:	f50f0000 	undefined instruction 0xf50f0000
    4004:	0100000e 	tsteq	r0, lr
    4008:	00003a7c 	andeq	r3, r0, ip, ror sl
    400c:	00191b00 	andseq	r1, r9, r0, lsl #22
    4010:	010c0000 	tsteq	ip, r0
    4014:	00001c76 	andeq	r1, r0, r6, ror ip
    4018:	94019601 	strls	r9, [r1], #-1537
    401c:	a008004c 	andge	r0, r8, ip, asr #32
    4020:	0108004c 	tsteq	r8, ip, asr #32
    4024:	0001785d 	andeq	r7, r1, sp, asr r8
    4028:	0e550d00 	cdpeq	13, 5, cr0, cr5, cr0, {0}
    402c:	95010000 	strls	r0, [r1]
    4030:	0000009e 	muleq	r0, lr, r0
    4034:	10005001 	andne	r5, r0, r1
    4038:	001c4201 	andseq	r4, ip, r1, lsl #4
    403c:	01f30100 	mvnseq	r0, r0, lsl #2
    4040:	0000007e 	andeq	r0, r0, lr, ror r0
    4044:	08004ca0 	stmdaeq	r0, {r5, r7, sl, fp, lr}
    4048:	08004cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, lr}
    404c:	01ae5d01 	undefined instruction 0x01ae5d01
    4050:	e70e0000 	str	r0, [lr, -r0]
    4054:	0100001b 	tsteq	r0, fp, lsl r0
    4058:	00003af2 	strdeq	r3, [r0], -r2
    405c:	00193900 	andseq	r3, r9, r0, lsl #18
    4060:	10421100 	subne	r1, r2, r0, lsl #2
    4064:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    4068:	0000007e 	andeq	r0, r0, lr, ror r0
    406c:	b3011200 	movwlt	r1, #4608	; 0x1200
    4070:	0100001b 	tsteq	r0, fp, lsl r0
    4074:	b4010111 	strlt	r0, [r1], #-273
    4078:	c408004c 	strgt	r0, [r8], #-76
    407c:	0108004c 	tsteq	r8, ip, asr #32
    4080:	0001d55d 	andeq	sp, r1, sp, asr r5
    4084:	1be71300 	blne	ff9c8c8c <SCS_BASE+0x1f9bac8c>
    4088:	10010000 	andne	r0, r1, r0
    408c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4090:	00500100 	subseq	r0, r0, r0, lsl #2
    4094:	1b9e0114 	blne	fe7844ec <SCS_BASE+0x1e7764ec>
    4098:	d9010000 	stmdble	r1, {}
    409c:	004cc401 	subeq	ip, ip, r1, lsl #8
    40a0:	004cf808 	subeq	pc, ip, r8, lsl #16
    40a4:	00194c08 	andseq	r4, r9, r8, lsl #24
    40a8:	1d011500 	cfstr32ne	mvfx1, [r1]
    40ac:	0100001c 	tsteq	r0, ip, lsl r0
    40b0:	4cf801ae 	ldfmie	f0, [r8], #696
    40b4:	4d300800 	ldcmi	8, cr0, [r0]
    40b8:	19770800 	ldmdbne	r7!, {fp}^
    40bc:	02310000 	eorseq	r0, r1, #0	; 0x0
    40c0:	cc0e0000 	stcgt	0, cr0, [lr], {0}
    40c4:	0100001b 	tsteq	r0, fp, lsl r0
    40c8:	00003aad 	andeq	r3, r0, sp, lsr #21
    40cc:	0019a200 	andseq	sl, r9, r0, lsl #4
    40d0:	1c540e00 	mrrcne	14, 0, r0, r4, cr0
    40d4:	ad010000 	stcge	0, cr0, [r1]
    40d8:	00000053 	andeq	r0, r0, r3, asr r0
    40dc:	000019b5 	strheq	r1, [r0], -r5
    40e0:	000ef50f 	andeq	pc, lr, pc, lsl #10
    40e4:	3aaf0100 	bcc	febc44ec <SCS_BASE+0x1ebb64ec>
    40e8:	d3000000 	movwle	r0, #0	; 0x0
    40ec:	00000019 	andeq	r0, r0, r9, lsl r0
    40f0:	1bc10114 	blne	ff044548 <SCS_BASE+0x1f036548>
    40f4:	44010000 	strmi	r0, [r1]
    40f8:	004d3001 	subeq	r3, sp, r1
    40fc:	004d4808 	subeq	r4, sp, r8, lsl #16
    4100:	0019fc08 	andseq	pc, r9, r8, lsl #24
    4104:	08b90000 	ldmeq	r9!, {}
    4108:	00020000 	andeq	r0, r2, r0
    410c:	00001104 	andeq	r1, r0, r4, lsl #2
    4110:	00000104 	andeq	r0, r0, r4, lsl #2
    4114:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    4118:	5000001f 	andpl	r0, r0, pc, lsl r0
    411c:	48000000 	stmdami	r0, {}
    4120:	ec08004d 	stc	0, cr0, [r8], {77}
    4124:	25080050 	strcs	r0, [r8, #-80]
    4128:	02000010 	andeq	r0, r0, #16	; 0x10
    412c:	30070504 	andcc	r0, r7, r4, lsl #10
    4130:	02020000 	andeq	r0, r2, #0	; 0x0
    4134:	00004605 	andeq	r4, r0, r5, lsl #12
    4138:	06010200 	streq	r0, [r1], -r0, lsl #4
    413c:	00000117 	andeq	r0, r0, r7, lsl r1
    4140:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4144:	45270200 	strmi	r0, [r7, #-512]!
    4148:	02000000 	andeq	r0, r0, #0	; 0x0
    414c:	30810704 	addcc	r0, r1, r4, lsl #14
    4150:	02020000 	andeq	r0, r2, #0	; 0x0
    4154:	00019207 	andeq	r9, r1, r7, lsl #4
    4158:	38750300 	ldmdacc	r5!, {r8, r9}^
    415c:	5d290200 	sfmpl	f0, 4, [r9]
    4160:	02000000 	andeq	r0, r0, #0	; 0x0
    4164:	01150801 	tsteq	r5, r1, lsl #16
    4168:	45040000 	strmi	r0, [r4]
    416c:	05000000 	streq	r0, [r0]
    4170:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    4174:	06000000 	streq	r0, [r0], -r0
    4178:	000015a7 	andeq	r1, r0, r7, lsr #11
    417c:	45530700 	ldrbmi	r0, [r3, #-1792]
    4180:	00010054 	andeq	r0, r1, r4, asr r0
    4184:	001eec08 	andseq	lr, lr, r8, lsl #24
    4188:	69390200 	ldmdbvs	r9!, {r9}
    418c:	08000000 	stmdaeq	r0, {}
    4190:	00001ce6 	andeq	r1, r0, r6, ror #25
    4194:	00693902 	rsbeq	r3, r9, r2, lsl #18
    4198:	01050000 	tsteq	r5, r0
    419c:	00a93b02 	adceq	r3, r9, r2, lsl #22
    41a0:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
    41a4:	00000007 	andeq	r0, r0, r7
    41a8:	0007ce06 	andeq	ip, r7, r6, lsl #28
    41ac:	08000100 	stmdaeq	r0, {r8}
    41b0:	00000930 	andeq	r0, r0, r0, lsr r9
    41b4:	00943b02 	addseq	r3, r4, r2, lsl #22
    41b8:	01050000 	tsteq	r5, r0
    41bc:	00c93e02 	sbceq	r3, r9, r2, lsl #28
    41c0:	17060000 	strne	r0, [r6, -r0]
    41c4:	00000008 	andeq	r0, r0, r8
    41c8:	0007c606 	andeq	ip, r7, r6, lsl #12
    41cc:	08000100 	stmdaeq	r0, {r8}
    41d0:	000007e6 	andeq	r0, r0, r6, ror #15
    41d4:	00b43e02 	adcseq	r3, r4, r2, lsl #28
    41d8:	04090000 	streq	r0, [r9]
    41dc:	03280a07 	teqeq	r8, #28672	; 0x7000
    41e0:	017601ab 	cmneq	r6, fp, lsr #3
    41e4:	430b0000 	movwmi	r0, #45056	; 0xb000
    41e8:	ac030052 	stcge	0, cr0, [r3], {82}
    41ec:	00006401 	andeq	r6, r0, r1, lsl #8
    41f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    41f4:	001d4b0c 	andseq	r4, sp, ip, lsl #22
    41f8:	01ad0300 	undefined instruction 0x01ad0300
    41fc:	00000064 	andeq	r0, r0, r4, rrx
    4200:	0b042302 	bleq	10ce10 <__Stack_Size+0x10ca10>
    4204:	00524943 	subseq	r4, r2, r3, asr #18
    4208:	6401ae03 	strvs	sl, [r1], #-3587
    420c:	02000000 	andeq	r0, r0, #0	; 0x0
    4210:	0a0c0823 	beq	3062a4 <__Stack_Size+0x305ea4>
    4214:	0300001e 	movweq	r0, #30	; 0x1e
    4218:	006401af 	rsbeq	r0, r4, pc, lsr #3
    421c:	23020000 	movwcs	r0, #8192	; 0x2000
    4220:	1c870c0c 	stcne	12, cr0, [r7], {12}
    4224:	b0030000 	andlt	r0, r3, r0
    4228:	00006401 	andeq	r6, r0, r1, lsl #8
    422c:	10230200 	eorne	r0, r3, r0, lsl #4
    4230:	001e2c0c 	andseq	r2, lr, ip, lsl #24
    4234:	01b10300 	undefined instruction 0x01b10300
    4238:	00000064 	andeq	r0, r0, r4, rrx
    423c:	0c142302 	ldceq	3, cr2, [r4], {2}
    4240:	00001e64 	andeq	r1, r0, r4, ror #28
    4244:	6401b203 	strvs	fp, [r1], #-515
    4248:	02000000 	andeq	r0, r0, #0	; 0x0
    424c:	5f0c1823 	svcpl	0x000c1823
    4250:	0300001d 	movweq	r0, #29	; 0x1d
    4254:	006401b3 	strhteq	r0, [r4], #-19
    4258:	23020000 	movwcs	r0, #8192	; 0x2000
    425c:	1cef0c1c 	stclne	12, cr0, [pc], #112
    4260:	b4030000 	strlt	r0, [r3]
    4264:	00006401 	andeq	r6, r0, r1, lsl #8
    4268:	20230200 	eorcs	r0, r3, r0, lsl #4
    426c:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    4270:	01b50300 	undefined instruction 0x01b50300
    4274:	00000064 	andeq	r0, r0, r4, rrx
    4278:	00242302 	eoreq	r2, r4, r2, lsl #6
    427c:	1a04140d 	bne	1092b8 <__Stack_Size+0x108eb8>
    4280:	000001c5 	andeq	r0, r0, r5, asr #3
    4284:	001f4a0e 	andseq	r4, pc, lr, lsl #20
    4288:	3a1b0400 	bcc	6c5290 <__Stack_Size+0x6c4e90>
    428c:	02000000 	andeq	r0, r0, #0	; 0x0
    4290:	500e0023 	andpl	r0, lr, r3, lsr #32
    4294:	0400001d 	streq	r0, [r0], #-29
    4298:	00003a1c 	andeq	r3, r0, ip, lsl sl
    429c:	04230200 	strteq	r0, [r3], #-512
    42a0:	001fb30e 	andseq	fp, pc, lr, lsl #6
    42a4:	3a1d0400 	bcc	7452ac <__Stack_Size+0x744eac>
    42a8:	02000000 	andeq	r0, r0, #0	; 0x0
    42ac:	660e0823 	strvs	r0, [lr], -r3, lsr #16
    42b0:	0400001f 	streq	r0, [r0], #-31
    42b4:	00003a1e 	andeq	r3, r0, lr, lsl sl
    42b8:	0c230200 	sfmeq	f0, 4, [r3]
    42bc:	001eac0e 	andseq	sl, lr, lr, lsl #24
    42c0:	3a1f0400 	bcc	7c52c8 <__Stack_Size+0x7c4ec8>
    42c4:	02000000 	andeq	r0, r0, #0	; 0x0
    42c8:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    42cc:	00001d18 	andeq	r1, r0, r8, lsl sp
    42d0:	01762004 	cmneq	r6, r4
    42d4:	010f0000 	mrseq	r0, CPSR
    42d8:	00001ee5 	andeq	r1, r0, r5, ror #29
    42dc:	0103de01 	tsteq	r3, r1, lsl #28
    42e0:	0000007e 	andeq	r0, r0, lr, ror r0
    42e4:	00021401 	andeq	r1, r2, r1, lsl #8
    42e8:	1ebd1000 	cdpne	0, 11, cr1, cr13, cr0, {0}
    42ec:	dd010000 	stcle	0, cr0, [r1]
    42f0:	00005303 	andeq	r5, r0, r3, lsl #6
    42f4:	6d741100 	ldfvse	f1, [r4]
    42f8:	df010070 	svcle	0x00010070
    42fc:	00003a03 	andeq	r3, r0, r3, lsl #20
    4300:	1e431200 	cdpne	2, 4, cr1, cr3, cr0, {0}
    4304:	e0010000 	and	r0, r1, r0
    4308:	00003a03 	andeq	r3, r0, r3, lsl #20
    430c:	10421200 	subne	r1, r2, r0, lsl #4
    4310:	e1010000 	tst	r1, r0
    4314:	00007e03 	andeq	r7, r0, r3, lsl #28
    4318:	01130000 	tsteq	r3, r0
    431c:	00001d7b 	andeq	r1, r0, fp, ror sp
    4320:	48017d01 	stmdami	r1, {r0, r8, sl, fp, ip, sp, lr}
    4324:	8808004d 	stmdahi	r8, {r0, r2, r3, r6}
    4328:	0108004d 	tsteq	r8, sp, asr #32
    432c:	3c01145d 	cfstrscc	mvf1, [r1], {93}
    4330:	0100001f 	tsteq	r0, pc, lsl r0
    4334:	4d8801a0 	stfmis	f0, [r8, #640]
    4338:	4dbc0800 	ldcmi	8, cr0, [ip]
    433c:	5d010800 	stcpl	8, cr0, [r1]
    4340:	0000024c 	andeq	r0, r0, ip, asr #4
    4344:	001f9a15 	andseq	r9, pc, r5, lsl sl
    4348:	3a9f0100 	bcc	fe7c4750 <SCS_BASE+0x1e7b6750>
    434c:	01000000 	tsteq	r0, r0
    4350:	01160050 	tsteq	r6, r0, asr r0
    4354:	00001d86 	andeq	r1, r0, r6, lsl #27
    4358:	c901c701 	stmdbgt	r1, {r0, r8, r9, sl, lr, pc}
    435c:	bc000000 	stclt	0, cr0, [r0], {0}
    4360:	ec08004d 	stc	0, cr0, [r8], {77}
    4364:	1b08004d 	blne	2044a0 <__Stack_Size+0x2040a0>
    4368:	f100001a 	cps	#26
    436c:	17000002 	strne	r0, [r0, -r2]
    4370:	00001e6c 	andeq	r1, r0, ip, ror #28
    4374:	0064c801 	rsbeq	ip, r4, r1, lsl #16
    4378:	1a3a0000 	bne	e84380 <__Stack_Size+0xe83f80>
    437c:	a3180000 	tstge	r8, #0	; 0x0
    4380:	0100000e 	tsteq	r0, lr
    4384:	0000c9c9 	andeq	ip, r0, r9, asr #19
    4388:	1f321800 	svcne	0x00321800
    438c:	ca010000 	bgt	44394 <__Stack_Size+0x43f94>
    4390:	0000007e 	andeq	r0, r0, lr, ror r0
    4394:	0001d019 	andeq	sp, r1, r9, lsl r0
    4398:	004dc000 	subeq	ip, sp, r0
    439c:	0000c808 	andeq	ip, r0, r8, lsl #16
    43a0:	becf0100 	pollte	f0, f7, f0
    43a4:	1a000002 	bne	43b4 <__Stack_Size+0x3fb4>
    43a8:	000001e3 	andeq	r0, r0, r3, ror #3
    43ac:	0000e01b 	andeq	lr, r0, fp, lsl r0
    43b0:	01ef1c00 	mvneq	r1, r0, lsl #24
    43b4:	fb1d0000 	blx	7443be <__Stack_Size+0x743fbe>
    43b8:	01000001 	tsteq	r0, r1
    43bc:	02071c52 	andeq	r1, r7, #20992	; 0x5200
    43c0:	00000000 	andeq	r0, r0, r0
    43c4:	0001d01e 	andeq	sp, r1, lr, lsl r0
    43c8:	004dda00 	subeq	sp, sp, r0, lsl #20
    43cc:	004de408 	subeq	lr, sp, r8, lsl #8
    43d0:	1ad40108 	bne	ff5047f8 <SCS_BASE+0x1f4f67f8>
    43d4:	000001e3 	andeq	r0, r0, r3, ror #3
    43d8:	004dda1f 	subeq	sp, sp, pc, lsl sl
    43dc:	004de408 	subeq	lr, sp, r8, lsl #8
    43e0:	01ef1c08 	mvneq	r1, r8, lsl #24
    43e4:	fb200000 	blx	8043ee <__Stack_Size+0x803fee>
    43e8:	65000001 	strvs	r0, [r0, #-1]
    43ec:	1c00001a 	stcne	0, cr0, [r0], {26}
    43f0:	00000207 	andeq	r0, r0, r7, lsl #4
    43f4:	14000000 	strne	r0, [r0]
    43f8:	001e8e01 	andseq	r8, lr, r1, lsl #28
    43fc:	01ea0100 	mvneq	r0, r0, lsl #2
    4400:	08004dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, lr}
    4404:	08004e00 	stmdaeq	r0, {r9, sl, fp, lr}
    4408:	03235d01 	teqeq	r3, #64	; 0x40
    440c:	98150000 	ldmdals	r5, {}
    4410:	0100001e 	tsteq	r0, lr, lsl r0
    4414:	000053e9 	andeq	r5, r0, r9, ror #7
    4418:	21500100 	cmpcs	r0, r0, lsl #2
    441c:	00000ef5 	strdeq	r0, [r0], -r5
    4420:	003aeb01 	eorseq	lr, sl, r1, lsl #22
    4424:	53010000 	movwpl	r0, #4096	; 0x1000
    4428:	4e012200 	cdpmi	2, 0, cr2, cr1, cr0, {0}
    442c:	01000020 	tsteq	r0, r0, lsr #32
    4430:	00010107 	andeq	r0, r1, r7, lsl #2
    4434:	0c08004e 	stceq	0, cr0, [r8], {78}
    4438:	0108004e 	tsteq	r8, lr, asr #32
    443c:	00034a5d 	andeq	r4, r3, sp, asr sl
    4440:	0e552300 	cdpeq	3, 5, cr2, cr5, cr0, {0}
    4444:	06010000 	streq	r0, [r1], -r0
    4448:	0000a901 	andeq	sl, r0, r1, lsl #18
    444c:	00500100 	subseq	r0, r0, r0, lsl #2
    4450:	1dc40122 	stfnee	f0, [r4, #136]
    4454:	20010000 	andcs	r0, r1, r0
    4458:	4e0c0101 	adfmie	f0, f4, f1
    445c:	4e200800 	cdpmi	8, 2, cr0, cr0, cr0, {0}
    4460:	5d010800 	stcpl	8, cr0, [r1]
    4464:	00000391 	muleq	r0, r1, r3
    4468:	001ec624 	andseq	ip, lr, r4, lsr #12
    446c:	011f0100 	tsteq	pc, r0, lsl #2
    4470:	0000003a 	andeq	r0, r0, sl, lsr r0
    4474:	00001a78 	andeq	r1, r0, r8, ror sl
    4478:	001d2a23 	andseq	r2, sp, r3, lsr #20
    447c:	011f0100 	tsteq	pc, r0, lsl #2
    4480:	0000003a 	andeq	r0, r0, sl, lsr r0
    4484:	f5255101 	undefined instruction 0xf5255101
    4488:	0100000e 	tsteq	r0, lr
    448c:	003a0121 	eorseq	r0, sl, r1, lsr #2
    4490:	1a8b0000 	bne	fe2c4498 <SCS_BASE+0x1e2b6498>
    4494:	22000000 	andcs	r0, r0, #0	; 0x0
    4498:	001d0d01 	andseq	r0, sp, r1, lsl #26
    449c:	013d0100 	teqeq	sp, r0, lsl #2
    44a0:	004e2001 	subeq	r2, lr, r1
    44a4:	004e2c08 	subeq	r2, lr, r8, lsl #24
    44a8:	b85d0108 	ldmdalt	sp, {r3, r8}^
    44ac:	23000003 	movwcs	r0, #3	; 0x3
    44b0:	00000e55 	andeq	r0, r0, r5, asr lr
    44b4:	a9013c01 	stmdbge	r1, {r0, sl, fp, ip, sp}
    44b8:	01000000 	tsteq	r0, r0
    44bc:	01220050 	qsubeq	r0, r0, r2
    44c0:	00001ed4 	ldrdeq	r1, [r0], -r4
    44c4:	01015001 	tsteq	r1, r1
    44c8:	08004e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, lr}
    44cc:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
    44d0:	03f15d01 	mvnseq	r5, #64	; 0x40
    44d4:	a2240000 	eorge	r0, r4, #0	; 0x0
    44d8:	0100001f 	tsteq	r0, pc, lsl r0
    44dc:	003a014f 	eorseq	r0, sl, pc, asr #2
    44e0:	1aa90000 	bne	fea444e8 <SCS_BASE+0x1ea364e8>
    44e4:	f5250000 	undefined instruction 0xf5250000
    44e8:	0100000e 	tsteq	r0, lr
    44ec:	003a0151 	eorseq	r0, sl, r1, asr r1
    44f0:	1abc0000 	bne	fef044f8 <SCS_BASE+0x1eef64f8>
    44f4:	26000000 	strcs	r0, [r0], -r0
    44f8:	001df601 	andseq	pc, sp, r1, lsl #12
    44fc:	016e0100 	cmneq	lr, r0, lsl #2
    4500:	00005301 	andeq	r5, r0, r1, lsl #6
    4504:	004e4000 	subeq	r4, lr, r0
    4508:	004e5008 	subeq	r5, lr, r8
    450c:	225d0108 	subscs	r0, sp, #2	; 0x2
    4510:	00203f01 	eoreq	r3, r0, r1, lsl #30
    4514:	01850100 	orreq	r0, r5, r0, lsl #2
    4518:	004e5001 	subeq	r5, lr, r1
    451c:	004e6408 	subeq	r6, lr, r8, lsl #8
    4520:	425d0108 	subsmi	r0, sp, #2	; 0x2
    4524:	24000004 	strcs	r0, [r0], #-4
    4528:	00001f27 	andeq	r1, r0, r7, lsr #30
    452c:	3a018401 	bcc	65538 <__Stack_Size+0x65138>
    4530:	da000000 	ble	4538 <__Stack_Size+0x4138>
    4534:	2500001a 	strcs	r0, [r0, #-26]
    4538:	00000ef5 	strdeq	r0, [r0], -r5
    453c:	3a018601 	bcc	65d48 <__Stack_Size+0x65948>
    4540:	ed000000 	stc	0, cr0, [r0]
    4544:	0000001a 	andeq	r0, r0, sl, lsl r0
    4548:	1e330122 	rsfnesp	f0, f3, f2
    454c:	a6010000 	strge	r0, [r1], -r0
    4550:	4e640101 	powmis	f0, f4, f1
    4554:	4e780800 	cdpmi	8, 7, cr0, cr8, cr0, {0}
    4558:	5d010800 	stcpl	8, cr0, [r1]
    455c:	0000047b 	andeq	r0, r0, fp, ror r4
    4560:	001c9024 	andseq	r9, ip, r4, lsr #32
    4564:	01a50100 	undefined instruction 0x01a50100
    4568:	0000003a 	andeq	r0, r0, sl, lsr r0
    456c:	00001b0b 	andeq	r1, r0, fp, lsl #22
    4570:	000ef525 	andeq	pc, lr, r5, lsr #10
    4574:	01a70100 	undefined instruction 0x01a70100
    4578:	0000003a 	andeq	r0, r0, sl, lsr r0
    457c:	00001b1e 	andeq	r1, r0, lr, lsl fp
    4580:	76012200 	strvc	r2, [r1], -r0, lsl #4
    4584:	01000020 	tsteq	r0, r0, lsr #32
    4588:	780101c7 	stmdavc	r1, {r0, r1, r2, r6, r7, r8}
    458c:	8c08004e 	stchi	0, cr0, [r8], {78}
    4590:	0108004e 	tsteq	r8, lr, asr #32
    4594:	0004b05d 	andeq	fp, r4, sp, asr r0
    4598:	1c902300 	ldcne	3, cr2, [r0], {0}
    459c:	c6010000 	strgt	r0, [r1], -r0
    45a0:	00003a01 	andeq	r3, r0, r1, lsl #20
    45a4:	27500100 	ldrbcs	r0, [r0, -r0, lsl #2]
    45a8:	00000ef5 	strdeq	r0, [r0], -r5
    45ac:	3a01c801 	bcc	765b8 <__Stack_Size+0x761b8>
    45b0:	01000000 	tsteq	r0, r0
    45b4:	01220053 	qsubeq	r0, r3, r2
    45b8:	00001f76 	andeq	r1, r0, r6, ror pc
    45bc:	0101ea01 	tsteq	r1, r1, lsl #20
    45c0:	08004e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp, lr}
    45c4:	08004ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, lr}
    45c8:	04e55d01 	strbteq	r5, [r5], #3329
    45cc:	61230000 	teqvs	r3, r0
    45d0:	01000020 	tsteq	r0, r0, lsr #32
    45d4:	005301e9 	subseq	r0, r3, r9, ror #3
    45d8:	50010000 	andpl	r0, r1, r0
    45dc:	000e5523 	andeq	r5, lr, r3, lsr #10
    45e0:	01e90100 	mvneq	r0, r0, lsl #2
    45e4:	000000a9 	andeq	r0, r0, r9, lsr #1
    45e8:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    45ec:	001dda01 	andseq	sp, sp, r1, lsl #20
    45f0:	02090100 	andeq	r0, r9, #0	; 0x0
    45f4:	004ea801 	subeq	sl, lr, r1, lsl #16
    45f8:	004eb408 	subeq	fp, lr, r8, lsl #8
    45fc:	0c5d0108 	ldfeqe	f0, [sp], {8}
    4600:	23000005 	movwcs	r0, #5	; 0x5
    4604:	00001f08 	andeq	r1, r0, r8, lsl #30
    4608:	3a020801 	bcc	86614 <__Stack_Size+0x86214>
    460c:	01000000 	tsteq	r0, r0
    4610:	01220050 	qsubeq	r0, r0, r2
    4614:	00001c99 	muleq	r0, r9, ip
    4618:	01021e01 	tsteq	r2, r1, lsl #28
    461c:	08004eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, lr}
    4620:	08004ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, lr}
    4624:	05455d01 	strbeq	r5, [r5, #-3329]
    4628:	03240000 	teqeq	r4, #0	; 0x0
    462c:	0100001d 	tsteq	r0, sp, lsl r0
    4630:	003a021d 	eorseq	r0, sl, sp, lsl r2
    4634:	1b3c0000 	blne	f0463c <__Stack_Size+0xf0423c>
    4638:	f5250000 	undefined instruction 0xf5250000
    463c:	0100000e 	tsteq	r0, lr
    4640:	003a021f 	eorseq	r0, sl, pc, lsl r2
    4644:	1b4f0000 	blne	13c464c <__Stack_Size+0x13c424c>
    4648:	22000000 	andcs	r0, r0, #0	; 0x0
    464c:	001fc301 	andseq	ip, pc, r1, lsl #6
    4650:	023d0100 	eorseq	r0, sp, #0	; 0x0
    4654:	004ec801 	subeq	ip, lr, r1, lsl #16
    4658:	004ee808 	subeq	lr, lr, r8, lsl #16
    465c:	6c5d0108 	ldfvse	f0, [sp], {8}
    4660:	23000005 	movwcs	r0, #5	; 0x5
    4664:	00001cd7 	ldrdeq	r1, [r0], -r7
    4668:	53023c01 	movwpl	r3, #11265	; 0x2c01
    466c:	01000000 	tsteq	r0, r0
    4670:	01220050 	qsubeq	r0, r0, r2
    4674:	00001deb 	andeq	r1, r0, fp, ror #27
    4678:	01026401 	tsteq	r2, r1, lsl #8
    467c:	08004ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, lr}
    4680:	08004ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, lr}
    4684:	05935d01 	ldreq	r5, [r3, #3329]
    4688:	55230000 	strpl	r0, [r3]!
    468c:	0100000e 	tsteq	r0, lr
    4690:	00a90263 	adceq	r0, r9, r3, ror #4
    4694:	50010000 	andpl	r0, r1, r0
    4698:	f7012200 	undefined instruction 0xf7012200
    469c:	0100001e 	tsteq	r0, lr, lsl r0
    46a0:	f401027a 	vst1.16	{d0-d3}, [r1, :256], sl
    46a4:	0408004e 	streq	r0, [r8], #-78
    46a8:	0108004f 	tsteq	r8, pc, asr #32
    46ac:	0005bc5d 	andeq	fp, r5, sp, asr ip
    46b0:	1d9c2400 	cfldrsne	mvf2, [ip]
    46b4:	79010000 	stmdbvc	r1, {}
    46b8:	00003a02 	andeq	r3, r0, r2, lsl #20
    46bc:	001b6d00 	andseq	r6, fp, r0, lsl #26
    46c0:	01220000 	teqeq	r2, r0
    46c4:	00002016 	andeq	r2, r0, r6, lsl r0
    46c8:	01028d01 	tsteq	r2, r1, lsl #26
    46cc:	08004f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, lr}
    46d0:	08004f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, lr}
    46d4:	05e35d01 	strbeq	r5, [r3, #3329]!
    46d8:	55230000 	strpl	r0, [r3]!
    46dc:	0100000e 	tsteq	r0, lr
    46e0:	00a9028c 	adceq	r0, r9, ip, lsl #5
    46e4:	50010000 	andpl	r0, r1, r0
    46e8:	e2012200 	and	r2, r1, #0	; 0x0
    46ec:	0100001f 	tsteq	r0, pc, lsl r0
    46f0:	1001029d 	mulne	r1, sp, r2
    46f4:	c808004f 	stmdagt	r8, {r0, r1, r2, r3, r6}
    46f8:	0108004f 	tsteq	r8, pc, asr #32
    46fc:	0006445d 	andeq	r4, r6, sp, asr r4
    4700:	1f5b2400 	svcne	0x005b2400
    4704:	9c010000 	stcls	0, cr0, [r1], {0}
    4708:	00064402 	andeq	r4, r6, r2, lsl #8
    470c:	001b8000 	andseq	r8, fp, r0
    4710:	6d742800 	ldclvs	8, cr2, [r4]
    4714:	9e010070 	mcrls	0, 0, r0, cr1, cr0, {3}
    4718:	00003a02 	andeq	r3, r0, r2, lsl #20
    471c:	001b9e00 	andseq	r9, fp, r0, lsl #28
    4720:	1dd22500 	cfldr64ne	mvdx2, [r2]
    4724:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    4728:	00003a02 	andeq	r3, r0, r2, lsl #20
    472c:	001bd200 	andseq	sp, fp, r0, lsl #4
    4730:	1e221200 	cdpne	2, 2, cr1, cr2, cr0, {0}
    4734:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    4738:	00003a02 	andeq	r3, r0, r2, lsl #20
    473c:	1d671200 	sfmne	f1, 2, [r7]
    4740:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    4744:	00003a02 	andeq	r3, r0, r2, lsl #20
    4748:	04290000 	strteq	r0, [r9]
    474c:	000001c5 	andeq	r0, r0, r5, asr #3
    4750:	1d350122 	ldfnes	f0, [r5, #-136]!
    4754:	01010000 	tsteq	r1, r0
    4758:	4fc80103 	svcmi	0x00c80103
    475c:	4fe40800 	svcmi	0x00e40800
    4760:	5d010800 	stcpl	8, cr0, [r1]
    4764:	0000067f 	andeq	r0, r0, pc, ror r6
    4768:	00206823 	eoreq	r6, r0, r3, lsr #16
    476c:	03000100 	movweq	r0, #256	; 0x100
    4770:	0000003a 	andeq	r0, r0, sl, lsr r0
    4774:	55235001 	strpl	r5, [r3, #-1]!
    4778:	0100000e 	tsteq	r0, lr
    477c:	00a90300 	adceq	r0, r9, r0, lsl #6
    4780:	51010000 	tstpl	r1, r0
    4784:	83012200 	movwhi	r2, #4608	; 0x1200
    4788:	0100001f 	tsteq	r0, pc, lsl r0
    478c:	e4010322 	str	r0, [r1], #-802
    4790:	0008004f 	andeq	r0, r8, pc, asr #32
    4794:	01080050 	qaddeq	r0, r0, r8
    4798:	0006b45d 	andeq	fp, r6, sp, asr r4
    479c:	1cf42300 	ldclne	3, cr2, [r4]
    47a0:	21010000 	tstcs	r1, r0
    47a4:	00003a03 	andeq	r3, r0, r3, lsl #20
    47a8:	23500100 	cmpcs	r0, #0	; 0x0
    47ac:	00000e55 	andeq	r0, r0, r5, asr lr
    47b0:	a9032101 	stmdbge	r3, {r0, r8, sp}
    47b4:	01000000 	tsteq	r0, r0
    47b8:	01220051 	qsubeq	r0, r1, r2
    47bc:	00001e4d 	andeq	r1, r0, sp, asr #28
    47c0:	01034401 	tsteq	r3, r1, lsl #8
    47c4:	08005000 	stmdaeq	r0, {ip, lr}
    47c8:	0800501c 	stmdaeq	r0, {r2, r3, r4, ip, lr}
    47cc:	06e95d01 	strbteq	r5, [r9], r1, lsl #26
    47d0:	13230000 	teqne	r3, #0	; 0x0
    47d4:	0100001e 	tsteq	r0, lr, lsl r0
    47d8:	003a0343 	eorseq	r0, sl, r3, asr #6
    47dc:	50010000 	andpl	r0, r1, r0
    47e0:	000e5523 	andeq	r5, lr, r3, lsr #10
    47e4:	03430100 	movteq	r0, #12544	; 0x3100
    47e8:	000000a9 	andeq	r0, r0, r9, lsr #1
    47ec:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    47f0:	001cc001 	andseq	ip, ip, r1
    47f4:	03640100 	cmneq	r4, #0	; 0x0
    47f8:	00501c01 	subseq	r1, r0, r1, lsl #24
    47fc:	00503808 	subseq	r3, r0, r8, lsl #16
    4800:	1e5d0108 	rdfnee	f0, f5, #0.0
    4804:	23000007 	movwcs	r0, #7	; 0x7
    4808:	00001cf4 	strdeq	r1, [r0], -r4
    480c:	3a036301 	bcc	dd418 <__Stack_Size+0xdd018>
    4810:	01000000 	tsteq	r0, r0
    4814:	0e552350 	mrceq	3, 2, r2, cr5, cr0, {2}
    4818:	63010000 	movwvs	r0, #4096	; 0x1000
    481c:	0000a903 	andeq	sl, r0, r3, lsl #18
    4820:	00510100 	subseq	r0, r1, r0, lsl #2
    4824:	1dad0122 	stfnes	f0, [sp, #136]!
    4828:	85010000 	strhi	r0, [r1]
    482c:	50380103 	eorspl	r0, r8, r3, lsl #2
    4830:	50540800 	subspl	r0, r4, r0, lsl #16
    4834:	5d010800 	stcpl	8, cr0, [r1]
    4838:	00000753 	andeq	r0, r0, r3, asr r7
    483c:	001e1323 	andseq	r1, lr, r3, lsr #6
    4840:	03840100 	orreq	r0, r4, #0	; 0x0
    4844:	0000003a 	andeq	r0, r0, sl, lsr r0
    4848:	55235001 	strpl	r5, [r3, #-1]!
    484c:	0100000e 	tsteq	r0, lr
    4850:	00a90384 	adceq	r0, r9, r4, lsl #7
    4854:	51010000 	tstpl	r1, r0
    4858:	7b012200 	blvc	4d060 <__Stack_Size+0x4cc60>
    485c:	0100001e 	tsteq	r0, lr, lsl r0
    4860:	5401039d 	strpl	r0, [r1], #-925
    4864:	60080050 	andvs	r0, r8, r0, asr r0
    4868:	01080050 	qaddeq	r0, r0, r8
    486c:	00077a5d 	andeq	r7, r7, sp, asr sl
    4870:	0e552300 	cdpeq	3, 5, cr2, cr5, cr0, {0}
    4874:	9c010000 	stcls	0, cr0, [r1], {0}
    4878:	0000a903 	andeq	sl, r0, r3, lsl #18
    487c:	00500100 	subseq	r0, r0, r0, lsl #2
    4880:	20240122 	eorcs	r0, r4, r2, lsr #2
    4884:	ad010000 	stcge	0, cr0, [r1]
    4888:	50600103 	rsbpl	r0, r0, r3, lsl #2
    488c:	506c0800 	rsbpl	r0, ip, r0, lsl #16
    4890:	5d010800 	stcpl	8, cr0, [r1]
    4894:	000007a1 	andeq	r0, r0, r1, lsr #15
    4898:	000e5523 	andeq	r5, lr, r3, lsr #10
    489c:	03ac0100 	undefined instruction 0x03ac0100
    48a0:	000000a9 	andeq	r0, r0, r9, lsr #1
    48a4:	22005001 	andcs	r5, r0, #1	; 0x1
    48a8:	001d6d01 	andseq	r6, sp, r1, lsl #26
    48ac:	03c20100 	biceq	r0, r2, #0	; 0x0
    48b0:	00506c01 	subseq	r6, r0, r1, lsl #24
    48b4:	00507808 	subseq	r7, r0, r8, lsl #16
    48b8:	c85d0108 	ldmdagt	sp, {r3, r8}^
    48bc:	23000007 	movwcs	r0, #7	; 0x7
    48c0:	00002059 	andeq	r2, r0, r9, asr r0
    48c4:	5303c101 	movwpl	ip, #12545	; 0x3101
    48c8:	01000000 	tsteq	r0, r0
    48cc:	d02a0050 	eorle	r0, sl, r0, asr r0
    48d0:	78000001 	stmdavc	r0, {r0}
    48d4:	bc080050 	stclt	0, cr0, [r8], {80}
    48d8:	01080050 	qaddeq	r0, r0, r8
    48dc:	0007fc5d 	andeq	pc, r7, sp, asr ip
    48e0:	01e32b00 	mvneq	r2, r0, lsl #22
    48e4:	1bf00000 	blne	ffc048ec <SCS_BASE+0x1fbf68ec>
    48e8:	ef200000 	svc	0x00200000
    48ec:	03000001 	movweq	r0, #1	; 0x1
    48f0:	2000001c 	andcs	r0, r0, ip, lsl r0
    48f4:	000001fb 	strdeq	r0, [r0], -fp
    48f8:	00001c2c 	andeq	r1, r0, ip, lsr #24
    48fc:	0002071c 	andeq	r0, r2, ip, lsl r7
    4900:	012c0000 	teqeq	ip, r0
    4904:	00001f19 	andeq	r1, r0, r9, lsl pc
    4908:	01041101 	tsteq	r4, r1, lsl #2
    490c:	080050bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip, lr}
    4910:	080050cc 	stmdaeq	r0, {r2, r3, r6, r7, ip, lr}
    4914:	012d5d01 	teqeq	sp, r1, lsl #26
    4918:	00001cdf 	ldrdeq	r1, [r0], -pc
    491c:	01042501 	tsteq	r4, r1, lsl #10
    4920:	00000089 	andeq	r0, r0, r9, lsl #1
    4924:	080050cc 	stmdaeq	r0, {r2, r3, r6, r7, ip, lr}
    4928:	080050e0 	stmdaeq	r0, {r5, r6, r7, ip, lr}
    492c:	08495d01 	stmdaeq	r9, {r0, r8, sl, fp, ip, lr}^
    4930:	61240000 	teqvs	r4, r0
    4934:	01000020 	tsteq	r0, r0, lsr #32
    4938:	00530424 	subseq	r0, r3, r4, lsr #8
    493c:	1c550000 	mrane	r0, r5, acc0
    4940:	42120000 	andsmi	r0, r2, #0	; 0x0
    4944:	01000010 	tsteq	r0, r0, lsl r0
    4948:	00890426 	addeq	r0, r9, r6, lsr #8
    494c:	22000000 	andcs	r0, r0, #0	; 0x0
    4950:	001caa01 	andseq	sl, ip, r1, lsl #20
    4954:	04480100 	strbeq	r0, [r8], #-256
    4958:	0050e001 	subseq	lr, r0, r1
    495c:	0050ec08 	subseq	lr, r0, r8, lsl #24
    4960:	705d0108 	subsvc	r0, sp, r8, lsl #2
    4964:	23000008 	movwcs	r0, #8	; 0x8
    4968:	00002061 	andeq	r2, r0, r1, rrx
    496c:	53044701 	movwpl	r4, #18177	; 0x4701
    4970:	01000000 	tsteq	r0, r0
    4974:	5d2e0050 	stcpl	0, cr0, [lr, #-320]!
    4978:	80000000 	andhi	r0, r0, r0
    497c:	2f000008 	svccs	0x00000008
    4980:	000000d4 	ldrdeq	r0, [r0], -r4
    4984:	d121000f 	teqle	r1, pc
    4988:	0100001f 	tsteq	r0, pc, lsl r0
    498c:	0008916f 	andeq	r9, r8, pc, ror #2
    4990:	98030500 	stmdals	r3, {r8, sl}
    4994:	30080063 	andcc	r0, r8, r3, rrx
    4998:	00000870 	andeq	r0, r0, r0, ror r8
    499c:	00005d2e 	andeq	r5, r0, lr, lsr #26
    49a0:	0008a600 	andeq	sl, r8, r0, lsl #12
    49a4:	00d42f00 	sbcseq	r2, r4, r0, lsl #30
    49a8:	00030000 	andeq	r0, r3, r0
    49ac:	00208621 	eoreq	r8, r0, r1, lsr #12
    49b0:	b7700100 	ldrblt	r0, [r0, -r0, lsl #2]!
    49b4:	05000008 	streq	r0, [r0, #-8]
    49b8:	0063a803 	rsbeq	sl, r3, r3, lsl #16
    49bc:	08963008 	ldmeq	r6, {r3, ip, sp}
    49c0:	eb000000 	bl	49c8 <__Stack_Size+0x45c8>
    49c4:	02000001 	andeq	r0, r0, #1	; 0x1
    49c8:	00139f00 	andseq	r9, r3, r0, lsl #30
    49cc:	00010400 	andeq	r0, r1, r0, lsl #8
    49d0:	01000000 	tsteq	r0, r0
    49d4:	000020e2 	andeq	r2, r0, r2, ror #1
    49d8:	00000050 	andeq	r0, r0, r0, asr r0
    49dc:	080050ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, lr}
    49e0:	08005190 	stmdaeq	r0, {r4, r7, r8, ip, lr}
    49e4:	000011dd 	ldrdeq	r1, [r0], -sp
    49e8:	07050402 	streq	r0, [r5, -r2, lsl #8]
    49ec:	02000030 	andeq	r0, r0, #48	; 0x30
    49f0:	00460502 	subeq	r0, r6, r2, lsl #10
    49f4:	01020000 	tsteq	r2, r0
    49f8:	00011706 	andeq	r1, r1, r6, lsl #14
    49fc:	33750300 	cmncc	r5, #0	; 0x0
    4a00:	27020032 	smladxcs	r2, r2, r0, r0
    4a04:	00000045 	andeq	r0, r0, r5, asr #32
    4a08:	81070402 	tsthi	r7, r2, lsl #8
    4a0c:	02000030 	andeq	r0, r0, #48	; 0x30
    4a10:	01920702 	orrseq	r0, r2, r2, lsl #14
    4a14:	75030000 	strvc	r0, [r3]
    4a18:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4a1c:	0000005d 	andeq	r0, r0, sp, asr r0
    4a20:	15080102 	strne	r0, [r8, #-258]
    4a24:	04000001 	streq	r0, [r0], #-1
    4a28:	00000045 	andeq	r0, r0, r5, asr #32
    4a2c:	00006405 	andeq	r6, r0, r5, lsl #8
    4a30:	02010600 	andeq	r0, r1, #0	; 0x0
    4a34:	00008339 	andeq	r8, r0, r9, lsr r3
    4a38:	15a70700 	strne	r0, [r7, #1792]!
    4a3c:	08000000 	stmdaeq	r0, {}
    4a40:	00544553 	subseq	r4, r4, r3, asr r5
    4a44:	ec090001 	stc	0, cr0, [r9], {1}
    4a48:	0200001e 	andeq	r0, r0, #30	; 0x1e
    4a4c:	00006e39 	andeq	r6, r0, r9, lsr lr
    4a50:	02010600 	andeq	r0, r1, #0	; 0x0
    4a54:	0000a33b 	andeq	sl, r0, fp, lsr r3
    4a58:	07ae0700 	streq	r0, [lr, r0, lsl #14]!
    4a5c:	07000000 	streq	r0, [r0, -r0]
    4a60:	000007ce 	andeq	r0, r0, lr, asr #15
    4a64:	30090001 	andcc	r0, r9, r1
    4a68:	02000009 	andeq	r0, r0, #9	; 0x9
    4a6c:	00008e3b 	andeq	r8, r0, fp, lsr lr
    4a70:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    4a74:	0303100b 	movweq	r1, #12299	; 0x300b
    4a78:	0000f702 	andeq	pc, r0, r2, lsl #14
    4a7c:	21080c00 	tstcs	r8, r0, lsl #24
    4a80:	04030000 	streq	r0, [r3]
    4a84:	00006402 	andeq	r6, r0, r2, lsl #8
    4a88:	00230200 	eoreq	r0, r3, r0, lsl #4
    4a8c:	0021480c 	eoreq	r4, r1, ip, lsl #16
    4a90:	02050300 	andeq	r0, r5, #0	; 0x0
    4a94:	00000064 	andeq	r0, r0, r4, rrx
    4a98:	0d042302 	stceq	3, cr2, [r4, #-8]
    4a9c:	004c4156 	subeq	r4, ip, r6, asr r1
    4aa0:	64020603 	strvs	r0, [r2], #-1539
    4aa4:	02000000 	andeq	r0, r0, #0	; 0x0
    4aa8:	dc0c0823 	stcle	8, cr0, [ip], {35}
    4aac:	03000020 	movweq	r0, #32	; 0x20
    4ab0:	00690207 	rsbeq	r0, r9, r7, lsl #4
    4ab4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ab8:	010e000c 	tsteq	lr, ip
    4abc:	00002130 	andeq	r2, r0, r0, lsr r1
    4ac0:	ec012c01 	stc	12, cr2, [r1], {1}
    4ac4:	08080050 	stmdaeq	r8, {r4, r6}
    4ac8:	01080051 	qaddeq	r0, r1, r8
    4acc:	00011c5d 	andeq	r1, r1, sp, asr ip
    4ad0:	214d0f00 	cmpcs	sp, r0, lsl #30
    4ad4:	2b010000 	blcs	44adc <__Stack_Size+0x446dc>
    4ad8:	0000003a 	andeq	r0, r0, sl, lsr r0
    4adc:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4ae0:	0020a701 	eoreq	sl, r0, r1, lsl #14
    4ae4:	01430100 	cmpeq	r3, r0, lsl #2
    4ae8:	08005108 	stmdaeq	r0, {r3, r8, ip, lr}
    4aec:	08005114 	stmdaeq	r0, {r2, r4, r8, ip, lr}
    4af0:	01415d01 	cmpeq	r1, r1, lsl #26
    4af4:	b20f0000 	andlt	r0, pc, #0	; 0x0
    4af8:	01000020 	tsteq	r0, r0, lsr #32
    4afc:	00003a42 	andeq	r3, r0, r2, asr #20
    4b00:	00500100 	subseq	r0, r0, r0, lsl #2
    4b04:	210d010e 	tstcs	sp, lr, lsl #2
    4b08:	56010000 	strpl	r0, [r1], -r0
    4b0c:	00511401 	subseq	r1, r1, r1, lsl #8
    4b10:	00514008 	subseq	r4, r1, r8
    4b14:	665d0108 	ldrbvs	r0, [sp], -r8, lsl #2
    4b18:	0f000001 	svceq	0x00000001
    4b1c:	00002120 	andeq	r2, r0, r0, lsr #2
    4b20:	003a5501 	eorseq	r5, sl, r1, lsl #10
    4b24:	50010000 	andpl	r0, r1, r0
    4b28:	5f010e00 	svcpl	0x00010e00
    4b2c:	01000021 	tsteq	r0, r1, lsr #32
    4b30:	51400171 	cmppl	r0, r1, ror r1
    4b34:	515c0800 	cmppl	ip, r0, lsl #16
    4b38:	5d010800 	stcpl	8, cr0, [r1]
    4b3c:	0000018b 	andeq	r0, r0, fp, lsl #3
    4b40:	000e550f 	andeq	r5, lr, pc, lsl #10
    4b44:	a3700100 	cmnge	r0, #0	; 0x0
    4b48:	01000000 	tsteq	r0, r0
    4b4c:	01100050 	tsteq	r0, r0, asr r0
    4b50:	00002094 	muleq	r0, r4, r0
    4b54:	3a018701 	bcc	66760 <__Stack_Size+0x66360>
    4b58:	5c000000 	stcpl	0, cr0, [r0], {0}
    4b5c:	68080051 	stmdavs	r8, {r0, r4, r6}
    4b60:	01080051 	qaddeq	r0, r1, r8
    4b64:	b901115d 	stmdblt	r1, {r0, r2, r3, r4, r6, r8, ip}
    4b68:	01000020 	tsteq	r0, r0, lsr #32
    4b6c:	00830197 	umulleq	r0, r3, r7, r1
    4b70:	51680000 	cmnpl	r8, r0
    4b74:	51900800 	orrspl	r0, r0, r0, lsl #16
    4b78:	5d010800 	stcpl	8, cr0, [r1]
    4b7c:	0020cf12 	eoreq	ip, r0, r2, lsl pc
    4b80:	53960100 	orrspl	r0, r6, #0	; 0x0
    4b84:	68000000 	stmdavs	r0, {}
    4b88:	1300001c 	movwne	r0, #28	; 0x1c
    4b8c:	00001e43 	andeq	r1, r0, r3, asr #28
    4b90:	003a9801 	eorseq	r9, sl, r1, lsl #16
    4b94:	1c860000 	stcne	0, cr0, [r6], {0}
    4b98:	74140000 	ldrvc	r0, [r4]
    4b9c:	0100706d 	tsteq	r0, sp, rrx
    4ba0:	00003a98 	muleq	r0, r8, sl
    4ba4:	10421500 	subne	r1, r2, r0, lsl #10
    4ba8:	99010000 	stmdbls	r1, {}
    4bac:	00000083 	andeq	r0, r0, r3, lsl #1
    4bb0:	21450000 	cmpcs	r5, r0
    4bb4:	00020000 	andeq	r0, r2, r0
    4bb8:	000014c5 	andeq	r1, r0, r5, asr #9
    4bbc:	00000104 	andeq	r0, r0, r4, lsl #2
    4bc0:	42010000 	andmi	r0, r1, #0	; 0x0
    4bc4:	50000025 	andpl	r0, r0, r5, lsr #32
    4bc8:	90000000 	andls	r0, r0, r0
    4bcc:	18080051 	stmdane	r8, {r0, r4, r6}
    4bd0:	9a08005f 	bls	204d54 <__Stack_Size+0x204954>
    4bd4:	02000012 	andeq	r0, r0, #18	; 0x12
    4bd8:	30070504 	andcc	r0, r7, r4, lsl #10
    4bdc:	02020000 	andeq	r0, r2, #0	; 0x0
    4be0:	00004605 	andeq	r4, r0, r5, lsl #12
    4be4:	06010200 	streq	r0, [r1], -r0, lsl #4
    4be8:	00000117 	andeq	r0, r0, r7, lsl r1
    4bec:	81070402 	tsthi	r7, r2, lsl #8
    4bf0:	03000030 	movweq	r0, #48	; 0x30
    4bf4:	00363175 	eorseq	r3, r6, r5, ror r1
    4bf8:	004c2802 	subeq	r2, ip, r2, lsl #16
    4bfc:	02020000 	andeq	r0, r2, #0	; 0x0
    4c00:	00019207 	andeq	r9, r1, r7, lsl #4
    4c04:	38750300 	ldmdacc	r5!, {r8, r9}^
    4c08:	5d290200 	sfmpl	f0, 4, [r9]
    4c0c:	02000000 	andeq	r0, r0, #0	; 0x0
    4c10:	01150801 	tsteq	r5, r1, lsl #16
    4c14:	4c040000 	stcmi	0, cr0, [r4], {0}
    4c18:	05000000 	streq	r0, [r0]
    4c1c:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    4c20:	06000000 	streq	r0, [r0], -r0
    4c24:	000015a7 	andeq	r1, r0, r7, lsr #11
    4c28:	45530700 	ldrbmi	r0, [r3, #-1792]
    4c2c:	00010054 	andeq	r0, r1, r4, asr r0
    4c30:	001eec08 	andseq	lr, lr, r8, lsl #24
    4c34:	69390200 	ldmdbvs	r9!, {r9}
    4c38:	08000000 	stmdaeq	r0, {}
    4c3c:	00001ce6 	andeq	r1, r0, r6, ror #25
    4c40:	00693902 	rsbeq	r3, r9, r2, lsl #18
    4c44:	01050000 	tsteq	r5, r0
    4c48:	00a93b02 	adceq	r3, r9, r2, lsl #22
    4c4c:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
    4c50:	00000007 	andeq	r0, r0, r7
    4c54:	0007ce06 	andeq	ip, r7, r6, lsl #28
    4c58:	08000100 	stmdaeq	r0, {r8}
    4c5c:	00000930 	andeq	r0, r0, r0, lsr r9
    4c60:	00943b02 	addseq	r3, r4, r2, lsl #22
    4c64:	04090000 	streq	r0, [r9]
    4c68:	03500a07 	cmpeq	r0, #28672	; 0x7000
    4c6c:	0318020c 	tsteq	r8, #-1073741824	; 0xc0000000
    4c70:	430b0000 	movwmi	r0, #45056	; 0xb000
    4c74:	03003152 	movweq	r3, #338	; 0x152
    4c78:	0064020d 	rsbeq	r0, r4, sp, lsl #4
    4c7c:	23020000 	movwcs	r0, #8192	; 0x2000
    4c80:	01cf0c00 	biceq	r0, pc, r0, lsl #24
    4c84:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    4c88:	00004102 	andeq	r4, r0, r2, lsl #2
    4c8c:	02230200 	eoreq	r0, r3, #0	; 0x0
    4c90:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    4c94:	020f0300 	andeq	r0, pc, #0	; 0x0
    4c98:	00000064 	andeq	r0, r0, r4, rrx
    4c9c:	0c042302 	stceq	3, cr2, [r4], {2}
    4ca0:	000001d9 	ldrdeq	r0, [r0], -r9
    4ca4:	41021003 	tstmi	r2, r3
    4ca8:	02000000 	andeq	r0, r0, #0	; 0x0
    4cac:	100c0623 	andne	r0, ip, r3, lsr #12
    4cb0:	03000001 	movweq	r0, #1	; 0x1
    4cb4:	00640211 	rsbeq	r0, r4, r1, lsl r2
    4cb8:	23020000 	movwcs	r0, #8192	; 0x2000
    4cbc:	00950c08 	addseq	r0, r5, r8, lsl #24
    4cc0:	12030000 	andne	r0, r3, #0	; 0x0
    4cc4:	00004102 	andeq	r4, r0, r2, lsl #2
    4cc8:	0a230200 	beq	8c54d0 <__Stack_Size+0x8c50d0>
    4ccc:	00018d0c 	andeq	r8, r1, ip, lsl #26
    4cd0:	02130300 	andseq	r0, r3, #0	; 0x0
    4cd4:	00000064 	andeq	r0, r0, r4, rrx
    4cd8:	0c0c2302 	stceq	3, cr2, [ip], {2}
    4cdc:	000001e3 	andeq	r0, r0, r3, ror #3
    4ce0:	41021403 	tstmi	r2, r3, lsl #8
    4ce4:	02000000 	andeq	r0, r0, #0	; 0x0
    4ce8:	530b0e23 	movwpl	r0, #48675	; 0xbe23
    4cec:	15030052 	strne	r0, [r3, #-82]
    4cf0:	00006402 	andeq	r6, r0, r2, lsl #8
    4cf4:	10230200 	eorne	r0, r3, r0, lsl #4
    4cf8:	00009f0c 	andeq	r9, r0, ip, lsl #30
    4cfc:	02160300 	andseq	r0, r6, #0	; 0x0
    4d00:	00000041 	andeq	r0, r0, r1, asr #32
    4d04:	0b122302 	bleq	48d914 <__Stack_Size+0x48d514>
    4d08:	00524745 	subseq	r4, r2, r5, asr #14
    4d0c:	64021703 	strvs	r1, [r2], #-1795
    4d10:	02000000 	andeq	r0, r0, #0	; 0x0
    4d14:	fa0c1423 	blx	309da8 <__Stack_Size+0x3099a8>
    4d18:	03000001 	movweq	r0, #1	; 0x1
    4d1c:	00410218 	subeq	r0, r1, r8, lsl r2
    4d20:	23020000 	movwcs	r0, #8192	; 0x2000
    4d24:	00270c16 	eoreq	r0, r7, r6, lsl ip
    4d28:	19030000 	stmdbne	r3, {}
    4d2c:	00006402 	andeq	r6, r0, r2, lsl #8
    4d30:	18230200 	stmdane	r3!, {r9}
    4d34:	0002040c 	andeq	r0, r2, ip, lsl #8
    4d38:	021a0300 	andseq	r0, sl, #0	; 0x0
    4d3c:	00000041 	andeq	r0, r0, r1, asr #32
    4d40:	0c1a2302 	ldceq	3, cr2, [sl], {2}
    4d44:	0000002d 	andeq	r0, r0, sp, lsr #32
    4d48:	64021b03 	strvs	r1, [r2], #-2819
    4d4c:	02000000 	andeq	r0, r0, #0	; 0x0
    4d50:	0e0c1c23 	cdpeq	12, 0, cr1, cr12, cr3, {1}
    4d54:	03000002 	movweq	r0, #2	; 0x2
    4d58:	0041021c 	subeq	r0, r1, ip, lsl r2
    4d5c:	23020000 	movwcs	r0, #8192	; 0x2000
    4d60:	000c0c1e 	andeq	r0, ip, lr, lsl ip
    4d64:	1d030000 	stcne	0, cr0, [r3]
    4d68:	00006402 	andeq	r6, r0, r2, lsl #8
    4d6c:	20230200 	eorcs	r0, r3, r0, lsl #4
    4d70:	0002180c 	andeq	r1, r2, ip, lsl #16
    4d74:	021e0300 	andseq	r0, lr, #0	; 0x0
    4d78:	00000041 	andeq	r0, r0, r1, asr #32
    4d7c:	0b222302 	bleq	88d98c <__Stack_Size+0x88d58c>
    4d80:	00544e43 	subseq	r4, r4, r3, asr #28
    4d84:	64021f03 	strvs	r1, [r2], #-3843
    4d88:	02000000 	andeq	r0, r0, #0	; 0x0
    4d8c:	220c2423 	andcs	r2, ip, #587202560	; 0x23000000
    4d90:	03000002 	movweq	r0, #2	; 0x2
    4d94:	00410220 	subeq	r0, r1, r0, lsr #4
    4d98:	23020000 	movwcs	r0, #8192	; 0x2000
    4d9c:	53500b26 	cmppl	r0, #38912	; 0x9800
    4da0:	21030043 	tstcs	r3, r3, asr #32
    4da4:	00006402 	andeq	r6, r0, r2, lsl #8
    4da8:	28230200 	stmdacs	r3!, {r9}
    4dac:	0000df0c 	andeq	sp, r0, ip, lsl #30
    4db0:	02220300 	eoreq	r0, r2, #0	; 0x0
    4db4:	00000041 	andeq	r0, r0, r1, asr #32
    4db8:	0b2a2302 	bleq	a8d9c8 <__Stack_Size+0xa8d5c8>
    4dbc:	00525241 	subseq	r5, r2, r1, asr #4
    4dc0:	64022303 	strvs	r2, [r2], #-771
    4dc4:	02000000 	andeq	r0, r0, #0	; 0x0
    4dc8:	2f0c2c23 	svccs	0x000c2c23
    4dcc:	03000001 	movweq	r0, #1	; 0x1
    4dd0:	00410224 	subeq	r0, r1, r4, lsr #4
    4dd4:	23020000 	movwcs	r0, #8192	; 0x2000
    4dd8:	43520b2e 	cmpmi	r2, #47104	; 0xb800
    4ddc:	25030052 	strcs	r0, [r3, #-82]
    4de0:	00006402 	andeq	r6, r0, r2, lsl #8
    4de4:	30230200 	eorcc	r0, r3, r0, lsl #4
    4de8:	00013a0c 	andeq	r3, r1, ip, lsl #20
    4dec:	02260300 	eoreq	r0, r6, #0	; 0x0
    4df0:	00000041 	andeq	r0, r0, r1, asr #32
    4df4:	0c322302 	ldceq	3, cr2, [r2], #-8
    4df8:	000000bb 	strheq	r0, [r0], -fp
    4dfc:	64022703 	strvs	r2, [r2], #-1795
    4e00:	02000000 	andeq	r0, r0, #0	; 0x0
    4e04:	450c3423 	strmi	r3, [ip, #-1059]
    4e08:	03000001 	movweq	r0, #1	; 0x1
    4e0c:	00410228 	subeq	r0, r1, r8, lsr #4
    4e10:	23020000 	movwcs	r0, #8192	; 0x2000
    4e14:	00c00c36 	sbceq	r0, r0, r6, lsr ip
    4e18:	29030000 	stmdbcs	r3, {}
    4e1c:	00006402 	andeq	r6, r0, r2, lsl #8
    4e20:	38230200 	stmdacc	r3!, {r9}
    4e24:	0001500c 	andeq	r5, r1, ip
    4e28:	022a0300 	eoreq	r0, sl, #0	; 0x0
    4e2c:	00000041 	andeq	r0, r0, r1, asr #32
    4e30:	0c3a2302 	ldceq	3, cr2, [sl], #-8
    4e34:	000000c5 	andeq	r0, r0, r5, asr #1
    4e38:	64022b03 	strvs	r2, [r2], #-2819
    4e3c:	02000000 	andeq	r0, r0, #0	; 0x0
    4e40:	5b0c3c23 	blpl	313ed4 <__Stack_Size+0x313ad4>
    4e44:	03000001 	movweq	r0, #1	; 0x1
    4e48:	0041022c 	subeq	r0, r1, ip, lsr #4
    4e4c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e50:	00ca0c3e 	sbceq	r0, sl, lr, lsr ip
    4e54:	2d030000 	stccs	0, cr0, [r3]
    4e58:	00006402 	andeq	r6, r0, r2, lsl #8
    4e5c:	40230200 	eormi	r0, r3, r0, lsl #4
    4e60:	0001660c 	andeq	r6, r1, ip, lsl #12
    4e64:	022e0300 	eoreq	r0, lr, #0	; 0x0
    4e68:	00000041 	andeq	r0, r0, r1, asr #32
    4e6c:	0c422302 	mcrreq	3, 0, r2, r2, cr2
    4e70:	000001a5 	andeq	r0, r0, r5, lsr #3
    4e74:	64022f03 	strvs	r2, [r2], #-3843
    4e78:	02000000 	andeq	r0, r0, #0	; 0x0
    4e7c:	cf0c4423 	svcgt	0x000c4423
    4e80:	03000000 	movweq	r0, #0	; 0x0
    4e84:	00410230 	subeq	r0, r1, r0, lsr r2
    4e88:	23020000 	movwcs	r0, #8192	; 0x2000
    4e8c:	43440b46 	movtmi	r0, #19270	; 0x4b46
    4e90:	31030052 	qaddcc	r0, r2, r3
    4e94:	00006402 	andeq	r6, r0, r2, lsl #8
    4e98:	48230200 	stmdami	r3!, {r9}
    4e9c:	0001710c 	andeq	r7, r1, ip, lsl #2
    4ea0:	02320300 	eorseq	r0, r2, #0	; 0x0
    4ea4:	00000041 	andeq	r0, r0, r1, asr #32
    4ea8:	0c4a2302 	mcrreq	3, 0, r2, sl, cr2
    4eac:	00000239 	andeq	r0, r0, r9, lsr r2
    4eb0:	64023303 	strvs	r3, [r2], #-771
    4eb4:	02000000 	andeq	r0, r0, #0	; 0x0
    4eb8:	7c0c4c23 	stcvc	12, cr4, [ip], {35}
    4ebc:	03000001 	movweq	r0, #1	; 0x1
    4ec0:	00410234 	subeq	r0, r1, r4, lsr r2
    4ec4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ec8:	250d004e 	strcs	r0, [sp, #-78]
    4ecc:	03000024 	movweq	r0, #36	; 0x24
    4ed0:	00b70235 	adcseq	r0, r7, r5, lsr r2
    4ed4:	0a0e0000 	beq	384edc <__Stack_Size+0x384adc>
    4ed8:	03731c04 	cmneq	r3, #1024	; 0x400
    4edc:	de0f0000 	cdple	0, 0, cr0, cr15, cr0, {0}
    4ee0:	04000021 	streq	r0, [r0], #-33
    4ee4:	0000411d 	andeq	r4, r0, sp, lsl r1
    4ee8:	00230200 	eoreq	r0, r3, r0, lsl #4
    4eec:	0027880f 	eoreq	r8, r7, pc, lsl #16
    4ef0:	411e0400 	tstmi	lr, r0, lsl #8
    4ef4:	02000000 	andeq	r0, r0, #0	; 0x0
    4ef8:	0c0f0223 	sfmeq	f0, 4, [pc], {35}
    4efc:	04000029 	streq	r0, [r0], #-41
    4f00:	0000411f 	andeq	r4, r0, pc, lsl r1
    4f04:	04230200 	strteq	r0, [r3], #-512
    4f08:	0024ad0f 	eoreq	sl, r4, pc, lsl #26
    4f0c:	41200400 	teqmi	r0, r0, lsl #8
    4f10:	02000000 	andeq	r0, r0, #0	; 0x0
    4f14:	e00f0623 	and	r0, pc, r3, lsr #12
    4f18:	04000026 	streq	r0, [r0], #-38
    4f1c:	00005321 	andeq	r5, r0, r1, lsr #6
    4f20:	08230200 	stmdaeq	r3!, {r9}
    4f24:	2b600800 	blcs	1806f2c <__Stack_Size+0x1806b2c>
    4f28:	22040000 	andcs	r0, r4, #0	; 0x0
    4f2c:	00000324 	andeq	r0, r0, r4, lsr #6
    4f30:	2604100e 	strcs	r1, [r4], -lr
    4f34:	000003f7 	strdeq	r0, [r0], -r7
    4f38:	00298f0f 	eoreq	r8, r9, pc, lsl #30
    4f3c:	41270400 	teqmi	r7, r0, lsl #8
    4f40:	02000000 	andeq	r0, r0, #0	; 0x0
    4f44:	bf0f0023 	svclt	0x000f0023
    4f48:	04000024 	streq	r0, [r0], #-36
    4f4c:	00004128 	andeq	r4, r0, r8, lsr #2
    4f50:	02230200 	eoreq	r0, r3, #0	; 0x0
    4f54:	002a600f 	eoreq	r6, sl, pc
    4f58:	41290400 	teqmi	r9, r0, lsl #8
    4f5c:	02000000 	andeq	r0, r0, #0	; 0x0
    4f60:	900f0423 	andls	r0, pc, r3, lsr #8
    4f64:	04000024 	streq	r0, [r0], #-36
    4f68:	0000412a 	andeq	r4, r0, sl, lsr #2
    4f6c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4f70:	0022330f 	eoreq	r3, r2, pc, lsl #6
    4f74:	412b0400 	teqmi	fp, r0, lsl #8
    4f78:	02000000 	andeq	r0, r0, #0	; 0x0
    4f7c:	090f0823 	stmdbeq	pc, {r0, r1, r5, fp}
    4f80:	04000027 	streq	r0, [r0], #-39
    4f84:	0000412c 	andeq	r4, r0, ip, lsr #2
    4f88:	0a230200 	beq	8c5790 <__Stack_Size+0x8c5390>
    4f8c:	00239e0f 	eoreq	r9, r3, pc, lsl #28
    4f90:	412d0400 	teqmi	sp, r0, lsl #8
    4f94:	02000000 	andeq	r0, r0, #0	; 0x0
    4f98:	4f0f0c23 	svcmi	0x000f0c23
    4f9c:	04000028 	streq	r0, [r0], #-40
    4fa0:	0000412e 	andeq	r4, r0, lr, lsr #2
    4fa4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    4fa8:	22210800 	eorcs	r0, r1, #0	; 0x0
    4fac:	2f040000 	svccs	0x00040000
    4fb0:	0000037e 	andeq	r0, r0, lr, ror r3
    4fb4:	33040a0e 	movwcc	r0, #18958	; 0x4a0e
    4fb8:	00000451 	andeq	r0, r0, r1, asr r4
    4fbc:	0028b10f 	eoreq	fp, r8, pc, lsl #2
    4fc0:	41340400 	teqmi	r4, r0, lsl #8
    4fc4:	02000000 	andeq	r0, r0, #0	; 0x0
    4fc8:	b70f0023 	strlt	r0, [pc, -r3, lsr #32]
    4fcc:	04000029 	streq	r0, [r0], #-41
    4fd0:	00004135 	andeq	r4, r0, r5, lsr r1
    4fd4:	02230200 	eoreq	r0, r3, #0	; 0x0
    4fd8:	0029470f 	eoreq	r4, r9, pc, lsl #14
    4fdc:	41360400 	teqmi	r6, r0, lsl #8
    4fe0:	02000000 	andeq	r0, r0, #0	; 0x0
    4fe4:	3a0f0423 	bcc	3c6078 <__Stack_Size+0x3c5c78>
    4fe8:	04000026 	streq	r0, [r0], #-38
    4fec:	00004137 	andeq	r4, r0, r7, lsr r1
    4ff0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4ff4:	002bbd0f 	eoreq	fp, fp, pc, lsl #26
    4ff8:	41380400 	teqmi	r8, r0, lsl #8
    4ffc:	02000000 	andeq	r0, r0, #0	; 0x0
    5000:	08000823 	stmdaeq	r0, {r0, r1, r5, fp}
    5004:	00002287 	andeq	r2, r0, r7, lsl #5
    5008:	04023904 	streq	r3, [r2], #-2308
    500c:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
    5010:	04c73d04 	strbeq	r3, [r7], #3332
    5014:	a90f0000 	stmdbge	pc, {}
    5018:	04000029 	streq	r0, [r0], #-41
    501c:	0000413e 	andeq	r4, r0, lr, lsr r1
    5020:	00230200 	eoreq	r0, r3, r0, lsl #4
    5024:	0024100f 	eoreq	r1, r4, pc
    5028:	413f0400 	teqmi	pc, r0, lsl #8
    502c:	02000000 	andeq	r0, r0, #0	; 0x0
    5030:	ff0f0223 	undefined instruction 0xff0f0223
    5034:	04000025 	streq	r0, [r0], #-37
    5038:	00004140 	andeq	r4, r0, r0, asr #2
    503c:	04230200 	strteq	r0, [r3], #-512
    5040:	002abf0f 	eoreq	fp, sl, pc, lsl #30
    5044:	41410400 	cmpmi	r1, r0, lsl #8
    5048:	02000000 	andeq	r0, r0, #0	; 0x0
    504c:	ff0f0623 	undefined instruction 0xff0f0623
    5050:	04000026 	streq	r0, [r0], #-38
    5054:	00004142 	andeq	r4, r0, r2, asr #2
    5058:	08230200 	stmdaeq	r3!, {r9}
    505c:	0025a60f 	eoreq	sl, r5, pc, lsl #12
    5060:	41430400 	cmpmi	r3, r0, lsl #8
    5064:	02000000 	andeq	r0, r0, #0	; 0x0
    5068:	3a0f0a23 	bcc	3c78fc <__Stack_Size+0x3c74fc>
    506c:	0400002a 	streq	r0, [r0], #-42
    5070:	00004144 	andeq	r4, r0, r4, asr #2
    5074:	0c230200 	sfmeq	f0, 4, [r3]
    5078:	26910800 	ldrcs	r0, [r1], r0, lsl #16
    507c:	45040000 	strmi	r0, [r4]
    5080:	0000045c 	andeq	r0, r0, ip, asr r4
    5084:	28600110 	stmdacs	r0!, {r4, r8}^
    5088:	b3010000 	movwlt	r0, #4096	; 0x1000
    508c:	1e010104 	adfnes	f0, f1, f4
    5090:	11000005 	tstne	r0, r5
    5094:	000023c8 	andeq	r2, r0, r8, asr #7
    5098:	1e04b101 	mvfnes	f3, f1
    509c:	11000005 	tstne	r0, r5
    50a0:	000022bc 	strheq	r2, [r0], -ip
    50a4:	4104b101 	tstmi	r4, r1, lsl #2
    50a8:	11000000 	tstne	r0, r0
    50ac:	00002b3e 	andeq	r2, r0, lr, lsr fp
    50b0:	4104b101 	tstmi	r4, r1, lsl #2
    50b4:	11000000 	tstne	r0, r0
    50b8:	00002684 	andeq	r2, r0, r4, lsl #13
    50bc:	4104b201 	tstmi	r4, r1, lsl #4
    50c0:	12000000 	andne	r0, r0, #0	; 0x0
    50c4:	000023ae 	andeq	r2, r0, lr, lsr #7
    50c8:	4104b401 	tstmi	r4, r1, lsl #8
    50cc:	00000000 	andeq	r0, r0, r0
    50d0:	03180413 	tsteq	r8, #318767104	; 0x13000000
    50d4:	01100000 	tsteq	r0, r0
    50d8:	00002be4 	andeq	r2, r0, r4, ror #23
    50dc:	01051901 	tsteq	r5, r1, lsl #18
    50e0:	00055801 	andeq	r5, r5, r1, lsl #16
    50e4:	23c81100 	biccs	r1, r8, #0	; 0x0
    50e8:	18010000 	stmdane	r1, {}
    50ec:	00051e05 	andeq	r1, r5, r5, lsl #28
    50f0:	22991100 	addscs	r1, r9, #0	; 0x0
    50f4:	18010000 	stmdane	r1, {}
    50f8:	00004105 	andeq	r4, r0, r5, lsl #2
    50fc:	23ae1200 	undefined instruction 0x23ae1200
    5100:	1a010000 	bne	45108 <__Stack_Size+0x44d08>
    5104:	00004105 	andeq	r4, r0, r5, lsl #2
    5108:	69140000 	ldmdbvs	r4, {}
    510c:	01000022 	tsteq	r0, r2, lsr #32
    5110:	01010c1d 	tsteq	r1, sp, lsl ip
    5114:	000005bb 	strheq	r0, [r0], -fp
    5118:	0023c811 	eoreq	ip, r3, r1, lsl r8
    511c:	0c1b0100 	ldfeqs	f0, [fp], {0}
    5120:	0000051e 	andeq	r0, r0, lr, lsl r5
    5124:	0029b711 	eoreq	fp, r9, r1, lsl r7
    5128:	0c1b0100 	ldfeqs	f0, [fp], {0}
    512c:	00000041 	andeq	r0, r0, r1, asr #32
    5130:	00294711 	eoreq	r4, r9, r1, lsl r7
    5134:	0c1b0100 	ldfeqs	f0, [fp], {0}
    5138:	00000041 	andeq	r0, r0, r1, asr #32
    513c:	002bbd11 	eoreq	fp, fp, r1, lsl sp
    5140:	0c1c0100 	ldfeqs	f0, [ip], {0}
    5144:	00000041 	andeq	r0, r0, r1, asr #32
    5148:	00289f12 	eoreq	r9, r8, r2, lsl pc
    514c:	0c1e0100 	ldfeqs	f0, [lr], {0}
    5150:	00000041 	andeq	r0, r0, r1, asr #32
    5154:	00257712 	eoreq	r7, r5, r2, lsl r7
    5158:	0c1e0100 	ldfeqs	f0, [lr], {0}
    515c:	00000041 	andeq	r0, r0, r1, asr #32
    5160:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    5164:	0c1e0100 	ldfeqs	f0, [lr], {0}
    5168:	00000041 	andeq	r0, r0, r1, asr #32
    516c:	24551400 	ldrbcs	r1, [r5], #-1024
    5170:	ef010000 	svc	0x00010000
    5174:	1201010b 	andne	r0, r1, #-1073741822	; 0xc0000002
    5178:	11000006 	tstne	r0, r6
    517c:	000023c8 	andeq	r2, r0, r8, asr #7
    5180:	1e0bed01 	cdpne	13, 0, cr14, cr11, cr1, {0}
    5184:	11000005 	tstne	r0, r5
    5188:	000029b7 	strheq	r2, [r0], -r7
    518c:	410bed01 	tstmi	fp, r1, lsl #26
    5190:	11000000 	tstne	r0, r0
    5194:	00002947 	andeq	r2, r0, r7, asr #18
    5198:	410bed01 	tstmi	fp, r1, lsl #26
    519c:	11000000 	tstne	r0, r0
    51a0:	00002bbd 	strheq	r2, [r0], -sp
    51a4:	410bee01 	tstmi	fp, r1, lsl #28
    51a8:	12000000 	andne	r0, r0, #0	; 0x0
    51ac:	0000289f 	muleq	r0, pc, r8
    51b0:	410bf001 	tstpmi	fp, r1
    51b4:	12000000 	andne	r0, r0, #0	; 0x0
    51b8:	00002577 	andeq	r2, r0, r7, ror r5
    51bc:	410bf001 	tstpmi	fp, r1
    51c0:	00000000 	andeq	r0, r0, r0
    51c4:	29170110 	ldmdbcs	r7, {r4, r8}
    51c8:	6b010000 	blvs	451d0 <__Stack_Size+0x44dd0>
    51cc:	3a01010a 	bcc	455fc <__Stack_Size+0x451fc>
    51d0:	11000006 	tstne	r0, r6
    51d4:	000023c8 	andeq	r2, r0, r8, asr #7
    51d8:	1e0a6a01 	fmacsne	s12, s20, s2
    51dc:	11000005 	tstne	r0, r5
    51e0:	00002885 	andeq	r2, r0, r5, lsl #17
    51e4:	410a6a01 	tstmi	sl, r1, lsl #20
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	26cc0110 	undefined
    51f0:	87010000 	strhi	r0, [r1, -r0]
    51f4:	6201010a 	andvs	r0, r1, #-2147483646	; 0x80000002
    51f8:	11000006 	tstne	r0, r6
    51fc:	000023c8 	andeq	r2, r0, r8, asr #7
    5200:	1e0a8601 	cfmadd32ne	mvax0, mvfx8, mvfx10, mvfx1
    5204:	11000005 	tstne	r0, r5
    5208:	00002885 	andeq	r2, r0, r5, lsl #17
    520c:	410a8601 	tstmi	sl, r1, lsl #12
    5210:	00000000 	andeq	r0, r0, r0
    5214:	00277d14 	eoreq	r7, r7, r4, lsl sp
    5218:	0c4d0100 	stfeqe	f0, [sp], {0}
    521c:	06c50101 	strbeq	r0, [r5], r1, lsl #2
    5220:	c8110000 	ldmdagt	r1, {}
    5224:	01000023 	tsteq	r0, r3, lsr #32
    5228:	051e0c4b 	ldreq	r0, [lr, #-3147]
    522c:	b7110000 	ldrlt	r0, [r1, -r0]
    5230:	01000029 	tsteq	r0, r9, lsr #32
    5234:	00410c4b 	subeq	r0, r1, fp, asr #24
    5238:	47110000 	ldrmi	r0, [r1, -r0]
    523c:	01000029 	tsteq	r0, r9, lsr #32
    5240:	00410c4b 	subeq	r0, r1, fp, asr #24
    5244:	bd110000 	ldclt	0, cr0, [r1]
    5248:	0100002b 	tsteq	r0, fp, lsr #32
    524c:	00410c4c 	subeq	r0, r1, ip, asr #24
    5250:	a8120000 	ldmdage	r2, {}
    5254:	01000028 	tsteq	r0, r8, lsr #32
    5258:	00410c4e 	subeq	r0, r1, lr, asr #24
    525c:	77120000 	ldrvc	r0, [r2, -r0]
    5260:	01000025 	tsteq	r0, r5, lsr #32
    5264:	00410c4e 	subeq	r0, r1, lr, asr #24
    5268:	74150000 	ldrvc	r0, [r5]
    526c:	0100706d 	tsteq	r0, sp, rrx
    5270:	00410c4e 	subeq	r0, r1, lr, asr #24
    5274:	10000000 	andne	r0, r0, r0
    5278:	00293301 	eoreq	r3, r9, r1, lsl #6
    527c:	0aa30100 	beq	fe8c5684 <SCS_BASE+0x1e8b7684>
    5280:	06ed0101 	strbteq	r0, [sp], r1, lsl #2
    5284:	c8110000 	ldmdagt	r1, {}
    5288:	01000023 	tsteq	r0, r3, lsr #32
    528c:	051e0aa2 	ldreq	r0, [lr, #-2722]
    5290:	85110000 	ldrhi	r0, [r1]
    5294:	01000028 	tsteq	r0, r8, lsr #32
    5298:	00410aa2 	subeq	r0, r1, r2, lsr #21
    529c:	14000000 	strne	r0, [r0]
    52a0:	00002ab4 	strheq	r2, [r0], -r4
    52a4:	010c7c01 	tsteq	ip, r1, lsl #24
    52a8:	00075001 	andeq	r5, r7, r1
    52ac:	23c81100 	biccs	r1, r8, #0	; 0x0
    52b0:	7a010000 	bvc	452b8 <__Stack_Size+0x44eb8>
    52b4:	00051e0c 	andeq	r1, r5, ip, lsl #28
    52b8:	29b71100 	ldmibcs	r7!, {r8, ip}
    52bc:	7a010000 	bvc	452c4 <__Stack_Size+0x44ec4>
    52c0:	0000410c 	andeq	r4, r0, ip, lsl #2
    52c4:	29471100 	stmdbcs	r7, {r8, ip}^
    52c8:	7a010000 	bvc	452d0 <__Stack_Size+0x44ed0>
    52cc:	0000410c 	andeq	r4, r0, ip, lsl #2
    52d0:	2bbd1100 	blcs	fef496d8 <SCS_BASE+0x1ef3b6d8>
    52d4:	7b010000 	blvc	452dc <__Stack_Size+0x44edc>
    52d8:	0000410c 	andeq	r4, r0, ip, lsl #2
    52dc:	28a81200 	stmiacs	r8!, {r9, ip}
    52e0:	7d010000 	stcvc	0, cr0, [r1]
    52e4:	0000410c 	andeq	r4, r0, ip, lsl #2
    52e8:	25771200 	ldrbcs	r1, [r7, #-512]!
    52ec:	7d010000 	stcvc	0, cr0, [r1]
    52f0:	0000410c 	andeq	r4, r0, ip, lsl #2
    52f4:	6d741500 	cfldr64vs	mvdx1, [r4]
    52f8:	7d010070 	stcvc	0, cr0, [r1, #-448]
    52fc:	0000410c 	andeq	r4, r0, ip, lsl #2
    5300:	01100000 	tsteq	r0, r0
    5304:	000023ee 	andeq	r2, r0, lr, ror #7
    5308:	010abf01 	tsteq	sl, r1, lsl #30
    530c:	00077801 	andeq	r7, r7, r1, lsl #16
    5310:	23c81100 	biccs	r1, r8, #0	; 0x0
    5314:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    5318:	00051e0a 	andeq	r1, r5, sl, lsl #28
    531c:	28851100 	stmcs	r5, {r8, ip}
    5320:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    5324:	0000410a 	andeq	r4, r0, sl, lsl #2
    5328:	01160000 	tsteq	r6, r0
    532c:	00002732 	andeq	r2, r0, r2, lsr r7
    5330:	9001c701 	andls	ip, r1, r1, lsl #14
    5334:	e4080051 	str	r0, [r8], #-81
    5338:	a4080051 	strge	r0, [r8], #-81
    533c:	b000001c 	andlt	r0, r0, ip, lsl r0
    5340:	17000007 	strne	r0, [r0, -r7]
    5344:	000023c8 	andeq	r2, r0, r8, asr #7
    5348:	051ec601 	ldreq	ip, [lr, #-1537]
    534c:	1cc30000 	stclne	0, cr0, [r3], {0}
    5350:	d0170000 	andsle	r0, r7, r0
    5354:	01000025 	tsteq	r0, r5, lsr #32
    5358:	0007b0c6 	andeq	fp, r7, r6, asr #1
    535c:	001ce200 	andseq	lr, ip, r0, lsl #4
    5360:	04130000 	ldreq	r0, [r3]
    5364:	00000373 	andeq	r0, r0, r3, ror r3
    5368:	235d0116 	cmpcs	sp, #-2147483643	; 0x80000005
    536c:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    5370:	0051e401 	subseq	lr, r1, r1, lsl #8
    5374:	00529408 	subseq	r9, r2, r8, lsl #8
    5378:	001d0008 	andseq	r0, sp, r8
    537c:	00081b00 	andeq	r1, r8, r0, lsl #22
    5380:	23c81700 	biccs	r1, r8, #0	; 0x0
    5384:	ed010000 	stc	0, cr0, [r1]
    5388:	0000051e 	andeq	r0, r0, lr, lsl r5
    538c:	00001d2b 	andeq	r1, r0, fp, lsr #26
    5390:	00281817 	eoreq	r1, r8, r7, lsl r8
    5394:	1bed0100 	blne	ffb4579c <SCS_BASE+0x1fb3779c>
    5398:	4a000008 	bmi	53c0 <__Stack_Size+0x4fc0>
    539c:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    53a0:	0000296f 	andeq	r2, r0, pc, ror #18
    53a4:	0041ef01 	subeq	lr, r1, r1, lsl #30
    53a8:	1d680000 	stclne	0, cr0, [r8]
    53ac:	77180000 	ldrvc	r0, [r8, -r0]
    53b0:	01000025 	tsteq	r0, r5, lsr #32
    53b4:	000041ef 	andeq	r4, r0, pc, ror #3
    53b8:	001d8600 	andseq	r8, sp, r0, lsl #12
    53bc:	2b881800 	blcs	fe20b3c4 <SCS_BASE+0x1e1fd3c4>
    53c0:	ef010000 	svc	0x00010000
    53c4:	00000041 	andeq	r0, r0, r1, asr #32
    53c8:	00001ddb 	ldrdeq	r1, [r0], -fp
    53cc:	f7041300 	undefined instruction 0xf7041300
    53d0:	19000003 	stmdbne	r0, {r0, r1}
    53d4:	00243101 	eoreq	r3, r4, r1, lsl #2
    53d8:	01490100 	cmpeq	r9, r0, lsl #2
    53dc:	00529401 	subseq	r9, r2, r1, lsl #8
    53e0:	00534c08 	subseq	r4, r3, r8, lsl #24
    53e4:	001e0f08 	andseq	r0, lr, r8, lsl #30
    53e8:	00088c00 	andeq	r8, r8, r0, lsl #24
    53ec:	23c81a00 	biccs	r1, r8, #0	; 0x0
    53f0:	48010000 	stmdami	r1, {}
    53f4:	00051e01 	andeq	r1, r5, r1, lsl #28
    53f8:	001e3a00 	andseq	r3, lr, r0, lsl #20
    53fc:	28181a00 	ldmdacs	r8, {r9, fp, ip}
    5400:	48010000 	stmdami	r1, {}
    5404:	00081b01 	andeq	r1, r8, r1, lsl #22
    5408:	001e5900 	andseq	r5, lr, r0, lsl #18
    540c:	296f1b00 	stmdbcs	pc!, {r8, r9, fp, ip}^
    5410:	4a010000 	bmi	45418 <__Stack_Size+0x45018>
    5414:	00004101 	andeq	r4, r0, r1, lsl #2
    5418:	001e7700 	andseq	r7, lr, r0, lsl #14
    541c:	25771b00 	ldrbcs	r1, [r7, #-2816]!
    5420:	4a010000 	bmi	45428 <__Stack_Size+0x45028>
    5424:	00004101 	andeq	r4, r0, r1, lsl #2
    5428:	001ea000 	andseq	sl, lr, r0
    542c:	2b881b00 	blcs	fe20c034 <SCS_BASE+0x1e1fe034>
    5430:	4a010000 	bmi	45438 <__Stack_Size+0x45038>
    5434:	00004101 	andeq	r4, r0, r1, lsl #2
    5438:	001eea00 	andseq	lr, lr, r0, lsl #20
    543c:	01190000 	tsteq	r9, r0
    5440:	00002acc 	andeq	r2, r0, ip, asr #21
    5444:	0101a501 	tsteq	r1, r1, lsl #10
    5448:	0800534c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, lr}
    544c:	08005400 	stmdaeq	r0, {sl, ip, lr}
    5450:	00001f1e 	andeq	r1, r0, lr, lsl pc
    5454:	000008f7 	strdeq	r0, [r0], -r7
    5458:	0023c81a 	eoreq	ip, r3, sl, lsl r8
    545c:	01a40100 	undefined instruction 0x01a40100
    5460:	0000051e 	andeq	r0, r0, lr, lsl r5
    5464:	00001f49 	andeq	r1, r0, r9, asr #30
    5468:	0028181a 	eoreq	r1, r8, sl, lsl r8
    546c:	01a40100 	undefined instruction 0x01a40100
    5470:	0000081b 	andeq	r0, r0, fp, lsl r8
    5474:	00001f68 	andeq	r1, r0, r8, ror #30
    5478:	00296f1b 	eoreq	r6, r9, fp, lsl pc
    547c:	01a60100 	undefined instruction 0x01a60100
    5480:	00000041 	andeq	r0, r0, r1, asr #32
    5484:	00001f86 	andeq	r1, r0, r6, lsl #31
    5488:	0025771b 	eoreq	r7, r5, fp, lsl r7
    548c:	01a60100 	undefined instruction 0x01a60100
    5490:	00000041 	andeq	r0, r0, r1, asr #32
    5494:	00001fa4 	andeq	r1, r0, r4, lsr #31
    5498:	002b881b 	eoreq	r8, fp, fp, lsl r8
    549c:	01a60100 	undefined instruction 0x01a60100
    54a0:	00000041 	andeq	r0, r0, r1, asr #32
    54a4:	00001fee 	andeq	r1, r0, lr, ror #31
    54a8:	e9011900 	stmdb	r1, {r8, fp, ip}
    54ac:	01000027 	tsteq	r0, r7, lsr #32
    54b0:	00010201 	andeq	r0, r1, r1, lsl #4
    54b4:	94080054 	strls	r0, [r8], #-84
    54b8:	22080054 	andcs	r0, r8, #84	; 0x54
    54bc:	62000020 	andvs	r0, r0, #32	; 0x20
    54c0:	1a000009 	bne	54ec <__Stack_Size+0x50ec>
    54c4:	000023c8 	andeq	r2, r0, r8, asr #7
    54c8:	1e020001 	cdpne	0, 0, cr0, cr2, cr1, {0}
    54cc:	4d000005 	stcmi	0, cr0, [r0, #-20]
    54d0:	1a000020 	bne	5558 <__Stack_Size+0x5158>
    54d4:	00002818 	andeq	r2, r0, r8, lsl r8
    54d8:	1b020001 	blne	854e4 <__Stack_Size+0x850e4>
    54dc:	6c000008 	stcvs	0, cr0, [r0], {8}
    54e0:	1b000020 	blne	5568 <__Stack_Size+0x5168>
    54e4:	0000296f 	andeq	r2, r0, pc, ror #18
    54e8:	41020201 	tstmi	r2, r1, lsl #4
    54ec:	8a000000 	bhi	54f4 <__Stack_Size+0x50f4>
    54f0:	1b000020 	blne	5578 <__Stack_Size+0x5178>
    54f4:	00002577 	andeq	r2, r0, r7, ror r5
    54f8:	41020201 	tstmi	r2, r1, lsl #4
    54fc:	b3000000 	movwlt	r0, #0	; 0x0
    5500:	1b000020 	blne	5588 <__Stack_Size+0x5188>
    5504:	00002b88 	andeq	r2, r0, r8, lsl #23
    5508:	41020201 	tstmi	r2, r1, lsl #4
    550c:	e8000000 	stmda	r0, {}
    5510:	00000020 	andeq	r0, r0, r0, lsr #32
    5514:	2bb20119 	blcs	fec85980 <SCS_BASE+0x1ec77980>
    5518:	4a010000 	bmi	45520 <__Stack_Size+0x45120>
    551c:	54940102 	ldrpl	r0, [r4], #258
    5520:	56000800 	strpl	r0, [r0], -r0, lsl #16
    5524:	21110800 	tstcs	r1, r0, lsl #16
    5528:	0b280000 	bleq	a05530 <__Stack_Size+0xa05130>
    552c:	c81a0000 	ldmdagt	sl, {}
    5530:	01000023 	tsteq	r0, r3, lsr #32
    5534:	051e0249 	ldreq	r0, [lr, #-585]
    5538:	21300000 	teqcs	r0, r0
    553c:	6c1a0000 	ldcvs	0, cr0, [sl], {0}
    5540:	01000027 	tsteq	r0, r7, lsr #32
    5544:	0b280249 	bleq	a05e70 <__Stack_Size+0xa05a70>
    5548:	214e0000 	cmpcs	lr, r0
    554c:	bb1c0000 	bllt	705554 <__Stack_Size+0x705154>
    5550:	f8000005 	undefined instruction 0xf8000005
    5554:	01000000 	tsteq	r0, r0
    5558:	09d90256 	ldmibeq	r9, {r1, r2, r4, r6, r9}^
    555c:	ed1d0000 	ldc	0, cr0, [sp]
    5560:	1d000005 	stcne	0, cr0, [r0, #-20]
    5564:	000005e1 	andeq	r0, r0, r1, ror #11
    5568:	0005d51d 	andeq	sp, r5, sp, lsl r5
    556c:	05c91d00 	strbeq	r1, [r9, #3328]
    5570:	181e0000 	ldmdane	lr, {}
    5574:	1f000001 	svcne	0x00000001
    5578:	000005f9 	strdeq	r0, [r0], -r9
    557c:	0000216c 	andeq	r2, r0, ip, ror #2
    5580:	0006051f 	andeq	r0, r6, pc, lsl r5
    5584:	00217f00 	eoreq	r7, r1, r0, lsl #30
    5588:	20000000 	andcs	r0, r0, r0
    558c:	00000612 	andeq	r0, r0, r2, lsl r6
    5590:	080054da 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, ip, lr}
    5594:	00000138 	andeq	r0, r0, r8, lsr r1
    5598:	f8025b01 	undefined instruction 0xf8025b01
    559c:	1d000009 	stcne	0, cr0, [r0, #-36]
    55a0:	0000062d 	andeq	r0, r0, sp, lsr #12
    55a4:	0006211d 	andeq	r2, r6, sp, lsl r1
    55a8:	581c0000 	ldmdapl	ip, {}
    55ac:	50000005 	andpl	r0, r0, r5
    55b0:	01000001 	tsteq	r0, r1
    55b4:	0a3a0260 	beq	e85f3c <__Stack_Size+0xe85b3c>
    55b8:	8a1d0000 	bhi	7455c0 <__Stack_Size+0x7451c0>
    55bc:	1d000005 	stcne	0, cr0, [r0, #-20]
    55c0:	0000057e 	andeq	r0, r0, lr, ror r5
    55c4:	0005721d 	andeq	r7, r5, sp, lsl r2
    55c8:	05661d00 	strbeq	r1, [r6, #-3328]!
    55cc:	701e0000 	andsvc	r0, lr, r0
    55d0:	1f000001 	svcne	0x00000001
    55d4:	00000596 	muleq	r0, r6, r5
    55d8:	00002192 	muleq	r0, r2, r1
    55dc:	0005a21f 	andeq	sl, r5, pc, lsl r2
    55e0:	0021bb00 	eoreq	fp, r1, r0, lsl #22
    55e4:	05ae2100 	streq	r2, [lr, #256]!
    55e8:	00000000 	andeq	r0, r0, r0
    55ec:	00063a20 	andeq	r3, r6, r0, lsr #20
    55f0:	00553600 	subseq	r3, r5, r0, lsl #12
    55f4:	00019008 	andeq	r9, r1, r8
    55f8:	02650100 	rsbeq	r0, r5, #0	; 0x0
    55fc:	00000a59 	andeq	r0, r0, r9, asr sl
    5600:	0006551d 	andeq	r5, r6, sp, lsl r5
    5604:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    5608:	22000000 	andcs	r0, r0, #0	; 0x0
    560c:	00000662 	andeq	r0, r0, r2, ror #12
    5610:	0800555e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, ip, lr}
    5614:	08005594 	stmdaeq	r0, {r2, r4, r7, r8, sl, ip, lr}
    5618:	a3026a01 	movwge	r6, #10753	; 0x2a01
    561c:	1d00000a 	stcne	0, cr0, [r0, #-40]
    5620:	00000694 	muleq	r0, r4, r6
    5624:	0006881d 	andeq	r8, r6, sp, lsl r8
    5628:	067c1d00 	ldrbteq	r1, [ip], -r0, lsl #26
    562c:	701d0000 	andsvc	r0, sp, r0
    5630:	23000006 	movwcs	r0, #6	; 0x6
    5634:	0800555e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, ip, lr}
    5638:	08005594 	stmdaeq	r0, {r2, r4, r7, r8, sl, ip, lr}
    563c:	0006a01f 	andeq	sl, r6, pc, lsl r0
    5640:	0021ce00 	eoreq	ip, r1, r0, lsl #28
    5644:	06ac1f00 	strteq	r1, [ip], r0, lsl #30
    5648:	21e10000 	mvncs	r0, r0
    564c:	b8210000 	stmdalt	r1!, {}
    5650:	00000006 	andeq	r0, r0, r6
    5654:	06c52000 	strbeq	r2, [r5], r0
    5658:	55940000 	ldrpl	r0, [r4]
    565c:	01a80800 	undefined instruction 0x01a80800
    5660:	6f010000 	svcvs	0x00010000
    5664:	000ac202 	andeq	ip, sl, r2, lsl #4
    5668:	06e01d00 	strbteq	r1, [r0], r0, lsl #26
    566c:	d41d0000 	ldrle	r0, [sp]
    5670:	00000006 	andeq	r0, r0, r6
    5674:	0006ed22 	andeq	lr, r6, r2, lsr #26
    5678:	0055aa00 	subseq	sl, r5, r0, lsl #20
    567c:	0055e408 	subseq	lr, r5, r8, lsl #8
    5680:	02740108 	rsbseq	r0, r4, #2	; 0x2
    5684:	00000b0c 	andeq	r0, r0, ip, lsl #22
    5688:	00071f1d 	andeq	r1, r7, sp, lsl pc
    568c:	07131d00 	ldreq	r1, [r3, -r0, lsl #26]
    5690:	071d0000 	ldreq	r0, [sp, -r0]
    5694:	1d000007 	stcne	0, cr0, [r0, #-28]
    5698:	000006fb 	strdeq	r0, [r0], -fp
    569c:	0055aa23 	subseq	sl, r5, r3, lsr #20
    56a0:	0055e408 	subseq	lr, r5, r8, lsl #8
    56a4:	072b1f08 	streq	r1, [fp, -r8, lsl #30]!
    56a8:	21f40000 	mvnscs	r0, r0
    56ac:	371f0000 	ldrcc	r0, [pc, -r0]
    56b0:	07000007 	streq	r0, [r0, -r7]
    56b4:	21000022 	tstcs	r0, r2, lsr #32
    56b8:	00000743 	andeq	r0, r0, r3, asr #14
    56bc:	50240000 	eorpl	r0, r4, r0
    56c0:	e4000007 	str	r0, [r0], #-7
    56c4:	c0080055 	andgt	r0, r8, r5, asr r0
    56c8:	01000001 	tsteq	r0, r1
    56cc:	6b1d0279 	blvs	7460b8 <__Stack_Size+0x745cb8>
    56d0:	1d000007 	stcne	0, cr0, [r0, #-28]
    56d4:	0000075f 	andeq	r0, r0, pc, asr r7
    56d8:	04130000 	ldreq	r0, [r3]
    56dc:	00000451 	andeq	r0, r0, r1, asr r4
    56e0:	2b510119 	blcs	1445b4c <__Stack_Size+0x144574c>
    56e4:	8b010000 	blhi	456ec <__Stack_Size+0x452ec>
    56e8:	56000102 	strpl	r0, [r0], -r2, lsl #2
    56ec:	575a0800 	ldrbpl	r0, [sl, -r0, lsl #16]
    56f0:	221a0800 	andscs	r0, sl, #0	; 0x0
    56f4:	0d170000 	ldceq	0, cr0, [r7]
    56f8:	c8250000 	stmdagt	r5!, {}
    56fc:	01000023 	tsteq	r0, r3, lsr #32
    5700:	051e028a 	ldreq	r0, [lr, #-650]
    5704:	50010000 	andpl	r0, r1, r0
    5708:	00276c1a 	eoreq	r6, r7, sl, lsl ip
    570c:	028a0100 	addeq	r0, sl, #0	; 0x0
    5710:	00000b28 	andeq	r0, r0, r8, lsr #22
    5714:	00002239 	andeq	r2, r0, r9, lsr r2
    5718:	0029d926 	eoreq	sp, r9, r6, lsr #18
    571c:	028c0100 	addeq	r0, ip, #0	; 0x0
    5720:	00000041 	andeq	r0, r0, r1, asr #32
    5724:	e0265701 	eor	r5, r6, r1, lsl #14
    5728:	01000028 	tsteq	r0, r8, lsr #32
    572c:	0041028d 	subeq	r0, r1, sp, lsl #5
    5730:	56010000 	strpl	r0, [r1], -r0
    5734:	0005bb22 	andeq	fp, r5, r2, lsr #22
    5738:	00562400 	subseq	r2, r6, r0, lsl #8
    573c:	00565608 	subseq	r5, r6, r8, lsl #12
    5740:	02a90108 	adceq	r0, r9, #2	; 0x2
    5744:	00000bc7 	andeq	r0, r0, r7, asr #23
    5748:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    574c:	05e11d00 	strbeq	r1, [r1, #3328]!
    5750:	d51d0000 	ldrle	r0, [sp]
    5754:	1d000005 	stcne	0, cr0, [r0, #-20]
    5758:	000005c9 	andeq	r0, r0, r9, asr #11
    575c:	00562423 	subseq	r2, r6, r3, lsr #8
    5760:	00565608 	subseq	r5, r6, r8, lsl #12
    5764:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    5768:	22570000 	subscs	r0, r7, #0	; 0x0
    576c:	051f0000 	ldreq	r0, [pc, #0]	; 5774 <__Stack_Size+0x5374>
    5770:	6a000006 	bvs	5790 <__Stack_Size+0x5390>
    5774:	00000022 	andeq	r0, r0, r2, lsr #32
    5778:	06122000 	ldreq	r2, [r2], -r0
    577c:	56560000 	ldrbpl	r0, [r6], -r0
    5780:	01d80800 	bicseq	r0, r8, r0, lsl #16
    5784:	ad010000 	stcge	0, cr0, [r1]
    5788:	000be602 	andeq	lr, fp, r2, lsl #12
    578c:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
    5790:	211d0000 	tstcs	sp, r0
    5794:	00000006 	andeq	r0, r0, r6
    5798:	00055822 	andeq	r5, r5, r2, lsr #16
    579c:	00566e00 	subseq	r6, r6, r0, lsl #28
    57a0:	0056a408 	subseq	sl, r6, r8, lsl #8
    57a4:	02b00108 	adcseq	r0, r0, #2	; 0x2
    57a8:	00000c30 	andeq	r0, r0, r0, lsr ip
    57ac:	00058a1d 	andeq	r8, r5, sp, lsl sl
    57b0:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    57b4:	721d0000 	andsvc	r0, sp, #0	; 0x0
    57b8:	1d000005 	stcne	0, cr0, [r0, #-20]
    57bc:	00000566 	andeq	r0, r0, r6, ror #10
    57c0:	00566e23 	subseq	r6, r6, r3, lsr #28
    57c4:	0056a408 	subseq	sl, r6, r8, lsl #8
    57c8:	05961f08 	ldreq	r1, [r6, #3848]
    57cc:	227d0000 	rsbscs	r0, sp, #0	; 0x0
    57d0:	a21f0000 	andsge	r0, pc, #0	; 0x0
    57d4:	9b000005 	blls	57f0 <__Stack_Size+0x53f0>
    57d8:	21000022 	tstcs	r0, r2, lsr #32
    57dc:	000005ae 	andeq	r0, r0, lr, lsr #11
    57e0:	3a220000 	bcc	8857e8 <__Stack_Size+0x8853e8>
    57e4:	a4000006 	strge	r0, [r0], #-6
    57e8:	bc080056 	stclt	0, cr0, [r8], {86}
    57ec:	01080056 	qaddeq	r0, r6, r8
    57f0:	0c4f02b3 	sfmeq	f0, 2, [pc], {179}
    57f4:	551d0000 	ldrpl	r0, [sp]
    57f8:	1d000006 	stcne	0, cr0, [r0, #-24]
    57fc:	00000649 	andeq	r0, r0, r9, asr #12
    5800:	05582200 	ldrbeq	r2, [r8, #-512]
    5804:	56bc0000 	ldrtpl	r0, [ip], r0
    5808:	56f60800 	ldrbtpl	r0, [r6], r0, lsl #16
    580c:	b8010800 	stmdalt	r1, {fp}
    5810:	000c9902 	andeq	r9, ip, r2, lsl #18
    5814:	058a1d00 	streq	r1, [sl, #3328]
    5818:	7e1d0000 	wxorvc	wr0, wr13, wr0
    581c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5820:	00000572 	andeq	r0, r0, r2, ror r5
    5824:	0005661d 	andeq	r6, r5, sp, lsl r6
    5828:	56bc2300 	ldrtpl	r2, [ip], r0, lsl #6
    582c:	56f60800 	ldrbtpl	r0, [r6], r0, lsl #16
    5830:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    5834:	b9000005 	stmdblt	r0, {r0, r2}
    5838:	1f000022 	svcne	0x00000022
    583c:	000005a2 	andeq	r0, r0, r2, lsr #11
    5840:	000022e2 	andeq	r2, r0, r2, ror #5
    5844:	0005ae21 	andeq	sl, r5, r1, lsr #28
    5848:	20000000 	andcs	r0, r0, r0
    584c:	0000063a 	andeq	r0, r0, sl, lsr r6
    5850:	080056f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip, lr}
    5854:	000001f0 	strdeq	r0, [r0], -r0
    5858:	b802bc01 	stmdalt	r2, {r0, sl, fp, ip, sp, pc}
    585c:	1d00000c 	stcne	0, cr0, [r0, #-48]
    5860:	00000655 	andeq	r0, r0, r5, asr r6
    5864:	0006491d 	andeq	r4, r6, sp, lsl r9
    5868:	bb220000 	bllt	885870 <__Stack_Size+0x885470>
    586c:	12000005 	andne	r0, r0, #5	; 0x5
    5870:	44080057 	strmi	r0, [r8], #-87
    5874:	01080057 	qaddeq	r0, r7, r8
    5878:	0cfb02bf 	lfmeq	f0, 2, [fp], #764
    587c:	ed1d0000 	ldc	0, cr0, [sp]
    5880:	1d000005 	stcne	0, cr0, [r0, #-20]
    5884:	000005e1 	andeq	r0, r0, r1, ror #11
    5888:	0005d51d 	andeq	sp, r5, sp, lsl r5
    588c:	05c91d00 	strbeq	r1, [r9, #3328]
    5890:	12230000 	eorne	r0, r3, #0	; 0x0
    5894:	44080057 	strmi	r0, [r8], #-87
    5898:	1f080057 	svcne	0x00080057
    589c:	000005f9 	strdeq	r0, [r0], -r9
    58a0:	000022f5 	strdeq	r2, [r0], -r5
    58a4:	00060527 	andeq	r0, r6, r7, lsr #10
    58a8:	00520100 	subseq	r0, r2, r0, lsl #2
    58ac:	06122800 	ldreq	r2, [r2], -r0, lsl #16
    58b0:	57440000 	strbpl	r0, [r4, -r0]
    58b4:	57580800 	ldrbpl	r0, [r8, -r0, lsl #16]
    58b8:	c2010800 	andgt	r0, r1, #0	; 0x0
    58bc:	062d1d02 	strteq	r1, [sp], -r2, lsl #26
    58c0:	211d0000 	tstcs	sp, r0
    58c4:	00000006 	andeq	r0, r0, r6
    58c8:	ec012900 	stc	9, cr2, [r1], {0}
    58cc:	01000029 	tsteq	r0, r9, lsr #32
    58d0:	5c0102d2 	sfmpl	f0, 4, [r1], {210}
    58d4:	7e080057 	mcrvc	0, 0, r0, cr8, cr7, {2}
    58d8:	01080057 	qaddeq	r0, r7, r8
    58dc:	000d4c5d 	andeq	r4, sp, sp, asr ip
    58e0:	23c82500 	biccs	r2, r8, #0	; 0x0
    58e4:	d1010000 	tstle	r1, r0
    58e8:	00051e02 	andeq	r1, r5, r2, lsl #28
    58ec:	25500100 	ldrbcs	r0, [r0, #-256]
    58f0:	00002564 	andeq	r2, r0, r4, ror #10
    58f4:	4c02d101 	stfmid	f5, [r2], {1}
    58f8:	0100000d 	tsteq	r0, sp
    58fc:	04130051 	ldreq	r0, [r3], #-81
    5900:	000004c7 	andeq	r0, r0, r7, asr #9
    5904:	2a7c0129 	bcs	1f05db0 <__Stack_Size+0x1f059b0>
    5908:	ef010000 	svc	0x00010000
    590c:	57800102 	strpl	r0, [r0, r2, lsl #2]
    5910:	57960800 	ldrpl	r0, [r6, r0, lsl #16]
    5914:	5d010800 	stcpl	8, cr0, [r1]
    5918:	00000d79 	andeq	r0, r0, r9, ror sp
    591c:	0025d025 	eoreq	sp, r5, r5, lsr #32
    5920:	02ee0100 	rsceq	r0, lr, #0	; 0x0
    5924:	000007b0 	strheq	r0, [r0], -r0
    5928:	29005001 	stmdbcs	r0, {r0, ip, lr}
    592c:	00230e01 	eoreq	r0, r3, r1, lsl #28
    5930:	03010100 	movweq	r0, #4352	; 0x1100
    5934:	00579801 	subseq	r9, r7, r1, lsl #16
    5938:	0057ae08 	subseq	sl, r7, r8, lsl #28
    593c:	a05d0108 	subsge	r0, sp, r8, lsl #2
    5940:	2500000d 	strcs	r0, [r0, #-13]
    5944:	00002818 	andeq	r2, r0, r8, lsl r8
    5948:	1b030001 	blne	c5954 <__Stack_Size+0xc5554>
    594c:	01000008 	tsteq	r0, r8
    5950:	01290050 	qsubeq	r0, r0, r9
    5954:	00002198 	muleq	r0, r8, r1
    5958:	01031601 	tsteq	r3, r1, lsl #12
    595c:	080057b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, ip, lr}
    5960:	080057c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, ip, lr}
    5964:	0dc75d01 	stcleq	13, cr5, [r7, #4]
    5968:	6c250000 	stcvs	0, cr0, [r5]
    596c:	01000027 	tsteq	r0, r7, lsr #32
    5970:	0b280315 	bleq	a065cc <__Stack_Size+0xa061cc>
    5974:	50010000 	andpl	r0, r1, r0
    5978:	05012900 	streq	r2, [r1, #-2304]
    597c:	0100002b 	tsteq	r0, fp, lsr #32
    5980:	c8010328 	stmdagt	r1, {r3, r5, r8, r9}
    5984:	dc080057 	stcle	0, cr0, [r8], {87}
    5988:	01080057 	qaddeq	r0, r7, r8
    598c:	000dee5d 	andeq	lr, sp, sp, asr lr
    5990:	25642500 	strbcs	r2, [r4, #-1280]!
    5994:	27010000 	strcs	r0, [r1, -r0]
    5998:	000d4c03 	andeq	r4, sp, r3, lsl #24
    599c:	00500100 	subseq	r0, r0, r0, lsl #2
    59a0:	2baa0129 	blcs	fea85e4c <SCS_BASE+0x1ea77e4c>
    59a4:	3d010000 	stccc	0, cr0, [r1]
    59a8:	57dc0103 	ldrbpl	r0, [ip, r3, lsl #2]
    59ac:	57f60800 	ldrbpl	r0, [r6, r0, lsl #16]!
    59b0:	5d010800 	stcpl	8, cr0, [r1]
    59b4:	00000e23 	andeq	r0, r0, r3, lsr #28
    59b8:	0023c825 	eoreq	ip, r3, r5, lsr #16
    59bc:	033c0100 	teqeq	ip, #0	; 0x0
    59c0:	0000051e 	andeq	r0, r0, lr, lsl r5
    59c4:	55255001 	strpl	r5, [r5, #-1]!
    59c8:	0100000e 	tsteq	r0, lr
    59cc:	00a9033c 	adceq	r0, r9, ip, lsr r3
    59d0:	51010000 	tstpl	r1, r0
    59d4:	c6012900 	strgt	r2, [r1], -r0, lsl #18
    59d8:	01000029 	tsteq	r0, r9, lsr #32
    59dc:	f8010358 	undefined instruction 0xf8010358
    59e0:	14080057 	strne	r0, [r8], #-87
    59e4:	01080058 	qaddeq	r0, r8, r8
    59e8:	000e585d 	andeq	r5, lr, sp, asr r8
    59ec:	23c82500 	biccs	r2, r8, #0	; 0x0
    59f0:	57010000 	strpl	r0, [r1, -r0]
    59f4:	00051e03 	andeq	r1, r5, r3, lsl #28
    59f8:	25500100 	ldrbcs	r0, [r0, #-256]
    59fc:	00000e55 	andeq	r0, r0, r5, asr lr
    5a00:	a9035701 	stmdbge	r3, {r0, r8, r9, sl, ip, lr}
    5a04:	01000000 	tsteq	r0, r0
    5a08:	01290051 	qsubeq	r0, r1, r9
    5a0c:	00002a93 	muleq	r0, r3, sl
    5a10:	01037e01 	tsteq	r3, r1, lsl #28
    5a14:	08005814 	stmdaeq	r0, {r2, r4, fp, ip, lr}
    5a18:	0800582c 	stmdaeq	r0, {r2, r3, r5, fp, ip, lr}
    5a1c:	0e9b5d01 	cdpeq	13, 9, cr5, cr11, cr1, {0}
    5a20:	c8250000 	stmdagt	r5!, {}
    5a24:	01000023 	tsteq	r0, r3, lsr #32
    5a28:	051e037d 	ldreq	r0, [lr, #-893]
    5a2c:	50010000 	andpl	r0, r1, r0
    5a30:	002b8f25 	eoreq	r8, fp, r5, lsr #30
    5a34:	037d0100 	cmneq	sp, #0	; 0x0
    5a38:	00000041 	andeq	r0, r0, r1, asr #32
    5a3c:	55255101 	strpl	r5, [r5, #-257]!
    5a40:	0100000e 	tsteq	r0, lr
    5a44:	00a9037d 	adceq	r0, r9, sp, ror r3
    5a48:	52010000 	andpl	r0, r1, #0	; 0x0
    5a4c:	ba012900 	blt	4fe54 <__Stack_Size+0x4fa54>
    5a50:	01000026 	tsteq	r0, r6, lsr #32
    5a54:	2c0103a1 	stccs	3, cr0, [r1], {161}
    5a58:	30080058 	andcc	r0, r8, r8, asr r0
    5a5c:	01080058 	qaddeq	r0, r8, r8
    5a60:	000ed05d 	andeq	sp, lr, sp, asr r0
    5a64:	23c82500 	biccs	r2, r8, #0	; 0x0
    5a68:	a0010000 	andge	r0, r1, r0
    5a6c:	00051e03 	andeq	r1, r5, r3, lsl #28
    5a70:	25500100 	ldrbcs	r0, [r0, #-256]
    5a74:	0000288f 	andeq	r2, r0, pc, lsl #17
    5a78:	4103a001 	tstmi	r3, r1
    5a7c:	01000000 	tsteq	r0, r0
    5a80:	01290051 	qsubeq	r0, r1, r9
    5a84:	0000251f 	andeq	r2, r0, pc, lsl r5
    5a88:	0103c001 	tsteq	r3, r1
    5a8c:	08005830 	stmdaeq	r0, {r4, r5, fp, ip, lr}
    5a90:	08005838 	stmdaeq	r0, {r3, r4, r5, fp, ip, lr}
    5a94:	0f155d01 	svceq	0x00155d01
    5a98:	c8250000 	stmdagt	r5!, {}
    5a9c:	01000023 	tsteq	r0, r3, lsr #32
    5aa0:	051e03bf 	ldreq	r0, [lr, #-959]
    5aa4:	50010000 	andpl	r0, r1, r0
    5aa8:	0022b025 	eoreq	fp, r2, r5, lsr #32
    5aac:	03bf0100 	undefined instruction 0x03bf0100
    5ab0:	00000041 	andeq	r0, r0, r1, asr #32
    5ab4:	9a1a5101 	bls	699ec0 <__Stack_Size+0x699ac0>
    5ab8:	01000024 	tsteq	r0, r4, lsr #32
    5abc:	004103bf 	strheq	r0, [r1], #-63
    5ac0:	23080000 	movwcs	r0, #32768	; 0x8000
    5ac4:	29000000 	stmdbcs	r0, {}
    5ac8:	002a7101 	eoreq	r7, sl, r1, lsl #2
    5acc:	03dd0100 	bicseq	r0, sp, #0	; 0x0
    5ad0:	00583801 	subseq	r3, r8, r1, lsl #16
    5ad4:	00585008 	subseq	r5, r8, r8
    5ad8:	585d0108 	ldmdapl	sp, {r3, r8}^
    5adc:	2500000f 	strcs	r0, [r0, #-15]
    5ae0:	000023c8 	andeq	r2, r0, r8, asr #7
    5ae4:	1e03dc01 	cdpne	12, 0, cr13, cr3, cr1, {0}
    5ae8:	01000005 	tsteq	r0, r5
    5aec:	261c2550 	undefined
    5af0:	dc010000 	stcle	0, cr0, [r1], {0}
    5af4:	00004103 	andeq	r4, r0, r3, lsl #2
    5af8:	25510100 	ldrbcs	r0, [r1, #-256]
    5afc:	00000e55 	andeq	r0, r0, r5, asr lr
    5b00:	a903dc01 	stmdbge	r3, {r0, sl, fp, ip, lr, pc}
    5b04:	01000000 	tsteq	r0, r0
    5b08:	01290052 	qsubeq	r0, r2, r9
    5b0c:	000028f4 	strdeq	r2, [r0], -r4
    5b10:	0103f901 	tstpeq	r3, r1, lsl #18
    5b14:	08005850 	stmdaeq	r0, {r4, r6, fp, ip, lr}
    5b18:	0800585e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, ip, lr}
    5b1c:	0f7f5d01 	svceq	0x007f5d01
    5b20:	c8250000 	stmdagt	r5!, {}
    5b24:	01000023 	tsteq	r0, r3, lsr #32
    5b28:	051e03f8 	ldreq	r0, [lr, #-1016]
    5b2c:	50010000 	andpl	r0, r1, r0
    5b30:	ed012900 	stc	9, cr2, [r1]
    5b34:	01000024 	tsteq	r0, r4, lsr #32
    5b38:	6001040f 	andvs	r0, r1, pc, lsl #8
    5b3c:	7a080058 	bvc	205ca4 <__Stack_Size+0x2058a4>
    5b40:	01080058 	qaddeq	r0, r8, r8
    5b44:	000fe45d 	andeq	lr, pc, sp, asr r4
    5b48:	23c82500 	biccs	r2, r8, #0	; 0x0
    5b4c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    5b50:	00051e04 	andeq	r1, r5, r4, lsl #28
    5b54:	1a500100 	bne	1405f5c <__Stack_Size+0x1405b5c>
    5b58:	00002299 	muleq	r0, r9, r2
    5b5c:	41040e01 	tstmi	r4, r1, lsl #28
    5b60:	1b000000 	blne	5b68 <__Stack_Size+0x5768>
    5b64:	28000023 	stmdacs	r0, {r0, r1, r5}
    5b68:	00000524 	andeq	r0, r0, r4, lsr #10
    5b6c:	08005860 	stmdaeq	r0, {r5, r6, fp, ip, lr}
    5b70:	0800586e 	stmdaeq	r0, {r1, r2, r3, r5, r6, fp, ip, lr}
    5b74:	1d041501 	cfstr32ne	mvfx1, [r4, #-4]
    5b78:	0000053f 	andeq	r0, r0, pc, lsr r5
    5b7c:	0005331d 	andeq	r3, r5, sp, lsl r3
    5b80:	58602300 	stmdapl	r0!, {r8, r9, sp}^
    5b84:	586e0800 	stmdapl	lr!, {fp}^
    5b88:	4b1f0800 	blmi	7c7b90 <__Stack_Size+0x7c7790>
    5b8c:	2e000005 	cdpcs	0, 0, cr0, cr0, cr5, {0}
    5b90:	00000023 	andeq	r0, r0, r3, lsr #32
    5b94:	01190000 	tsteq	r9, r0
    5b98:	00002a0b 	andeq	r2, r0, fp, lsl #20
    5b9c:	01042f01 	tsteq	r4, r1, lsl #30
    5ba0:	0800587c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, lr}
    5ba4:	0800590e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip, lr}
    5ba8:	0000234c 	andeq	r2, r0, ip, asr #6
    5bac:	000010f8 	strdeq	r1, [r0], -r8
    5bb0:	0023c825 	eoreq	ip, r3, r5, lsr #16
    5bb4:	042d0100 	strteq	r0, [sp], #-256
    5bb8:	0000051e 	andeq	r0, r0, lr, lsl r5
    5bbc:	191a5001 	ldmdbne	sl, {r0, ip, lr}
    5bc0:	01000027 	tsteq	r0, r7, lsr #32
    5bc4:	0041042d 	subeq	r0, r1, sp, lsr #8
    5bc8:	236b0000 	cmncs	fp, #0	; 0x0
    5bcc:	b71a0000 	ldrlt	r0, [sl, -r0]
    5bd0:	01000029 	tsteq	r0, r9, lsr #32
    5bd4:	0041042e 	subeq	r0, r1, lr, lsr #8
    5bd8:	23890000 	orrcs	r0, r9, #0	; 0x0
    5bdc:	c11a0000 	tstgt	sl, r0
    5be0:	0100002b 	tsteq	r0, fp, lsr #32
    5be4:	0041042e 	subeq	r0, r1, lr, lsr #8
    5be8:	23a70000 	undefined instruction 0x23a70000
    5bec:	58220000 	stmdapl	r2!, {}
    5bf0:	88000005 	stmdahi	r0, {r0, r2}
    5bf4:	be080058 	mcrlt	0, 0, r0, cr8, cr8, {2}
    5bf8:	01080058 	qaddeq	r0, r8, r8
    5bfc:	10860439 	addne	r0, r6, r9, lsr r4
    5c00:	8a1d0000 	bhi	745c08 <__Stack_Size+0x745808>
    5c04:	1d000005 	stcne	0, cr0, [r0, #-20]
    5c08:	0000057e 	andeq	r0, r0, lr, ror r5
    5c0c:	0005721d 	andeq	r7, r5, sp, lsl r2
    5c10:	05661d00 	strbeq	r1, [r6, #-3328]!
    5c14:	88230000 	stmdahi	r3!, {}
    5c18:	be080058 	mcrlt	0, 0, r0, cr8, cr8, {2}
    5c1c:	1f080058 	svcne	0x00080058
    5c20:	00000596 	muleq	r0, r6, r5
    5c24:	000023c5 	andeq	r2, r0, r5, asr #7
    5c28:	0005a21f 	andeq	sl, r5, pc, lsl r2
    5c2c:	0023ee00 	eoreq	lr, r3, r0, lsl #28
    5c30:	05ae2100 	streq	r2, [lr, #256]!
    5c34:	00000000 	andeq	r0, r0, r0
    5c38:	0005bb22 	andeq	fp, r5, r2, lsr #22
    5c3c:	0058be00 	subseq	fp, r8, r0, lsl #28
    5c40:	0058f208 	subseq	pc, r8, r8, lsl #4
    5c44:	043d0108 	ldrteq	r0, [sp], #-264
    5c48:	000010c9 	andeq	r1, r0, r9, asr #1
    5c4c:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    5c50:	05e11d00 	strbeq	r1, [r1, #3328]!
    5c54:	d51d0000 	ldrle	r0, [sp]
    5c58:	1d000005 	stcne	0, cr0, [r0, #-20]
    5c5c:	000005c9 	andeq	r0, r0, r9, asr #11
    5c60:	0058be23 	subseq	fp, r8, r3, lsr #28
    5c64:	0058f208 	subseq	pc, r8, r8, lsl #4
    5c68:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    5c6c:	240c0000 	strcs	r0, [ip]
    5c70:	05270000 	streq	r0, [r7]!
    5c74:	01000006 	tsteq	r0, r6
    5c78:	28000052 	stmdacs	r0, {r1, r4, r6}
    5c7c:	00000524 	andeq	r0, r0, r4, lsr #10
    5c80:	080058f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip, lr}
    5c84:	08005902 	stmdaeq	r0, {r1, r8, fp, ip, lr}
    5c88:	1d044101 	stfnes	f4, [r4, #-4]
    5c8c:	0000053f 	andeq	r0, r0, pc, lsr r5
    5c90:	0005331d 	andeq	r3, r5, sp, lsl r3
    5c94:	58f22300 	ldmpl	r2!, {r8, r9, sp}^
    5c98:	59020800 	stmdbpl	r2, {fp}
    5c9c:	4b1f0800 	blmi	7c7ca4 <__Stack_Size+0x7c78a4>
    5ca0:	1f000005 	svcne	0x00000005
    5ca4:	00000024 	andeq	r0, r0, r4, lsr #32
    5ca8:	01290000 	teqeq	r9, r0
    5cac:	00002957 	andeq	r2, r0, r7, asr r9
    5cb0:	01045d01 	tsteq	r4, r1, lsl #26
    5cb4:	08005910 	stmdaeq	r0, {r4, r8, fp, ip, lr}
    5cb8:	08005938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip, lr}
    5cbc:	11935d01 	orrsne	r5, r3, r1, lsl #26
    5cc0:	c8250000 	stmdagt	r5!, {}
    5cc4:	01000023 	tsteq	r0, r3, lsr #32
    5cc8:	051e045b 	ldreq	r0, [lr, #-1115]
    5ccc:	50010000 	andpl	r0, r1, r0
    5cd0:	0022bc1a 	eoreq	fp, r2, sl, lsl ip
    5cd4:	045b0100 	ldrbeq	r0, [fp], #-256
    5cd8:	00000041 	andeq	r0, r0, r1, asr #32
    5cdc:	00002432 	andeq	r2, r0, r2, lsr r4
    5ce0:	002b3e1a 	eoreq	r3, fp, sl, lsl lr
    5ce4:	045b0100 	ldrbeq	r0, [fp], #-256
    5ce8:	00000041 	andeq	r0, r0, r1, asr #32
    5cec:	00002445 	andeq	r2, r0, r5, asr #8
    5cf0:	0026841a 	eoreq	r8, r6, sl, lsl r4
    5cf4:	045c0100 	ldrbeq	r0, [ip], #-256
    5cf8:	00000041 	andeq	r0, r0, r1, asr #32
    5cfc:	00002458 	andeq	r2, r0, r8, asr r4
    5d00:	0023ae26 	eoreq	sl, r3, r6, lsr #28
    5d04:	045e0100 	ldrbeq	r0, [lr], #-256
    5d08:	00000041 	andeq	r0, r0, r1, asr #32
    5d0c:	d2285301 	eorle	r5, r8, #67108864	; 0x4000000
    5d10:	10000004 	andne	r0, r0, r4
    5d14:	26080059 	undefined
    5d18:	01080059 	qaddeq	r0, r9, r8
    5d1c:	051d0467 	ldreq	r0, [sp, #-1127]
    5d20:	1d000005 	stcne	0, cr0, [r0, #-20]
    5d24:	000004f9 	strdeq	r0, [r0], -r9
    5d28:	0004ed1d 	andeq	lr, r4, sp, lsl sp
    5d2c:	04e11d00 	strbteq	r1, [r1], #3328
    5d30:	10230000 	eorne	r0, r3, r0
    5d34:	26080059 	undefined
    5d38:	27080059 	smlsdcs	r8, r9, r0, r0
    5d3c:	00000511 	andeq	r0, r0, r1, lsl r5
    5d40:	00005201 	andeq	r5, r0, r1, lsl #4
    5d44:	3d012900 	stccc	9, cr2, [r1]
    5d48:	01000024 	tsteq	r0, r4, lsr #32
    5d4c:	3801048f 	stmdacc	r1, {r0, r1, r2, r3, r7, sl}
    5d50:	5a080059 	bpl	205ebc <__Stack_Size+0x205abc>
    5d54:	01080059 	qaddeq	r0, r9, r8
    5d58:	0012205d 	andseq	r2, r2, sp, asr r0
    5d5c:	23c82500 	biccs	r2, r8, #0	; 0x0
    5d60:	8d010000 	stchi	0, cr0, [r1]
    5d64:	00051e04 	andeq	r1, r5, r4, lsl #28
    5d68:	1a500100 	bne	1406170 <__Stack_Size+0x1405d70>
    5d6c:	000022bc 	strheq	r2, [r0], -ip
    5d70:	41048d01 	tstmi	r4, r1, lsl #26
    5d74:	6b000000 	blvs	5d7c <__Stack_Size+0x597c>
    5d78:	1a000024 	bne	5e10 <__Stack_Size+0x5a10>
    5d7c:	00002b3e 	andeq	r2, r0, lr, lsr fp
    5d80:	41048e01 	tstmi	r4, r1, lsl #28
    5d84:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    5d88:	1a000024 	bne	5e20 <__Stack_Size+0x5a20>
    5d8c:	00002684 	andeq	r2, r0, r4, lsl #13
    5d90:	41048e01 	tstmi	r4, r1, lsl #28
    5d94:	91000000 	tstls	r0, r0
    5d98:	28000024 	stmdacs	r0, {r2, r5}
    5d9c:	000004d2 	ldrdeq	r0, [r0], -r2
    5da0:	08005938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip, lr}
    5da4:	0800594e 	stmdaeq	r0, {r1, r2, r3, r6, r8, fp, ip, lr}
    5da8:	1d049701 	stcne	7, cr9, [r4, #-4]
    5dac:	00000505 	andeq	r0, r0, r5, lsl #10
    5db0:	0004f91d 	andeq	pc, r4, sp, lsl r9
    5db4:	04ed1d00 	strbteq	r1, [sp], #3328
    5db8:	e11d0000 	tst	sp, r0
    5dbc:	23000004 	movwcs	r0, #4	; 0x4
    5dc0:	08005938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip, lr}
    5dc4:	0800594e 	stmdaeq	r0, {r1, r2, r3, r6, r8, fp, ip, lr}
    5dc8:	00051127 	andeq	r1, r5, r7, lsr #2
    5dcc:	00520100 	subseq	r0, r2, r0, lsl #2
    5dd0:	d22a0000 	eorle	r0, sl, #0	; 0x0
    5dd4:	5c000004 	stcpl	0, cr0, [r0], {4}
    5dd8:	74080059 	strvc	r0, [r8], #-89
    5ddc:	01080059 	qaddeq	r0, r9, r8
    5de0:	00125b5d 	andseq	r5, r2, sp, asr fp
    5de4:	04e12b00 	strbteq	r2, [r1], #2816
    5de8:	50010000 	andpl	r0, r1, r0
    5dec:	0004ed2c 	andeq	lr, r4, ip, lsr #26
    5df0:	0024a400 	eoreq	sl, r4, r0, lsl #8
    5df4:	04f92c00 	ldrbteq	r2, [r9], #3072
    5df8:	24b70000 	ldrtcs	r0, [r7]
    5dfc:	052b0000 	streq	r0, [fp]!
    5e00:	01000005 	tsteq	r0, r5
    5e04:	05112753 	ldreq	r2, [r1, #-1875]
    5e08:	52010000 	andpl	r0, r1, #0	; 0x0
    5e0c:	fb012900 	blx	50216 <__Stack_Size+0x4fe16>
    5e10:	0100002b 	tsteq	r0, fp, lsr #32
    5e14:	740104d7 	strvc	r0, [r1], #-1239
    5e18:	7a080059 	bvc	205f84 <__Stack_Size+0x205b84>
    5e1c:	01080059 	qaddeq	r0, r9, r8
    5e20:	00129e5d 	andseq	r9, r2, sp, asr lr
    5e24:	23c82500 	biccs	r2, r8, #0	; 0x0
    5e28:	d6010000 	strle	r0, [r1], -r0
    5e2c:	00051e04 	andeq	r1, r5, r4, lsl #28
    5e30:	25500100 	ldrbcs	r0, [r0, #-256]
    5e34:	00002921 	andeq	r2, r0, r1, lsr #18
    5e38:	4104d601 	tstmi	r4, r1, lsl #12
    5e3c:	01000000 	tsteq	r0, r0
    5e40:	26562551 	undefined
    5e44:	d6010000 	strle	r0, [r1], -r0
    5e48:	00004104 	andeq	r4, r0, r4, lsl #2
    5e4c:	00520100 	subseq	r0, r2, r0, lsl #2
    5e50:	27b30129 	ldrcs	r0, [r3, r9, lsr #2]!
    5e54:	f3010000 	vhadd.u8	d0, d1, d0
    5e58:	597c0104 	ldmdbpl	ip!, {r2, r8}^
    5e5c:	598c0800 	stmibpl	ip, {fp}
    5e60:	5d010800 	stcpl	8, cr0, [r1]
    5e64:	000012e5 	andeq	r1, r0, r5, ror #5
    5e68:	0023c825 	eoreq	ip, r3, r5, lsr #16
    5e6c:	04f20100 	ldrbteq	r0, [r2], #256
    5e70:	0000051e 	andeq	r0, r0, lr, lsl r5
    5e74:	881a5001 	ldmdahi	sl, {r0, ip, lr}
    5e78:	01000027 	tsteq	r0, r7, lsr #32
    5e7c:	004104f2 	strdeq	r0, [r1], #-66
    5e80:	24ca0000 	strbcs	r0, [sl]
    5e84:	1e1b0000 	wxorne	wr0, wr11, wr0
    5e88:	01000024 	tsteq	r0, r4, lsr #32
    5e8c:	004104f4 	strdeq	r0, [r1], #-68
    5e90:	24dd0000 	ldrbcs	r0, [sp]
    5e94:	2a000000 	bcs	5e9c <__Stack_Size+0x5a9c>
    5e98:	00000524 	andeq	r0, r0, r4, lsr #10
    5e9c:	0800598c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip, lr}
    5ea0:	0800599c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, lr}
    5ea4:	13125d01 	tstne	r2, #64	; 0x40
    5ea8:	332b0000 	teqcc	fp, #0	; 0x0
    5eac:	01000005 	tsteq	r0, r5
    5eb0:	053f2c50 	ldreq	r2, [pc, #-3152]!	; 5268 <__Stack_Size+0x4e68>
    5eb4:	24fb0000 	ldrbtcs	r0, [fp]
    5eb8:	4b1f0000 	blmi	7c5ec0 <__Stack_Size+0x7c5ac0>
    5ebc:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    5ec0:	00000025 	andeq	r0, r0, r5, lsr #32
    5ec4:	27980119 	undefined
    5ec8:	47010000 	strmi	r0, [r1, -r0]
    5ecc:	599c0105 	ldmibpl	ip, {r0, r2, r8}
    5ed0:	59e20800 	stmibpl	r2!, {fp}^
    5ed4:	252c0800 	strcs	r0, [ip, #-2048]!
    5ed8:	13950000 	orrsne	r0, r5, #0	; 0x0
    5edc:	c8250000 	stmdagt	r5!, {}
    5ee0:	01000023 	tsteq	r0, r3, lsr #32
    5ee4:	051e0545 	ldreq	r0, [lr, #-1349]
    5ee8:	50010000 	andpl	r0, r1, r0
    5eec:	00262a1a 	eoreq	r2, r6, sl, lsl sl
    5ef0:	05450100 	strbeq	r0, [r5, #-256]
    5ef4:	00000041 	andeq	r0, r0, r1, asr #32
    5ef8:	0000254b 	andeq	r2, r0, fp, asr #10
    5efc:	00237e1a 	eoreq	r7, r3, sl, lsl lr
    5f00:	05460100 	strbeq	r0, [r6, #-256]
    5f04:	00000041 	andeq	r0, r0, r1, asr #32
    5f08:	0000255e 	andeq	r2, r0, lr, asr r5
    5f0c:	0023de25 	eoreq	sp, r3, r5, lsr #28
    5f10:	05460100 	strbeq	r0, [r6, #-256]
    5f14:	00000041 	andeq	r0, r0, r1, asr #32
    5f18:	ae1b5301 	cdpge	3, 1, cr5, cr11, cr1, {0}
    5f1c:	01000023 	tsteq	r0, r3, lsr #32
    5f20:	00410548 	subeq	r0, r1, r8, asr #10
    5f24:	25710000 	ldrbcs	r0, [r1]!
    5f28:	9f260000 	svcls	0x00260000
    5f2c:	01000028 	tsteq	r0, r8, lsr #32
    5f30:	00410549 	subeq	r0, r1, r9, asr #10
    5f34:	54010000 	strpl	r0, [r1]
    5f38:	00257726 	eoreq	r7, r5, r6, lsr #14
    5f3c:	054a0100 	strbeq	r0, [sl, #-256]
    5f40:	00000041 	andeq	r0, r0, r1, asr #32
    5f44:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5f48:	002aa001 	eoreq	sl, sl, r1
    5f4c:	05800100 	streq	r0, [r0, #256]
    5f50:	0059e401 	subseq	lr, r9, r1, lsl #8
    5f54:	0059f408 	subseq	pc, r9, r8, lsl #8
    5f58:	dc5d0108 	ldflee	f0, [sp], {8}
    5f5c:	25000013 	strcs	r0, [r0, #-19]
    5f60:	000023c8 	andeq	r2, r0, r8, asr #7
    5f64:	1e057f01 	cdpne	15, 0, cr7, cr5, cr1, {0}
    5f68:	01000005 	tsteq	r0, r5
    5f6c:	23cd1a50 	biccs	r1, sp, #327680	; 0x50000
    5f70:	7f010000 	svcvc	0x00010000
    5f74:	00004105 	andeq	r4, r0, r5, lsl #2
    5f78:	00258f00 	eoreq	r8, r5, r0, lsl #30
    5f7c:	289f1b00 	ldmcs	pc, {r8, r9, fp, ip}
    5f80:	81010000 	tsthi	r1, r0
    5f84:	00004105 	andeq	r4, r0, r5, lsl #2
    5f88:	0025a200 	eoreq	sl, r5, r0, lsl #4
    5f8c:	01290000 	teqeq	r9, r0
    5f90:	000022fa 	strdeq	r2, [r0], -sl
    5f94:	0105a201 	tsteq	r5, r1, lsl #4
    5f98:	080059f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip, lr}
    5f9c:	08005a08 	stmdaeq	r0, {r3, r9, fp, ip, lr}
    5fa0:	14215d01 	strtne	r5, [r1], #-3329
    5fa4:	c8250000 	stmdagt	r5!, {}
    5fa8:	01000023 	tsteq	r0, r3, lsr #32
    5fac:	051e05a1 	ldreq	r0, [lr, #-1441]
    5fb0:	50010000 	andpl	r0, r1, r0
    5fb4:	0023cd25 	eoreq	ip, r3, r5, lsr #26
    5fb8:	05a10100 	streq	r0, [r1, #256]!
    5fbc:	00000041 	andeq	r0, r0, r1, asr #32
    5fc0:	9f1b5101 	svcls	0x001b5101
    5fc4:	01000028 	tsteq	r0, r8, lsr #32
    5fc8:	004105a3 	subeq	r0, r1, r3, lsr #11
    5fcc:	25c00000 	strbcs	r0, [r0]
    5fd0:	29000000 	stmdbcs	r0, {}
    5fd4:	002b9601 	eoreq	r9, fp, r1, lsl #12
    5fd8:	05c40100 	strbeq	r0, [r4, #256]
    5fdc:	005a0801 	subseq	r0, sl, r1, lsl #16
    5fe0:	005a1808 	subseq	r1, sl, r8, lsl #16
    5fe4:	685d0108 	ldmdavs	sp, {r3, r8}^
    5fe8:	25000014 	strcs	r0, [r0, #-20]
    5fec:	000023c8 	andeq	r2, r0, r8, asr #7
    5ff0:	1e05c301 	cdpne	3, 0, cr12, cr5, cr1, {0}
    5ff4:	01000005 	tsteq	r0, r5
    5ff8:	23cd1a50 	biccs	r1, sp, #327680	; 0x50000
    5ffc:	c3010000 	movwgt	r0, #4096	; 0x1000
    6000:	00004105 	andeq	r4, r0, r5, lsl #2
    6004:	0025de00 	eoreq	sp, r5, r0, lsl #28
    6008:	28a81b00 	stmiacs	r8!, {r8, r9, fp, ip}
    600c:	c5010000 	strgt	r0, [r1]
    6010:	00004105 	andeq	r4, r0, r5, lsl #2
    6014:	0025f100 	eoreq	pc, r5, r0, lsl #2
    6018:	01290000 	teqeq	r9, r0
    601c:	000027f5 	strdeq	r2, [r0], -r5
    6020:	0105e601 	tsteq	r5, r1, lsl #12
    6024:	08005a18 	stmdaeq	r0, {r3, r4, r9, fp, ip, lr}
    6028:	08005a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip, lr}
    602c:	14ad5d01 	strtne	r5, [sp], #3329
    6030:	c8250000 	stmdagt	r5!, {}
    6034:	01000023 	tsteq	r0, r3, lsr #32
    6038:	051e05e5 	ldreq	r0, [lr, #-1509]
    603c:	50010000 	andpl	r0, r1, r0
    6040:	0023cd25 	eoreq	ip, r3, r5, lsr #26
    6044:	05e50100 	strbeq	r0, [r5, #256]!
    6048:	00000041 	andeq	r0, r0, r1, asr #32
    604c:	a81b5101 	ldmdage	fp, {r0, r8, ip, lr}
    6050:	01000028 	tsteq	r0, r8, lsr #32
    6054:	004105e7 	subeq	r0, r1, r7, ror #11
    6058:	260f0000 	strcs	r0, [pc], -r0
    605c:	29000000 	stmdbcs	r0, {}
    6060:	00252d01 	eoreq	r2, r5, r1, lsl #26
    6064:	06030100 	streq	r0, [r3], -r0, lsl #2
    6068:	005a2c01 	subseq	r2, sl, r1, lsl #24
    606c:	005a4608 	subseq	r4, sl, r8, lsl #12
    6070:	e25d0108 	subs	r0, sp, #2	; 0x2
    6074:	25000014 	strcs	r0, [r0, #-20]
    6078:	000023c8 	andeq	r2, r0, r8, asr #7
    607c:	1e060201 	cdpne	2, 0, cr0, cr6, cr1, {0}
    6080:	01000005 	tsteq	r0, r5
    6084:	0e552550 	mrceq	5, 2, r2, cr5, cr0, {2}
    6088:	02010000 	andeq	r0, r1, #0	; 0x0
    608c:	0000a906 	andeq	sl, r0, r6, lsl #18
    6090:	00510100 	subseq	r0, r1, r0, lsl #2
    6094:	28bd0129 	popcs	{r0, r3, r5, r8}
    6098:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    609c:	5a480106 	bpl	12064bc <__Stack_Size+0x12060bc>
    60a0:	5a620800 	bpl	18880a8 <__Stack_Size+0x1887ca8>
    60a4:	5d010800 	stcpl	8, cr0, [r1]
    60a8:	00001517 	andeq	r1, r0, r7, lsl r5
    60ac:	0023c825 	eoreq	ip, r3, r5, lsr #16
    60b0:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    60b4:	0000051e 	andeq	r0, r0, lr, lsl r5
    60b8:	55255001 	strpl	r5, [r5, #-1]!
    60bc:	0100000e 	tsteq	r0, lr
    60c0:	00a9061d 	adceq	r0, r9, sp, lsl r6
    60c4:	51010000 	tstpl	r1, r0
    60c8:	42012900 	andmi	r2, r1, #0	; 0x0
    60cc:	01000023 	tsteq	r0, r3, lsr #32
    60d0:	6401063a 	strvs	r0, [r1], #-1594
    60d4:	7e08005a 	mcrvc	0, 0, r0, cr8, cr10, {2}
    60d8:	0108005a 	qaddeq	r0, sl, r8
    60dc:	00154c5d 	andseq	r4, r5, sp, asr ip
    60e0:	23c82500 	biccs	r2, r8, #0	; 0x0
    60e4:	39010000 	stmdbcc	r1, {}
    60e8:	00051e06 	andeq	r1, r5, r6, lsl #28
    60ec:	25500100 	ldrbcs	r0, [r0, #-256]
    60f0:	00000e55 	andeq	r0, r0, r5, asr lr
    60f4:	a9063901 	stmdbge	r6, {r0, r8, fp, ip, sp}
    60f8:	01000000 	tsteq	r0, r0
    60fc:	01290051 	qsubeq	r0, r1, r9
    6100:	000028cb 	andeq	r2, r0, fp, asr #17
    6104:	01065601 	tsteq	r6, r1, lsl #12
    6108:	08005a80 	stmdaeq	r0, {r7, r9, fp, ip, lr}
    610c:	08005a9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, fp, ip, lr}
    6110:	15815d01 	strne	r5, [r1, #3329]
    6114:	c8250000 	stmdagt	r5!, {}
    6118:	01000023 	tsteq	r0, r3, lsr #32
    611c:	051e0655 	ldreq	r0, [lr, #-1621]
    6120:	50010000 	andpl	r0, r1, r0
    6124:	000e5525 	andeq	r5, lr, r5, lsr #10
    6128:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    612c:	000000a9 	andeq	r0, r0, r9, lsr #1
    6130:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6134:	00236901 	eoreq	r6, r3, r1, lsl #18
    6138:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
    613c:	005a9c01 	subseq	r9, sl, r1, lsl #24
    6140:	005aac08 	subseq	sl, sl, r8, lsl #24
    6144:	c85d0108 	ldmdagt	sp, {r3, r8}^
    6148:	25000015 	strcs	r0, [r0, #-21]
    614c:	000023c8 	andeq	r2, r0, r8, asr #7
    6150:	1e067401 	cdpne	4, 0, cr7, cr6, cr1, {0}
    6154:	01000005 	tsteq	r0, r5
    6158:	22131a50 	andscs	r1, r3, #327680	; 0x50000
    615c:	74010000 	strvc	r0, [r1]
    6160:	00004106 	andeq	r4, r0, r6, lsl #2
    6164:	00262d00 	eoreq	r2, r6, r0, lsl #26
    6168:	289f1b00 	ldmcs	pc, {r8, r9, fp, ip}
    616c:	76010000 	strvc	r0, [r1], -r0
    6170:	00004106 	andeq	r4, r0, r6, lsl #2
    6174:	00264000 	eoreq	r4, r6, r0
    6178:	01290000 	teqeq	r9, r0
    617c:	000022e5 	andeq	r2, r0, r5, ror #5
    6180:	01069601 	tsteq	r6, r1, lsl #12
    6184:	08005aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, lr}
    6188:	08005ac0 	stmdaeq	r0, {r6, r7, r9, fp, ip, lr}
    618c:	160d5d01 	strne	r5, [sp], -r1, lsl #26
    6190:	c8250000 	stmdagt	r5!, {}
    6194:	01000023 	tsteq	r0, r3, lsr #32
    6198:	051e0695 	ldreq	r0, [lr, #-1685]
    619c:	50010000 	andpl	r0, r1, r0
    61a0:	00221325 	eoreq	r1, r2, r5, lsr #6
    61a4:	06950100 	ldreq	r0, [r5], r0, lsl #2
    61a8:	00000041 	andeq	r0, r0, r1, asr #32
    61ac:	9f1b5101 	svcls	0x001b5101
    61b0:	01000028 	tsteq	r0, r8, lsr #32
    61b4:	00410697 	umaaleq	r0, r1, r7, r6
    61b8:	265e0000 	ldrbcs	r0, [lr], -r0
    61bc:	29000000 	stmdbcs	r0, {}
    61c0:	00224201 	eoreq	r4, r2, r1, lsl #4
    61c4:	06b70100 	ldrteq	r0, [r7], r0, lsl #2
    61c8:	005ac001 	subseq	ip, sl, r1
    61cc:	005ad008 	subseq	sp, sl, r8
    61d0:	545d0108 	ldrbpl	r0, [sp], #-264
    61d4:	25000016 	strcs	r0, [r0, #-22]
    61d8:	000023c8 	andeq	r2, r0, r8, asr #7
    61dc:	1e06b601 	cfmadd32ne	mvax0, mvfx11, mvfx6, mvfx1
    61e0:	01000005 	tsteq	r0, r5
    61e4:	22131a50 	andscs	r1, r3, #327680	; 0x50000
    61e8:	b6010000 	strlt	r0, [r1], -r0
    61ec:	00004106 	andeq	r4, r0, r6, lsl #2
    61f0:	00267c00 	eoreq	r7, r6, r0, lsl #24
    61f4:	28a81b00 	stmiacs	r8!, {r8, r9, fp, ip}
    61f8:	b8010000 	stmdalt	r1, {}
    61fc:	00004106 	andeq	r4, r0, r6, lsl #2
    6200:	00268f00 	eoreq	r8, r6, r0, lsl #30
    6204:	01290000 	teqeq	r9, r0
    6208:	000021a9 	andeq	r2, r0, r9, lsr #3
    620c:	0106d801 	tsteq	r6, r1, lsl #16
    6210:	08005ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip, lr}
    6214:	08005ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, ip, lr}
    6218:	16995d01 	ldrne	r5, [r9], r1, lsl #26
    621c:	c8250000 	stmdagt	r5!, {}
    6220:	01000023 	tsteq	r0, r3, lsr #32
    6224:	051e06d7 	ldreq	r0, [lr, #-1751]
    6228:	50010000 	andpl	r0, r1, r0
    622c:	00221325 	eoreq	r1, r2, r5, lsr #6
    6230:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    6234:	00000041 	andeq	r0, r0, r1, asr #32
    6238:	a81b5101 	ldmdage	fp, {r0, r8, ip, lr}
    623c:	01000028 	tsteq	r0, r8, lsr #32
    6240:	004106d9 	ldrdeq	r0, [r1], #-105
    6244:	26ad0000 	strtcs	r0, [sp], r0
    6248:	29000000 	stmdbcs	r0, {}
    624c:	00283d01 	eoreq	r3, r8, r1, lsl #26
    6250:	06f80100 	ldrbteq	r0, [r8], r0, lsl #2
    6254:	005ae401 	subseq	lr, sl, r1, lsl #8
    6258:	005af408 	subseq	pc, sl, r8, lsl #8
    625c:	e05d0108 	subs	r0, sp, r8, lsl #2
    6260:	25000016 	strcs	r0, [r0, #-22]
    6264:	000023c8 	andeq	r2, r0, r8, asr #7
    6268:	1e06f701 	cdpne	7, 0, cr15, cr6, cr1, {0}
    626c:	01000005 	tsteq	r0, r5
    6270:	22741a50 	rsbscs	r1, r4, #327680	; 0x50000
    6274:	f7010000 	undefined instruction 0xf7010000
    6278:	00004106 	andeq	r4, r0, r6, lsl #2
    627c:	0026cb00 	eoreq	ip, r6, r0, lsl #22
    6280:	289f1b00 	ldmcs	pc, {r8, r9, fp, ip}
    6284:	f9010000 	undefined instruction 0xf9010000
    6288:	00004106 	andeq	r4, r0, r6, lsl #2
    628c:	0026de00 	eoreq	sp, r6, r0, lsl #28
    6290:	01290000 	teqeq	r9, r0
    6294:	00002594 	muleq	r0, r4, r5
    6298:	01071901 	tsteq	r7, r1, lsl #18
    629c:	08005af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, ip, lr}
    62a0:	08005b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, lr}
    62a4:	17255d01 	strne	r5, [r5, -r1, lsl #26]!
    62a8:	c8250000 	stmdagt	r5!, {}
    62ac:	01000023 	tsteq	r0, r3, lsr #32
    62b0:	051e0718 	ldreq	r0, [lr, #-1816]
    62b4:	50010000 	andpl	r0, r1, r0
    62b8:	00227425 	eoreq	r7, r2, r5, lsr #8
    62bc:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    62c0:	00000041 	andeq	r0, r0, r1, asr #32
    62c4:	9f1b5101 	svcls	0x001b5101
    62c8:	01000028 	tsteq	r0, r8, lsr #32
    62cc:	0041071a 	subeq	r0, r1, sl, lsl r7
    62d0:	26fc0000 	ldrbtcs	r0, [ip], r0
    62d4:	29000000 	stmdbcs	r0, {}
    62d8:	0023b601 	eoreq	fp, r3, r1, lsl #12
    62dc:	073a0100 	ldreq	r0, [sl, -r0, lsl #2]!
    62e0:	005b0801 	subseq	r0, fp, r1, lsl #16
    62e4:	005b1808 	subseq	r1, fp, r8, lsl #16
    62e8:	6c5d0108 	ldfvse	f0, [sp], {8}
    62ec:	25000017 	strcs	r0, [r0, #-23]
    62f0:	000023c8 	andeq	r2, r0, r8, asr #7
    62f4:	1e073901 	cdpne	9, 0, cr3, cr7, cr1, {0}
    62f8:	01000005 	tsteq	r0, r5
    62fc:	22741a50 	rsbscs	r1, r4, #327680	; 0x50000
    6300:	39010000 	stmdbcc	r1, {}
    6304:	00004107 	andeq	r4, r0, r7, lsl #2
    6308:	00271a00 	eoreq	r1, r7, r0, lsl #20
    630c:	28a81b00 	stmiacs	r8!, {r8, r9, fp, ip}
    6310:	3b010000 	blcc	46318 <__Stack_Size+0x45f18>
    6314:	00004107 	andeq	r4, r0, r7, lsl #2
    6318:	00272d00 	eoreq	r2, r7, r0, lsl #26
    631c:	01290000 	teqeq	r9, r0
    6320:	00002170 	andeq	r2, r0, r0, ror r1
    6324:	01075b01 	tsteq	r7, r1, lsl #22
    6328:	08005b18 	stmdaeq	r0, {r3, r4, r8, r9, fp, ip, lr}
    632c:	08005b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip, lr}
    6330:	17b15d01 	ldrne	r5, [r1, r1, lsl #26]!
    6334:	c8250000 	stmdagt	r5!, {}
    6338:	01000023 	tsteq	r0, r3, lsr #32
    633c:	051e075a 	ldreq	r0, [lr, #-1882]
    6340:	50010000 	andpl	r0, r1, r0
    6344:	00227425 	eoreq	r7, r2, r5, lsr #8
    6348:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    634c:	00000041 	andeq	r0, r0, r1, asr #32
    6350:	a81b5101 	ldmdage	fp, {r0, r8, ip, lr}
    6354:	01000028 	tsteq	r0, r8, lsr #32
    6358:	0041075c 	subeq	r0, r1, ip, asr r7
    635c:	274b0000 	strbcs	r0, [fp, -r0]
    6360:	29000000 	stmdbcs	r0, {}
    6364:	002b1801 	eoreq	r1, fp, r1, lsl #16
    6368:	077c0100 	ldrbeq	r0, [ip, -r0, lsl #2]!
    636c:	005b2c01 	subseq	r2, fp, r1, lsl #24
    6370:	005b3c08 	subseq	r3, fp, r8, lsl #24
    6374:	f85d0108 	undefined instruction 0xf85d0108
    6378:	25000017 	strcs	r0, [r0, #-23]
    637c:	000023c8 	andeq	r2, r0, r8, asr #7
    6380:	1e077b01 	fmacdne	d7, d7, d1
    6384:	01000005 	tsteq	r0, r5
    6388:	264a1a50 	undefined
    638c:	7b010000 	blvc	46394 <__Stack_Size+0x45f94>
    6390:	00004107 	andeq	r4, r0, r7, lsl #2
    6394:	00276900 	eoreq	r6, r7, r0, lsl #18
    6398:	289f1b00 	ldmcs	pc, {r8, r9, fp, ip}
    639c:	7d010000 	stcvc	0, cr0, [r1]
    63a0:	00004107 	andeq	r4, r0, r7, lsl #2
    63a4:	00277c00 	eoreq	r7, r7, r0, lsl #24
    63a8:	01290000 	teqeq	r9, r0
    63ac:	000029fb 	strdeq	r2, [r0], -fp
    63b0:	01079c01 	tsteq	r7, r1, lsl #24
    63b4:	08005b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, ip, lr}
    63b8:	08005b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip, lr}
    63bc:	183d5d01 	ldmdane	sp!, {r0, r8, sl, fp, ip, lr}
    63c0:	c8250000 	stmdagt	r5!, {}
    63c4:	01000023 	tsteq	r0, r3, lsr #32
    63c8:	051e079b 	ldreq	r0, [lr, #-1947]
    63cc:	50010000 	andpl	r0, r1, r0
    63d0:	00264a25 	eoreq	r4, r6, r5, lsr #20
    63d4:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    63d8:	00000041 	andeq	r0, r0, r1, asr #32
    63dc:	9f1b5101 	svcls	0x001b5101
    63e0:	01000028 	tsteq	r0, r8, lsr #32
    63e4:	0041079d 	umaaleq	r0, r1, sp, r7
    63e8:	279a0000 	ldrcs	r0, [sl, r0]
    63ec:	29000000 	stmdbcs	r0, {}
    63f0:	0027d901 	eoreq	sp, r7, r1, lsl #18
    63f4:	07bc0100 	ldreq	r0, [ip, r0, lsl #2]!
    63f8:	005b4c01 	subseq	r4, fp, r1, lsl #24
    63fc:	005b5c08 	subseq	r5, fp, r8, lsl #24
    6400:	845d0108 	ldrbhi	r0, [sp], #-264
    6404:	25000018 	strcs	r0, [r0, #-24]
    6408:	000023c8 	andeq	r2, r0, r8, asr #7
    640c:	1e07bb01 	fmacdne	d11, d7, d1
    6410:	01000005 	tsteq	r0, r5
    6414:	264a1a50 	undefined
    6418:	bb010000 	bllt	46420 <__Stack_Size+0x46020>
    641c:	00004107 	andeq	r4, r0, r7, lsl #2
    6420:	0027b800 	eoreq	fp, r7, r0, lsl #16
    6424:	28a81b00 	stmiacs	r8!, {r8, r9, fp, ip}
    6428:	bd010000 	stclt	0, cr0, [r1]
    642c:	00004107 	andeq	r4, r0, r7, lsl #2
    6430:	0027cb00 	eoreq	ip, r7, r0, lsl #22
    6434:	01290000 	teqeq	r9, r0
    6438:	000024dd 	ldrdeq	r2, [r0], -sp
    643c:	0107dc01 	tsteq	r7, r1, lsl #24
    6440:	08005b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip, lr}
    6444:	08005b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, lr}
    6448:	18c95d01 	stmiane	r9, {r0, r8, sl, fp, ip, lr}^
    644c:	c8250000 	stmdagt	r5!, {}
    6450:	01000023 	tsteq	r0, r3, lsr #32
    6454:	051e07db 	ldreq	r0, [lr, #-2011]
    6458:	50010000 	andpl	r0, r1, r0
    645c:	00264a25 	eoreq	r4, r6, r5, lsr #20
    6460:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    6464:	00000041 	andeq	r0, r0, r1, asr #32
    6468:	a81b5101 	ldmdage	fp, {r0, r8, ip, lr}
    646c:	01000028 	tsteq	r0, r8, lsr #32
    6470:	004107dd 	ldrdeq	r0, [r1], #-125
    6474:	27e90000 	strbcs	r0, [r9, r0]!
    6478:	29000000 	stmdbcs	r0, {}
    647c:	00218201 	eoreq	r8, r1, r1, lsl #4
    6480:	07fc0100 	ldrbeq	r0, [ip, r0, lsl #2]!
    6484:	005b6c01 	subseq	r6, fp, r1, lsl #24
    6488:	005b7c08 	subseq	r7, fp, r8, lsl #24
    648c:	105d0108 	subsne	r0, sp, r8, lsl #2
    6490:	25000019 	strcs	r0, [r0, #-25]
    6494:	000023c8 	andeq	r2, r0, r8, asr #7
    6498:	1e07fb01 	fmacdne	d15, d7, d1
    649c:	01000005 	tsteq	r0, r5
    64a0:	22331a50 	eorscs	r1, r3, #327680	; 0x50000
    64a4:	fb010000 	blx	464ae <__Stack_Size+0x460ae>
    64a8:	00004107 	andeq	r4, r0, r7, lsl #2
    64ac:	00280700 	eoreq	r0, r8, r0, lsl #14
    64b0:	25771b00 	ldrbcs	r1, [r7, #-2816]!
    64b4:	fd010000 	stc2	0, cr0, [r1]
    64b8:	00004107 	andeq	r4, r0, r7, lsl #2
    64bc:	00281a00 	eoreq	r1, r8, r0, lsl #20
    64c0:	01290000 	teqeq	r9, r0
    64c4:	0000286e 	andeq	r2, r0, lr, ror #16
    64c8:	01081901 	tsteq	r8, r1, lsl #18
    64cc:	08005b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip, lr}
    64d0:	08005b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip, lr}
    64d4:	19575d01 	ldmdbne	r7, {r0, r8, sl, fp, ip, lr}^
    64d8:	c8250000 	stmdagt	r5!, {}
    64dc:	01000023 	tsteq	r0, r3, lsr #32
    64e0:	051e0818 	ldreq	r0, [lr, #-2072]
    64e4:	50010000 	andpl	r0, r1, r0
    64e8:	0027091a 	eoreq	r0, r7, sl, lsl r9
    64ec:	08180100 	ldmdaeq	r8, {r8}
    64f0:	00000041 	andeq	r0, r0, r1, asr #32
    64f4:	00002838 	andeq	r2, r0, r8, lsr r8
    64f8:	0025771b 	eoreq	r7, r5, fp, lsl r7
    64fc:	081a0100 	ldmdaeq	sl, {r8}
    6500:	00000041 	andeq	r0, r0, r1, asr #32
    6504:	0000284b 	andeq	r2, r0, fp, asr #16
    6508:	0f012900 	svceq	0x00012900
    650c:	0100002c 	tsteq	r0, ip, lsr #32
    6510:	8c010837 	stchi	8, cr0, [r1], {55}
    6514:	a008005b 	andge	r0, r8, fp, asr r0
    6518:	0108005b 	qaddeq	r0, fp, r8
    651c:	00199c5d 	andseq	r9, r9, sp, asr ip
    6520:	23c82500 	biccs	r2, r8, #0	; 0x0
    6524:	36010000 	strcc	r0, [r1], -r0
    6528:	00051e08 	andeq	r1, r5, r8, lsl #28
    652c:	25500100 	ldrbcs	r0, [r0, #-256]
    6530:	00002233 	andeq	r2, r0, r3, lsr r2
    6534:	41083601 	tstmi	r8, r1, lsl #12
    6538:	01000000 	tsteq	r0, r0
    653c:	25771b51 	ldrbcs	r1, [r7, #-2897]!
    6540:	38010000 	stmdacc	r1, {}
    6544:	00004108 	andeq	r4, r0, r8, lsl #2
    6548:	00286900 	eoreq	r6, r8, r0, lsl #18
    654c:	01290000 	teqeq	r9, r0
    6550:	00002ad8 	ldrdeq	r2, [r0], -r8
    6554:	01085401 	tsteq	r8, r1, lsl #8
    6558:	08005ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip, lr}
    655c:	08005bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, lr}
    6560:	19e15d01 	stmibne	r1!, {r0, r8, sl, fp, ip, lr}^
    6564:	c8250000 	stmdagt	r5!, {}
    6568:	01000023 	tsteq	r0, r3, lsr #32
    656c:	051e0853 	ldreq	r0, [lr, #-2131]
    6570:	50010000 	andpl	r0, r1, r0
    6574:	00270925 	eoreq	r0, r7, r5, lsr #18
    6578:	08530100 	ldmdaeq	r3, {r8}^
    657c:	00000041 	andeq	r0, r0, r1, asr #32
    6580:	771b5101 	ldrvc	r5, [fp, -r1, lsl #2]
    6584:	01000025 	tsteq	r0, r5, lsr #32
    6588:	00410855 	subeq	r0, r1, r5, asr r8
    658c:	28870000 	stmcs	r7, {}
    6590:	29000000 	stmdbcs	r0, {}
    6594:	002b2801 	eoreq	r2, fp, r1, lsl #16
    6598:	08720100 	ldmdaeq	r2!, {r8}^
    659c:	005bb401 	subseq	fp, fp, r1, lsl #8
    65a0:	005bc808 	subseq	ip, fp, r8, lsl #16
    65a4:	265d0108 	ldrbcs	r0, [sp], -r8, lsl #2
    65a8:	2500001a 	strcs	r0, [r0, #-26]
    65ac:	000023c8 	andeq	r2, r0, r8, asr #7
    65b0:	1e087101 	adfnee	f7, f0, f1
    65b4:	01000005 	tsteq	r0, r5
    65b8:	22332550 	eorscs	r2, r3, #335544320	; 0x14000000
    65bc:	71010000 	tstvc	r1, r0
    65c0:	00004108 	andeq	r4, r0, r8, lsl #2
    65c4:	1b510100 	blne	14469cc <__Stack_Size+0x14465cc>
    65c8:	00002577 	andeq	r2, r0, r7, ror r5
    65cc:	41087301 	tstmi	r8, r1, lsl #6
    65d0:	a5000000 	strge	r0, [r0]
    65d4:	00000028 	andeq	r0, r0, r8, lsr #32
    65d8:	21fc0129 	mvnscs	r0, r9, lsr #2
    65dc:	8f010000 	svchi	0x00010000
    65e0:	5bc80108 	blpl	ff206a08 <SCS_BASE+0x1f1f8a08>
    65e4:	5bdc0800 	blpl	ff7085ec <SCS_BASE+0x1f6fa5ec>
    65e8:	5d010800 	stcpl	8, cr0, [r1]
    65ec:	00001a6b 	andeq	r1, r0, fp, ror #20
    65f0:	0023c825 	eoreq	ip, r3, r5, lsr #16
    65f4:	088e0100 	stmeq	lr, {r8}
    65f8:	0000051e 	andeq	r0, r0, lr, lsl r5
    65fc:	09255001 	stmdbeq	r5!, {r0, ip, lr}
    6600:	01000027 	tsteq	r0, r7, lsr #32
    6604:	0041088e 	subeq	r0, r1, lr, lsl #17
    6608:	51010000 	tstpl	r1, r0
    660c:	0025771b 	eoreq	r7, r5, fp, lsl r7
    6610:	08900100 	ldmeq	r0, {r8}
    6614:	00000041 	andeq	r0, r0, r1, asr #32
    6618:	000028c3 	andeq	r2, r0, r3, asr #17
    661c:	ef012900 	svc	0x00012900
    6620:	0100002a 	tsteq	r0, sl, lsr #32
    6624:	dc0108ad 	stcle	8, cr0, [r1], {173}
    6628:	f008005b 	undefined instruction 0xf008005b
    662c:	0108005b 	qaddeq	r0, fp, r8
    6630:	001ab05d 	andseq	fp, sl, sp, asr r0
    6634:	23c82500 	biccs	r2, r8, #0	; 0x0
    6638:	ac010000 	stcge	0, cr0, [r1], {0}
    663c:	00051e08 	andeq	r1, r5, r8, lsl #28
    6640:	25500100 	ldrbcs	r0, [r0, #-256]
    6644:	00002233 	andeq	r2, r0, r3, lsr r2
    6648:	4108ac01 	tstmi	r8, r1, lsl #24
    664c:	01000000 	tsteq	r0, r0
    6650:	25771b51 	ldrbcs	r1, [r7, #-2897]!
    6654:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    6658:	00004108 	andeq	r4, r0, r8, lsl #2
    665c:	0028e100 	eoreq	lr, r8, r0, lsl #2
    6660:	01290000 	teqeq	r9, r0
    6664:	00002668 	andeq	r2, r0, r8, ror #12
    6668:	0108cf01 	tsteq	r8, r1, lsl #30
    666c:	08005bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp, ip, lr}
    6670:	08005c10 	stmdaeq	r0, {r4, sl, fp, ip, lr}
    6674:	1af55d01 	bne	ffd5da80 <SCS_BASE+0x1fd4fa80>
    6678:	c8250000 	stmdagt	r5!, {}
    667c:	01000023 	tsteq	r0, r3, lsr #32
    6680:	051e08ce 	ldreq	r0, [lr, #-2254]
    6684:	50010000 	andpl	r0, r1, r0
    6688:	0028b125 	eoreq	fp, r8, r5, lsr #2
    668c:	08ce0100 	stmiaeq	lr, {r8}^
    6690:	00000041 	andeq	r0, r0, r1, asr #32
    6694:	2b1a5101 	blcs	69aaa0 <__Stack_Size+0x69a6a0>
    6698:	01000029 	tsteq	r0, r9, lsr #32
    669c:	004108ce 	subeq	r0, r1, lr, asr #17
    66a0:	28ff0000 	ldmcs	pc!, {}^
    66a4:	29000000 	stmdbcs	r0, {}
    66a8:	0022d001 	eoreq	sp, r2, r1
    66ac:	08eb0100 	stmiaeq	fp!, {r8}^
    66b0:	005c1001 	subseq	r1, ip, r1
    66b4:	005c3008 	subseq	r3, ip, r8
    66b8:	3a5d0108 	bcc	1746ae0 <__Stack_Size+0x17466e0>
    66bc:	2500001b 	strcs	r0, [r0, #-27]
    66c0:	000023c8 	andeq	r2, r0, r8, asr #7
    66c4:	1e08ea01 	fmacsne	s28, s16, s2
    66c8:	01000005 	tsteq	r0, r5
    66cc:	28b12550 	ldmcs	r1!, {r4, r6, r8, sl, sp}
    66d0:	ea010000 	b	466d8 <__Stack_Size+0x462d8>
    66d4:	00004108 	andeq	r4, r0, r8, lsl #2
    66d8:	1a510100 	bne	1446ae0 <__Stack_Size+0x14466e0>
    66dc:	000026f6 	strdeq	r2, [r0], -r6
    66e0:	4108ea01 	tstmi	r8, r1, lsl #20
    66e4:	12000000 	andne	r0, r0, #0	; 0x0
    66e8:	00000029 	andeq	r0, r0, r9, lsr #32
    66ec:	25e70119 	strbcs	r0, [r7, #281]!
    66f0:	13010000 	movwne	r0, #4096	; 0x1000
    66f4:	5c300109 	ldfpls	f0, [r0], #-36
    66f8:	5c980800 	ldcpl	8, cr0, [r8], {0}
    66fc:	29250800 	stmdbcs	r5!, {fp}
    6700:	1b850000 	blne	fe146708 <SCS_BASE+0x1e138708>
    6704:	c81a0000 	ldmdagt	sl, {}
    6708:	01000023 	tsteq	r0, r3, lsr #32
    670c:	051e0912 	ldreq	r0, [lr, #-2322]
    6710:	29440000 	stmdbcs	r4, {}^
    6714:	b11a0000 	tstlt	sl, r0
    6718:	01000028 	tsteq	r0, r8, lsr #32
    671c:	00410912 	subeq	r0, r1, r2, lsl r9
    6720:	29630000 	stmdbcs	r3!, {}^
    6724:	8f1a0000 	svchi	0x001a0000
    6728:	01000029 	tsteq	r0, r9, lsr #32
    672c:	00410912 	subeq	r0, r1, r2, lsl r9
    6730:	29810000 	stmibcs	r1, {}
    6734:	29000000 	stmdbcs	r0, {}
    6738:	00274301 	eoreq	r4, r7, r1, lsl #6
    673c:	09390100 	ldmdbeq	r9!, {r8}
    6740:	005c9801 	subseq	r9, ip, r1, lsl #16
    6744:	005cb208 	subseq	fp, ip, r8, lsl #4
    6748:	ba5d0108 	blt	1746b70 <__Stack_Size+0x1746770>
    674c:	2500001b 	strcs	r0, [r0, #-27]
    6750:	000023c8 	andeq	r2, r0, r8, asr #7
    6754:	1e093801 	cdpne	8, 0, cr3, cr9, cr1, {0}
    6758:	01000005 	tsteq	r0, r5
    675c:	0e552550 	mrceq	5, 2, r2, cr5, cr0, {2}
    6760:	38010000 	stmdacc	r1, {}
    6764:	0000a909 	andeq	sl, r0, r9, lsl #18
    6768:	00510100 	subseq	r0, r1, r0, lsl #2
    676c:	231f0129 	tstcs	pc, #1073741834	; 0x4000000a
    6770:	56010000 	strpl	r0, [r1], -r0
    6774:	5cb40109 	ldfpls	f0, [r4], #36
    6778:	5cce0800 	stclpl	8, cr0, [lr], {0}
    677c:	5d010800 	stcpl	8, cr0, [r1]
    6780:	00001bef 	andeq	r1, r0, pc, ror #23
    6784:	0023c825 	eoreq	ip, r3, r5, lsr #16
    6788:	09550100 	ldmdbeq	r5, {r8}^
    678c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6790:	5b255001 	blpl	95a79c <__Stack_Size+0x95a39c>
    6794:	01000027 	tsteq	r0, r7, lsr #32
    6798:	00410955 	subeq	r0, r1, r5, asr r9
    679c:	51010000 	tstpl	r1, r0
    67a0:	a5012900 	strge	r2, [r1, #-2304]
    67a4:	01000026 	tsteq	r0, r6, lsr #32
    67a8:	d0010971 	andle	r0, r1, r1, ror r9
    67ac:	ea08005c 	b	206924 <__Stack_Size+0x206524>
    67b0:	0108005c 	qaddeq	r0, ip, r8
    67b4:	001c245d 	andseq	r2, ip, sp, asr r4
    67b8:	23c82500 	biccs	r2, r8, #0	; 0x0
    67bc:	70010000 	andvc	r0, r1, r0
    67c0:	00051e09 	andeq	r1, r5, r9, lsl #28
    67c4:	25500100 	ldrbcs	r0, [r0, #-256]
    67c8:	00000e55 	andeq	r0, r0, r5, asr lr
    67cc:	a9097001 	stmdbge	r9, {r0, ip, sp, lr}
    67d0:	01000000 	tsteq	r0, r0
    67d4:	01290051 	qsubeq	r0, r1, r9
    67d8:	00002978 	andeq	r2, r0, r8, ror r9
    67dc:	01098e01 	tsteq	r9, r1, lsl #28
    67e0:	08005cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip, lr}
    67e4:	08005d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, lr}
    67e8:	1c5b5d01 	mrrcne	13, 0, r5, fp, cr1
    67ec:	c8250000 	stmdagt	r5!, {}
    67f0:	01000023 	tsteq	r0, r3, lsr #32
    67f4:	051e098d 	ldreq	r0, [lr, #-2445]
    67f8:	50010000 	andpl	r0, r1, r0
    67fc:	0023521a 	eoreq	r5, r3, sl, lsl r2
    6800:	098d0100 	stmibeq	sp, {r8}
    6804:	00000041 	andeq	r0, r0, r1, asr #32
    6808:	0000299f 	muleq	r0, pc, r9
    680c:	b8012900 	stmdalt	r1, {r8, fp, sp}
    6810:	01000025 	tsteq	r0, r5, lsr #32
    6814:	040109af 	streq	r0, [r1], #-2479
    6818:	1a08005d 	bne	206994 <__Stack_Size+0x206594>
    681c:	0108005d 	qaddeq	r0, sp, r8
    6820:	001c925d 	andseq	r9, ip, sp, asr r2
    6824:	23c82500 	biccs	r2, r8, #0	; 0x0
    6828:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    682c:	00051e09 	andeq	r1, r5, r9, lsl #28
    6830:	1a500100 	bne	1406c38 <__Stack_Size+0x1406838>
    6834:	0000299a 	muleq	r0, sl, r9
    6838:	4109ae01 	tstmi	r9, r1, lsl #28
    683c:	b2000000 	andlt	r0, r0, #0	; 0x0
    6840:	00000029 	andeq	r0, r0, r9, lsr #32
    6844:	28290129 	stmdacs	r9!, {r0, r3, r5, r8}
    6848:	cb010000 	blgt	46850 <__Stack_Size+0x46450>
    684c:	5d1c0109 	ldfpls	f0, [ip, #-36]
    6850:	5d320800 	ldcpl	8, cr0, [r2]
    6854:	5d010800 	stcpl	8, cr0, [r1]
    6858:	00001cc9 	andeq	r1, r0, r9, asr #25
    685c:	0023c825 	eoreq	ip, r3, r5, lsr #16
    6860:	09ca0100 	stmibeq	sl, {r8}^
    6864:	0000051e 	andeq	r0, r0, lr, lsl r5
    6868:	021a5001 	andseq	r5, sl, #1	; 0x1
    686c:	01000024 	tsteq	r0, r4, lsr #32
    6870:	004109ca 	subeq	r0, r1, sl, asr #19
    6874:	29c50000 	stmibcs	r5, {}^
    6878:	29000000 	stmdbcs	r0, {}
    687c:	002bca01 	eoreq	ip, fp, r1, lsl #20
    6880:	09e50100 	stmibeq	r5!, {r8}^
    6884:	005d3401 	subseq	r3, sp, r1, lsl #8
    6888:	005d4a08 	subseq	r4, sp, r8, lsl #20
    688c:	005d0108 	subseq	r0, sp, r8, lsl #2
    6890:	2500001d 	strcs	r0, [r0, #-29]
    6894:	000023c8 	andeq	r2, r0, r8, asr #7
    6898:	1e09e401 	cdpne	4, 0, cr14, cr9, cr1, {0}
    689c:	01000005 	tsteq	r0, r5
    68a0:	2a261a50 	bcs	98d1e8 <__Stack_Size+0x98cde8>
    68a4:	e4010000 	str	r0, [r1]
    68a8:	00004109 	andeq	r4, r0, r9, lsl #2
    68ac:	0029d800 	eoreq	sp, r9, r0, lsl #16
    68b0:	01290000 	teqeq	r9, r0
    68b4:	0000260d 	andeq	r2, r0, sp, lsl #12
    68b8:	0109fa01 	tstpeq	r9, r1, lsl #20
    68bc:	08005d4c 	stmdaeq	r0, {r2, r3, r6, r8, sl, fp, ip, lr}
    68c0:	08005d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip, lr}
    68c4:	1d355d01 	ldcne	13, cr5, [r5, #-4]!
    68c8:	c8250000 	stmdagt	r5!, {}
    68cc:	01000023 	tsteq	r0, r3, lsr #32
    68d0:	051e09f9 	ldreq	r0, [lr, #-2553]
    68d4:	50010000 	andpl	r0, r1, r0
    68d8:	00212825 	eoreq	r2, r1, r5, lsr #16
    68dc:	09f90100 	ldmibeq	r9!, {r8}^
    68e0:	00000041 	andeq	r0, r0, r1, asr #32
    68e4:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    68e8:	002a4e01 	eoreq	r4, sl, r1, lsl #28
    68ec:	0a0b0100 	beq	2c6cf4 <__Stack_Size+0x2c68f4>
    68f0:	005d5001 	subseq	r5, sp, r1
    68f4:	005d5408 	subseq	r5, sp, r8, lsl #8
    68f8:	6a5d0108 	bvs	1746d20 <__Stack_Size+0x1746920>
    68fc:	2500001d 	strcs	r0, [r0, #-29]
    6900:	000023c8 	andeq	r2, r0, r8, asr #7
    6904:	1e0a0a01 	fmacsne	s0, s20, s2
    6908:	01000005 	tsteq	r0, r5
    690c:	2a552550 	bcs	154fe54 <__Stack_Size+0x154fa54>
    6910:	0a010000 	beq	46918 <__Stack_Size+0x46518>
    6914:	0000410a 	andeq	r4, r0, sl, lsl #2
    6918:	00510100 	subseq	r0, r1, r0, lsl #2
    691c:	21be0129 	undefined instruction 0x21be0129
    6920:	1d010000 	stcne	0, cr0, [r1]
    6924:	5d54010a 	ldfple	f0, [r4, #-40]
    6928:	5d580800 	ldclpl	8, cr0, [r8]
    692c:	5d010800 	stcpl	8, cr0, [r1]
    6930:	00001d9f 	muleq	r0, pc, sp
    6934:	0023c825 	eoreq	ip, r3, r5, lsr #16
    6938:	0a1c0100 	beq	706d40 <__Stack_Size+0x706940>
    693c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6940:	c5255001 	strgt	r5, [r5, #-1]!
    6944:	01000021 	tsteq	r0, r1, lsr #32
    6948:	00410a1c 	subeq	r0, r1, ip, lsl sl
    694c:	51010000 	tstpl	r1, r0
    6950:	ce012900 	cdpgt	9, 0, cr2, cr1, cr0, {0}
    6954:	01000021 	tsteq	r0, r1, lsr #32
    6958:	58010a2f 	stmdapl	r1, {r0, r1, r2, r3, r5, r9, fp}
    695c:	5c08005d 	stcpl	0, cr0, [r8], {93}
    6960:	0108005d 	qaddeq	r0, sp, r8
    6964:	001dd45d 	andseq	sp, sp, sp, asr r4
    6968:	23c82500 	biccs	r2, r8, #0	; 0x0
    696c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    6970:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6974:	25500100 	ldrbcs	r0, [r0, #-256]
    6978:	000021d5 	ldrdeq	r2, [r0], -r5
    697c:	410a2e01 	tstmi	sl, r1, lsl #28
    6980:	01000000 	tsteq	r0, r0
    6984:	01290051 	qsubeq	r0, r1, r9
    6988:	000027c9 	andeq	r2, r0, r9, asr #15
    698c:	010a4101 	tsteq	sl, r1, lsl #2
    6990:	08005d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, ip, lr}
    6994:	08005d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip, lr}
    6998:	1e095d01 	cdpne	13, 0, cr5, cr9, cr1, {0}
    699c:	c8250000 	stmdagt	r5!, {}
    69a0:	01000023 	tsteq	r0, r3, lsr #32
    69a4:	051e0a40 	ldreq	r0, [lr, #-2624]
    69a8:	50010000 	andpl	r0, r1, r0
    69ac:	0027d025 	eoreq	sp, r7, r5, lsr #32
    69b0:	0a400100 	beq	1006db8 <__Stack_Size+0x10069b8>
    69b4:	00000041 	andeq	r0, r0, r1, asr #32
    69b8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    69bc:	0021ec01 	eoreq	lr, r1, r1, lsl #24
    69c0:	0a530100 	beq	14c6dc8 <__Stack_Size+0x14c69c8>
    69c4:	005d6001 	subseq	r6, sp, r1
    69c8:	005d6608 	subseq	r6, sp, r8, lsl #12
    69cc:	3e5d0108 	rdfcce	f0, f5, #0.0
    69d0:	2500001e 	strcs	r0, [r0, #-30]
    69d4:	000023c8 	andeq	r2, r0, r8, asr #7
    69d8:	1e0a5201 	cdpne	2, 0, cr5, cr10, cr1, {0}
    69dc:	01000005 	tsteq	r0, r5
    69e0:	21f32550 	mvnscs	r2, r0, asr r5
    69e4:	52010000 	andpl	r0, r1, #0	; 0x0
    69e8:	0000410a 	andeq	r4, r0, sl, lsl #2
    69ec:	00510100 	subseq	r0, r1, r0, lsl #2
    69f0:	0006122a 	andeq	r1, r6, sl, lsr #4
    69f4:	005d6800 	subseq	r6, sp, r0, lsl #16
    69f8:	005d7e08 	subseq	r7, sp, r8, lsl #28
    69fc:	625d0108 	subsvs	r0, sp, #2	; 0x2
    6a00:	2b00001e 	blcs	6a80 <__Stack_Size+0x6680>
    6a04:	00000621 	andeq	r0, r0, r1, lsr #12
    6a08:	2d2c5001 	stccs	0, cr5, [ip, #-4]!
    6a0c:	eb000006 	bl	6a2c <__Stack_Size+0x662c>
    6a10:	00000029 	andeq	r0, r0, r9, lsr #32
    6a14:	00063a2a 	andeq	r3, r6, sl, lsr #20
    6a18:	005d8000 	subseq	r8, sp, r0
    6a1c:	005d9a08 	subseq	r9, sp, r8, lsl #20
    6a20:	845d0108 	ldrbhi	r0, [sp], #-264
    6a24:	2b00001e 	blcs	6aa4 <__Stack_Size+0x66a4>
    6a28:	00000649 	andeq	r0, r0, r9, asr #12
    6a2c:	552b5001 	strpl	r5, [fp, #-1]!
    6a30:	01000006 	tsteq	r0, r6
    6a34:	c52a0051 	strgt	r0, [sl, #-81]!
    6a38:	9c000006 	stcls	0, cr0, [r0], {6}
    6a3c:	b208005d 	andlt	r0, r8, #93	; 0x5d
    6a40:	0108005d 	qaddeq	r0, sp, r8
    6a44:	001ea85d 	andseq	sl, lr, sp, asr r8
    6a48:	06d42b00 	ldrbeq	r2, [r4], r0, lsl #22
    6a4c:	50010000 	andpl	r0, r1, r0
    6a50:	0006e02c 	andeq	lr, r6, ip, lsr #32
    6a54:	0029fe00 	eoreq	pc, r9, r0, lsl #28
    6a58:	502a0000 	eorpl	r0, sl, r0
    6a5c:	b4000007 	strlt	r0, [r0], #-7
    6a60:	ce08005d 	mcrgt	0, 0, r0, cr8, cr13, {2}
    6a64:	0108005d 	qaddeq	r0, sp, r8
    6a68:	001eca5d 	andseq	ip, lr, sp, asr sl
    6a6c:	075f2b00 	ldrbeq	r2, [pc, -r0, lsl #22]
    6a70:	50010000 	andpl	r0, r1, r0
    6a74:	00076b2b 	andeq	r6, r7, fp, lsr #22
    6a78:	00510100 	subseq	r0, r1, r0, lsl #2
    6a7c:	257f0129 	ldrbcs	r0, [pc, #-297]!	; 695b <__Stack_Size+0x655b>
    6a80:	d9010000 	stmdble	r1, {}
    6a84:	5dd0010a 	ldfple	f0, [r0, #40]
    6a88:	5de00800 	stclpl	8, cr0, [r0]
    6a8c:	5d010800 	stcpl	8, cr0, [r1]
    6a90:	00001f01 	andeq	r1, r0, r1, lsl #30
    6a94:	0023c825 	eoreq	ip, r3, r5, lsr #16
    6a98:	0ad80100 	beq	ff606ea0 <SCS_BASE+0x1f5f8ea0>
    6a9c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6aa0:	7f1a5001 	svcvc	0x001a5001
    6aa4:	01000022 	tsteq	r0, r2, lsr #32
    6aa8:	00410ad8 	ldrdeq	r0, [r1], #-168
    6aac:	2a110000 	bcs	446ab4 <__Stack_Size+0x4466b4>
    6ab0:	2d000000 	stccs	0, cr0, [r0]
    6ab4:	00238e01 	eoreq	r8, r3, r1, lsl #28
    6ab8:	0aed0100 	beq	ffb46ec0 <SCS_BASE+0x1fb38ec0>
    6abc:	00004101 	andeq	r4, r0, r1, lsl #2
    6ac0:	005de000 	subseq	lr, sp, r0
    6ac4:	005de608 	subseq	lr, sp, r8, lsl #12
    6ac8:	2e5d0108 	rdfcse	f0, f5, #0.0
    6acc:	1a00001f 	bne	6b50 <__Stack_Size+0x6750>
    6ad0:	000023c8 	andeq	r2, r0, r8, asr #7
    6ad4:	1e0aec01 	cdpne	12, 0, cr14, cr10, cr1, {0}
    6ad8:	24000005 	strcs	r0, [r0], #-5
    6adc:	0000002a 	andeq	r0, r0, sl, lsr #32
    6ae0:	2460012d 	strbtcs	r0, [r0], #-301
    6ae4:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    6ae8:	0041010a 	subeq	r0, r1, sl, lsl #2
    6aec:	5de80000 	stclpl	0, cr0, [r8]
    6af0:	5dee0800 	stclpl	8, cr0, [lr]
    6af4:	5d010800 	stcpl	8, cr0, [r1]
    6af8:	00001f5b 	andeq	r1, r0, fp, asr pc
    6afc:	0023c81a 	eoreq	ip, r3, sl, lsl r8
    6b00:	0afd0100 	beq	fff46f08 <SCS_BASE+0x1ff38f08>
    6b04:	0000051e 	andeq	r0, r0, lr, lsl r5
    6b08:	00002a37 	andeq	r2, r0, r7, lsr sl
    6b0c:	70012d00 	andvc	r2, r1, r0, lsl #26
    6b10:	01000024 	tsteq	r0, r4, lsr #32
    6b14:	41010b0f 	tstmi	r1, pc, lsl #22
    6b18:	f0000000 	undefined instruction 0xf0000000
    6b1c:	f608005d 	undefined instruction 0xf608005d
    6b20:	0108005d 	qaddeq	r0, sp, r8
    6b24:	001f885d 	andseq	r8, pc, sp, asr r8
    6b28:	23c81a00 	biccs	r1, r8, #0	; 0x0
    6b2c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6b30:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6b34:	002a4a00 	eoreq	r4, sl, r0, lsl #20
    6b38:	012d0000 	teqeq	sp, r0
    6b3c:	00002480 	andeq	r2, r0, r0, lsl #9
    6b40:	010b2001 	tsteq	fp, r1
    6b44:	00000041 	andeq	r0, r0, r1, asr #32
    6b48:	08005df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, lr}
    6b4c:	08005e00 	stmdaeq	r0, {r9, sl, fp, ip, lr}
    6b50:	1fb55d01 	svcne	0x00b55d01
    6b54:	c81a0000 	ldmdagt	sl, {}
    6b58:	01000023 	tsteq	r0, r3, lsr #32
    6b5c:	051e0b1f 	ldreq	r0, [lr, #-2847]
    6b60:	2a5d0000 	bcs	1746b68 <__Stack_Size+0x1746768>
    6b64:	2d000000 	stccs	0, cr0, [r0]
    6b68:	00280901 	eoreq	r0, r8, r1, lsl #18
    6b6c:	0b300100 	bleq	c06f74 <__Stack_Size+0xc06b74>
    6b70:	00004101 	andeq	r4, r0, r1, lsl #2
    6b74:	005e0000 	subseq	r0, lr, r0
    6b78:	005e0608 	subseq	r0, lr, r8, lsl #12
    6b7c:	e25d0108 	subs	r0, sp, #2	; 0x2
    6b80:	1a00001f 	bne	6c04 <__Stack_Size+0x6804>
    6b84:	000023c8 	andeq	r2, r0, r8, asr #7
    6b88:	1e0b2f01 	cdpne	15, 0, cr2, cr11, cr1, {0}
    6b8c:	70000005 	andvc	r0, r0, r5
    6b90:	0000002a 	andeq	r0, r0, sl, lsr #32
    6b94:	2673012d 	ldrbtcs	r0, [r3], -sp, lsr #2
    6b98:	40010000 	andmi	r0, r1, r0
    6b9c:	0041010b 	subeq	r0, r1, fp, lsl #2
    6ba0:	5e080000 	cdppl	0, 0, cr0, cr8, cr0, {0}
    6ba4:	5e0e0800 	cdppl	8, 0, cr0, cr14, cr0, {0}
    6ba8:	5d010800 	stcpl	8, cr0, [r1]
    6bac:	0000200f 	andeq	r2, r0, pc
    6bb0:	0023c81a 	eoreq	ip, r3, sl, lsl r8
    6bb4:	0b3f0100 	bleq	fc6fbc <__Stack_Size+0xfc6bbc>
    6bb8:	0000051e 	andeq	r0, r0, lr, lsl r5
    6bbc:	00002a83 	andeq	r2, r0, r3, lsl #21
    6bc0:	57012d00 	strpl	r2, [r1, -r0, lsl #26]
    6bc4:	01000022 	tsteq	r0, r2, lsr #32
    6bc8:	7e010b5e 	mcrvc	11, 0, r0, cr1, cr14, {2}
    6bcc:	10000000 	andne	r0, r0, r0
    6bd0:	1c08005e 	stcne	0, cr0, [r8], {94}
    6bd4:	0108005e 	qaddeq	r0, lr, r8
    6bd8:	0020565d 	eoreq	r5, r0, sp, asr r6
    6bdc:	23c81a00 	biccs	r1, r8, #0	; 0x0
    6be0:	5d010000 	stcpl	0, cr0, [r1]
    6be4:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6be8:	002a9600 	eoreq	r9, sl, r0, lsl #12
    6bec:	25f62500 	ldrbcs	r2, [r6, #1280]!
    6bf0:	5d010000 	stcpl	0, cr0, [r1]
    6bf4:	0000410b 	andeq	r4, r0, fp, lsl #2
    6bf8:	12510100 	subsne	r0, r1, #0	; 0x0
    6bfc:	00001042 	andeq	r1, r0, r2, asr #32
    6c00:	890b5f01 	stmdbhi	fp, {r0, r8, r9, sl, fp, ip, lr}
    6c04:	00000000 	andeq	r0, r0, r0
    6c08:	24cf0129 	strbcs	r0, [pc], #297	; 6c10 <__Stack_Size+0x6810>
    6c0c:	87010000 	strhi	r0, [r1, -r0]
    6c10:	5e1c010b 	mufple	f0, f4, #3.0
    6c14:	5e260800 	cdppl	8, 2, cr0, cr6, cr0, {0}
    6c18:	5d010800 	stcpl	8, cr0, [r1]
    6c1c:	0000208d 	andeq	r2, r0, sp, lsl #1
    6c20:	0023c825 	eoreq	ip, r3, r5, lsr #16
    6c24:	0b860100 	bleq	fe18702c <SCS_BASE+0x1e17902c>
    6c28:	0000051e 	andeq	r0, r0, lr, lsl r5
    6c2c:	f61a5001 	undefined instruction 0xf61a5001
    6c30:	01000025 	tsteq	r0, r5, lsr #32
    6c34:	00410b86 	subeq	r0, r1, r6, lsl #23
    6c38:	2aa90000 	bcs	fea46c40 <SCS_BASE+0x1ea38c40>
    6c3c:	2d000000 	stccs	0, cr0, [r0]
    6c40:	002b7801 	eoreq	r7, fp, r1, lsl #16
    6c44:	0ba30100 	bleq	fe8c704c <SCS_BASE+0x1e8b904c>
    6c48:	00008901 	andeq	r8, r0, r1, lsl #18
    6c4c:	005e2800 	subseq	r2, lr, r0, lsl #16
    6c50:	005e4008 	subseq	r4, lr, r8
    6c54:	ec5d0108 	ldfe	f0, [sp], {8}
    6c58:	1a000020 	bne	6ce0 <__Stack_Size+0x68e0>
    6c5c:	000023c8 	andeq	r2, r0, r8, asr #7
    6c60:	1e0ba201 	cdpne	2, 0, cr10, cr11, cr1, {0}
    6c64:	bc000005 	stclt	0, cr0, [r0], {5}
    6c68:	2500002a 	strcs	r0, [r0, #-42]
    6c6c:	00002b8f 	andeq	r2, r0, pc, lsl #23
    6c70:	410ba201 	tstmi	fp, r1, lsl #4
    6c74:	01000000 	tsteq	r0, r0
    6c78:	10421251 	subne	r1, r2, r1, asr r2
    6c7c:	a4010000 	strge	r0, [r1]
    6c80:	0000890b 	andeq	r8, r0, fp, lsl #18
    6c84:	10431200 	subne	r1, r3, r0, lsl #4
    6c88:	a5010000 	strge	r0, [r1]
    6c8c:	0000410b 	andeq	r4, r0, fp, lsl #2
    6c90:	22dc1200 	sbcscs	r1, ip, #0	; 0x0
    6c94:	a5010000 	strge	r0, [r1]
    6c98:	0000410b 	andeq	r4, r0, fp, lsl #2
    6c9c:	01290000 	teqeq	r9, r0
    6ca0:	00002509 	andeq	r2, r0, r9, lsl #10
    6ca4:	010bce01 	tsteq	fp, r1, lsl #28
    6ca8:	08005e40 	stmdaeq	r0, {r6, r9, sl, fp, ip, lr}
    6cac:	08005e4a 	stmdaeq	r0, {r1, r3, r6, r9, sl, fp, ip, lr}
    6cb0:	21235d01 	teqcs	r3, r1, lsl #26
    6cb4:	c8250000 	stmdagt	r5!, {}
    6cb8:	01000023 	tsteq	r0, r3, lsr #32
    6cbc:	051e0bcd 	ldreq	r0, [lr, #-3021]
    6cc0:	50010000 	andpl	r0, r1, r0
    6cc4:	002b8f1a 	eoreq	r8, fp, sl, lsl pc
    6cc8:	0bcd0100 	bleq	ff3470d0 <SCS_BASE+0x1f3390d0>
    6ccc:	00000041 	andeq	r0, r0, r1, asr #32
    6cd0:	00002acf 	andeq	r2, r0, pc, asr #21
    6cd4:	37012e00 	strcc	r2, [r1, -r0, lsl #28]
    6cd8:	01000023 	tsteq	r0, r3, lsr #32
    6cdc:	5e4c0187 	dvfpl<illegal precision>	f0, f4, f7
    6ce0:	5f180800 	svcpl	0x00180800
    6ce4:	2ae20800 	bcs	ff888cec <SCS_BASE+0x1f87acec>
    6ce8:	c8170000 	ldmdagt	r7, {}
    6cec:	01000023 	tsteq	r0, r3, lsr #32
    6cf0:	00051e86 	andeq	r1, r5, r6, lsl #29
    6cf4:	002b0d00 	eoreq	r0, fp, r0, lsl #26
    6cf8:	4c000000 	stcmi	0, cr0, [r0], {0}
    6cfc:	02000009 	andeq	r0, r0, #9	; 0x9
    6d00:	00174200 	andseq	r4, r7, r0, lsl #4
    6d04:	00010400 	andeq	r0, r1, r0, lsl #8
    6d08:	01000000 	tsteq	r0, r0
    6d0c:	00002f4b 	andeq	r2, r0, fp, asr #30
    6d10:	00000050 	andeq	r0, r0, r0, asr r0
    6d14:	08005f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, lr}
    6d18:	080062d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp, lr}
    6d1c:	00001889 	andeq	r1, r0, r9, lsl #17
    6d20:	07050402 	streq	r0, [r5, -r2, lsl #8]
    6d24:	02000030 	andeq	r0, r0, #48	; 0x30
    6d28:	00460502 	subeq	r0, r6, r2, lsl #10
    6d2c:	01020000 	tsteq	r2, r0
    6d30:	00011706 	andeq	r1, r1, r6, lsl #14
    6d34:	33750300 	cmncc	r5, #0	; 0x0
    6d38:	27020032 	smladxcs	r2, r2, r0, r0
    6d3c:	00000045 	andeq	r0, r0, r5, asr #32
    6d40:	81070402 	tsthi	r7, r2, lsl #8
    6d44:	03000030 	movweq	r0, #48	; 0x30
    6d48:	00363175 	eorseq	r3, r6, r5, ror r1
    6d4c:	00572802 	subseq	r2, r7, r2, lsl #16
    6d50:	02020000 	andeq	r0, r2, #0	; 0x0
    6d54:	00019207 	andeq	r9, r1, r7, lsl #4
    6d58:	38750300 	ldmdacc	r5!, {r8, r9}^
    6d5c:	68290200 	stmdavs	r9!, {r9}
    6d60:	02000000 	andeq	r0, r0, #0	; 0x0
    6d64:	01150801 	tsteq	r5, r1, lsl #16
    6d68:	57040000 	strpl	r0, [r4, -r0]
    6d6c:	05000000 	streq	r0, [r0]
    6d70:	89390201 	ldmdbhi	r9!, {r0, r9}
    6d74:	06000000 	streq	r0, [r0], -r0
    6d78:	000015a7 	andeq	r1, r0, r7, lsr #11
    6d7c:	45530700 	ldrbmi	r0, [r3, #-1792]
    6d80:	00010054 	andeq	r0, r1, r4, asr r0
    6d84:	001eec08 	andseq	lr, lr, r8, lsl #24
    6d88:	74390200 	ldrtvc	r0, [r9], #-512
    6d8c:	08000000 	stmdaeq	r0, {}
    6d90:	00001ce6 	andeq	r1, r0, r6, ror #25
    6d94:	00743902 	rsbseq	r3, r4, r2, lsl #18
    6d98:	01050000 	tsteq	r5, r0
    6d9c:	00b43b02 	adcseq	r3, r4, r2, lsl #22
    6da0:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
    6da4:	00000007 	andeq	r0, r0, r7
    6da8:	0007ce06 	andeq	ip, r7, r6, lsl #28
    6dac:	08000100 	stmdaeq	r0, {r8}
    6db0:	00000930 	andeq	r0, r0, r0, lsr r9
    6db4:	009f3b02 	addseq	r3, pc, r2, lsl #22
    6db8:	04090000 	streq	r0, [r9]
    6dbc:	031c0a07 	tsteq	ip, #28672	; 0x7000
    6dc0:	019c0239 	orrseq	r0, ip, r9, lsr r2
    6dc4:	530b0000 	movwpl	r0, #45056	; 0xb000
    6dc8:	3a030052 	bcc	c6f18 <__Stack_Size+0xc6b18>
    6dcc:	00006f02 	andeq	r6, r0, r2, lsl #30
    6dd0:	00230200 	eoreq	r0, r3, r0, lsl #4
    6dd4:	0001cf0c 	andeq	ip, r1, ip, lsl #30
    6dd8:	023b0300 	eorseq	r0, fp, #0	; 0x0
    6ddc:	0000004c 	andeq	r0, r0, ip, asr #32
    6de0:	0b022302 	bleq	8f9f0 <__Stack_Size+0x8f5f0>
    6de4:	03005244 	movweq	r5, #580	; 0x244
    6de8:	006f023c 	rsbeq	r0, pc, ip, lsr r2
    6dec:	23020000 	movwcs	r0, #8192	; 0x2000
    6df0:	01d90c04 	bicseq	r0, r9, r4, lsl #24
    6df4:	3d030000 	stccc	0, cr0, [r3]
    6df8:	00004c02 	andeq	r4, r0, r2, lsl #24
    6dfc:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6e00:	5252420b 	subspl	r4, r2, #-1342177280	; 0xb0000000
    6e04:	023e0300 	eorseq	r0, lr, #0	; 0x0
    6e08:	0000006f 	andeq	r0, r0, pc, rrx
    6e0c:	0c082302 	stceq	3, cr2, [r8], {2}
    6e10:	00000095 	muleq	r0, r5, r0
    6e14:	4c023f03 	stcmi	15, cr3, [r2], {3}
    6e18:	02000000 	andeq	r0, r0, #0	; 0x0
    6e1c:	430b0a23 	movwmi	r0, #47651	; 0xba23
    6e20:	03003152 	movweq	r3, #338	; 0x152
    6e24:	006f0240 	rsbeq	r0, pc, r0, asr #4
    6e28:	23020000 	movwcs	r0, #8192	; 0x2000
    6e2c:	01e30c0c 	mvneq	r0, ip, lsl #24
    6e30:	41030000 	tstmi	r3, r0
    6e34:	00004c02 	andeq	r4, r0, r2, lsl #24
    6e38:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    6e3c:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    6e40:	02420300 	subeq	r0, r2, #0	; 0x0
    6e44:	0000006f 	andeq	r0, r0, pc, rrx
    6e48:	0c102302 	ldceq	3, cr2, [r0], {2}
    6e4c:	0000009f 	muleq	r0, pc, r0
    6e50:	4c024303 	stcmi	3, cr4, [r2], {3}
    6e54:	02000000 	andeq	r0, r0, #0	; 0x0
    6e58:	430b1223 	movwmi	r1, #45603	; 0xb223
    6e5c:	03003352 	movweq	r3, #850	; 0x352
    6e60:	006f0244 	rsbeq	r0, pc, r4, asr #4
    6e64:	23020000 	movwcs	r0, #8192	; 0x2000
    6e68:	01fa0c14 	mvnseq	r0, r4, lsl ip
    6e6c:	45030000 	strmi	r0, [r3]
    6e70:	00004c02 	andeq	r4, r0, r2, lsl #24
    6e74:	16230200 	strtne	r0, [r3], -r0, lsl #4
    6e78:	000a4e0c 	andeq	r4, sl, ip, lsl #28
    6e7c:	02460300 	subeq	r0, r6, #0	; 0x0
    6e80:	0000006f 	andeq	r0, r0, pc, rrx
    6e84:	0c182302 	ldceq	3, cr2, [r8], {2}
    6e88:	00000204 	andeq	r0, r0, r4, lsl #4
    6e8c:	4c024703 	stcmi	7, cr4, [r2], {3}
    6e90:	02000000 	andeq	r0, r0, #0	; 0x0
    6e94:	0d001a23 	fstseq	s2, [r0, #-140]
    6e98:	00002c78 	andeq	r2, r0, r8, ror ip
    6e9c:	c2024803 	andgt	r4, r2, #196608	; 0x30000
    6ea0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6ea4:	051b0410 	ldreq	r0, [fp, #-1040]
    6ea8:	0f000002 	svceq	0x00000002
    6eac:	00000ad0 	ldrdeq	r0, [r0], -r0
    6eb0:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    6eb4:	23020000 	movwcs	r0, #8192	; 0x2000
    6eb8:	0a770f00 	beq	1dcaac0 <__Stack_Size+0x1dca6c0>
    6ebc:	1d040000 	stcne	0, cr0, [r4]
    6ec0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ec4:	0f042302 	svceq	0x00042302
    6ec8:	00000adf 	ldrdeq	r0, [r0], -pc
    6ecc:	004c1e04 	subeq	r1, ip, r4, lsl #28
    6ed0:	23020000 	movwcs	r0, #8192	; 0x2000
    6ed4:	09f90f06 	ldmibeq	r9!, {r1, r2, r8, r9, sl, fp}^
    6ed8:	1f040000 	svcne	0x00040000
    6edc:	0000004c 	andeq	r0, r0, ip, asr #32
    6ee0:	0f082302 	svceq	0x00082302
    6ee4:	00000b0a 	andeq	r0, r0, sl, lsl #22
    6ee8:	004c2004 	subeq	r2, ip, r4
    6eec:	23020000 	movwcs	r0, #8192	; 0x2000
    6ef0:	0a5d0f0a 	beq	174ab20 <__Stack_Size+0x174a720>
    6ef4:	21040000 	tstcs	r4, r0
    6ef8:	0000004c 	andeq	r0, r0, ip, asr #32
    6efc:	000c2302 	andeq	r2, ip, r2, lsl #6
    6f00:	000a0608 	andeq	r0, sl, r8, lsl #12
    6f04:	a8220400 	stmdage	r2!, {sl}
    6f08:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    6f0c:	51260408 	teqpl	r6, r8, lsl #8
    6f10:	0f000002 	svceq	0x00000002
    6f14:	00002e76 	andeq	r2, r0, r6, ror lr
    6f18:	004c2704 	subeq	r2, ip, r4, lsl #14
    6f1c:	23020000 	movwcs	r0, #8192	; 0x2000
    6f20:	2f400f00 	svccs	0x00400f00
    6f24:	28040000 	stmdacs	r4, {}
    6f28:	0000004c 	andeq	r0, r0, ip, asr #32
    6f2c:	0f022302 	svceq	0x00022302
    6f30:	00002c34 	andeq	r2, r0, r4, lsr ip
    6f34:	004c2904 	subeq	r2, ip, r4, lsl #18
    6f38:	23020000 	movwcs	r0, #8192	; 0x2000
    6f3c:	2ce40f04 	stclcs	15, cr0, [r4], #16
    6f40:	2a040000 	bcs	106f48 <__Stack_Size+0x106b48>
    6f44:	0000004c 	andeq	r0, r0, ip, asr #32
    6f48:	00062302 	andeq	r2, r6, r2, lsl #6
    6f4c:	002c8608 	eoreq	r8, ip, r8, lsl #12
    6f50:	102b0400 	eorne	r0, fp, r0, lsl #8
    6f54:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    6f58:	ab1a0514 	blge	6883b0 <__Stack_Size+0x687fb0>
    6f5c:	0f000002 	svceq	0x00000002
    6f60:	00001f4a 	andeq	r1, r0, sl, asr #30
    6f64:	003a1b05 	eorseq	r1, sl, r5, lsl #22
    6f68:	23020000 	movwcs	r0, #8192	; 0x2000
    6f6c:	1d500f00 	ldclne	15, cr0, [r0]
    6f70:	1c050000 	stcne	0, cr0, [r5], {0}
    6f74:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f78:	0f042302 	svceq	0x00042302
    6f7c:	00001fb3 	strheq	r1, [r0], -r3
    6f80:	003a1d05 	eorseq	r1, sl, r5, lsl #26
    6f84:	23020000 	movwcs	r0, #8192	; 0x2000
    6f88:	1f660f08 	svcne	0x00660f08
    6f8c:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    6f90:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f94:	0f0c2302 	svceq	0x000c2302
    6f98:	00001eac 	andeq	r1, r0, ip, lsr #29
    6f9c:	003a1f05 	eorseq	r1, sl, r5, lsl #30
    6fa0:	23020000 	movwcs	r0, #8192	; 0x2000
    6fa4:	18080010 	stmdane	r8, {r4}
    6fa8:	0500001d 	streq	r0, [r0, #-29]
    6fac:	00025c20 	andeq	r5, r2, r0, lsr #24
    6fb0:	78011000 	stmdavc	r1, {ip}
    6fb4:	0100002f 	tsteq	r0, pc, lsr #32
    6fb8:	5f1801e9 	svcpl	0x001801e9
    6fbc:	5f360800 	svcpl	0x00360800
    6fc0:	5d010800 	stcpl	8, cr0, [r1]
    6fc4:	000002db 	ldrdeq	r0, [r0], -fp
    6fc8:	002e1d11 	eoreq	r1, lr, r1, lsl sp
    6fcc:	dbe80100 	blle	ffa073d4 <SCS_BASE+0x1f9f93d4>
    6fd0:	01000002 	tsteq	r0, r2
    6fd4:	04120050 	ldreq	r0, [r2], #-80
    6fd8:	00000205 	andeq	r0, r0, r5, lsl #4
    6fdc:	2efb0113 	mrccs	1, 7, r0, cr11, cr3, {0}
    6fe0:	00010000 	andeq	r0, r1, r0
    6fe4:	5f380101 	svcpl	0x00380101
    6fe8:	5f600800 	svcpl	0x00600800
    6fec:	5d010800 	stcpl	8, cr0, [r1]
    6ff0:	00000324 	andeq	r0, r0, r4, lsr #6
    6ff4:	002e0311 	eoreq	r0, lr, r1, lsl r3
    6ff8:	24ff0100 	ldrbtcs	r0, [pc], #256	; 7000 <__Stack_Size+0x6c00>
    6ffc:	01000003 	tsteq	r0, r3
    7000:	2d6b1450 	cfstrdcs	mvd1, [fp, #-320]!
    7004:	ff010000 	undefined instruction 0xff010000
    7008:	0000032a 	andeq	r0, r0, sl, lsr #6
    700c:	00002b2c 	andeq	r2, r0, ip, lsr #22
    7010:	000ef515 	andeq	pc, lr, r5, lsl r5
    7014:	01010100 	tsteq	r1, r0, lsl #2
    7018:	0000003a 	andeq	r0, r0, sl, lsr r0
    701c:	12005201 	andne	r5, r0, #268435456	; 0x10000000
    7020:	00019c04 	andeq	r9, r1, r4, lsl #24
    7024:	51041200 	tstpl	r4, r0, lsl #4
    7028:	13000002 	movwne	r0, #2	; 0x2
    702c:	002d8e01 	eoreq	r8, sp, r1, lsl #28
    7030:	01240100 	teqeq	r4, r0, lsl #2
    7034:	005f6001 	subseq	r6, pc, r1
    7038:	005f6e08 	subseq	r6, pc, r8, lsl #28
    703c:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    7040:	16000003 	strne	r0, [r0], -r3
    7044:	00002d6b 	andeq	r2, r0, fp, ror #26
    7048:	2a012301 	bcs	4fc54 <__Stack_Size+0x4f854>
    704c:	01000003 	tsteq	r0, r3
    7050:	01130050 	tsteq	r3, r0, asr r0
    7054:	00002c9d 	muleq	r0, sp, ip
    7058:	01013801 	tsteq	r1, r1, lsl #16
    705c:	08005f70 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, fp, ip, lr}
    7060:	08005f8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, fp, ip, lr}
    7064:	038c5d01 	orreq	r5, ip, #64	; 0x40
    7068:	03160000 	tsteq	r6, #0	; 0x0
    706c:	0100002e 	tsteq	r0, lr, lsr #32
    7070:	03240137 	teqeq	r4, #-1073741811	; 0xc000000d
    7074:	50010000 	andpl	r0, r1, r0
    7078:	000e5516 	andeq	r5, lr, r6, lsl r5
    707c:	01370100 	teqeq	r7, r0, lsl #2
    7080:	000000b4 	strheq	r0, [r0], -r4
    7084:	17005101 	strne	r5, [r0, -r1, lsl #2]
    7088:	002df401 	eoreq	pc, sp, r1, lsl #8
    708c:	01630100 	cmneq	r3, r0, lsl #2
    7090:	005f8c01 	subseq	r8, pc, r1, lsl #24
    7094:	005fca08 	subseq	ip, pc, r8, lsl #20
    7098:	002b3f08 	eoreq	r3, fp, r8, lsl #30
    709c:	00040d00 	andeq	r0, r4, r0, lsl #26
    70a0:	2e031800 	cdpcs	8, 0, cr1, cr3, cr0, {0}
    70a4:	62010000 	andvs	r0, r1, #0	; 0x0
    70a8:	00032401 	andeq	r2, r3, r1, lsl #8
    70ac:	002b5e00 	eoreq	r5, fp, r0, lsl #28
    70b0:	2ef21800 	cdpcs	8, 15, cr1, cr2, cr0, {0}
    70b4:	62010000 	andvs	r0, r1, #0	; 0x0
    70b8:	00004c01 	andeq	r4, r0, r1, lsl #24
    70bc:	002b7100 	eoreq	r7, fp, r0, lsl #2
    70c0:	0e551600 	cdpeq	6, 5, cr1, cr5, cr0, {0}
    70c4:	62010000 	andvs	r0, r1, #0	; 0x0
    70c8:	0000b401 	andeq	fp, r0, r1, lsl #8
    70cc:	15520100 	ldrbne	r0, [r2, #-256]
    70d0:	00002f6f 	andeq	r2, r0, pc, ror #30
    70d4:	3a016401 	bcc	600e0 <__Stack_Size+0x5fce0>
    70d8:	01000000 	tsteq	r0, r0
    70dc:	2e3d195c 	mrccs	9, 1, r1, cr13, cr12, {2}
    70e0:	64010000 	strvs	r0, [r1]
    70e4:	00003a01 	andeq	r3, r0, r1, lsl #20
    70e8:	11661500 	cmnne	r6, r0, lsl #10
    70ec:	64010000 	strvs	r0, [r1]
    70f0:	00003a01 	andeq	r3, r0, r1, lsl #20
    70f4:	1a510100 	bne	14474fc <__Stack_Size+0x14470fc>
    70f8:	00002da4 	andeq	r2, r0, r4, lsr #27
    70fc:	3a016501 	bcc	60508 <__Stack_Size+0x60108>
    7100:	8f000000 	svchi	0x00000000
    7104:	0000002b 	andeq	r0, r0, fp, lsr #32
    7108:	2cd70113 	ldfcse	f0, [r7], {19}
    710c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    7110:	5fcc0101 	svcpl	0x00cc0101
    7114:	5fe40800 	svcpl	0x00e40800
    7118:	5d010800 	stcpl	8, cr0, [r1]
    711c:	00000450 	andeq	r0, r0, r0, asr r4
    7120:	002e0316 	eoreq	r0, lr, r6, lsl r3
    7124:	019d0100 	orrseq	r0, sp, r0, lsl #2
    7128:	00000324 	andeq	r0, r0, r4, lsr #6
    712c:	81165001 	tsthi	r6, r1
    7130:	0100002d 	tsteq	r0, sp, lsr #32
    7134:	004c019d 	umaaleq	r0, ip, sp, r1
    7138:	51010000 	tstpl	r1, r0
    713c:	000e5516 	andeq	r5, lr, r6, lsl r5
    7140:	019d0100 	orrseq	r0, sp, r0, lsl #2
    7144:	000000b4 	strheq	r0, [r0], -r4
    7148:	13005201 	movwne	r5, #513	; 0x201
    714c:	002dc001 	eoreq	ip, sp, r1
    7150:	01bd0100 	undefined instruction 0x01bd0100
    7154:	005fe401 	subseq	lr, pc, r1, lsl #8
    7158:	005ffa08 	subseq	pc, pc, r8, lsl #20
    715c:	855d0108 	ldrbhi	r0, [sp, #-264]
    7160:	16000004 	strne	r0, [r0], -r4
    7164:	00002e03 	andeq	r2, r0, r3, lsl #28
    7168:	2401bc01 	strcs	fp, [r1], #-3073
    716c:	01000003 	tsteq	r0, r3
    7170:	2e2e1650 	mcrcs	6, 1, r1, cr14, cr0, {2}
    7174:	bc010000 	stclt	0, cr0, [r1], {0}
    7178:	00005e01 	andeq	r5, r0, r1, lsl #28
    717c:	00510100 	subseq	r0, r1, r0, lsl #2
    7180:	2f0b0113 	svccs	0x000b0113
    7184:	d6010000 	strle	r0, [r1], -r0
    7188:	5ffc0101 	svcpl	0x00fc0101
    718c:	60120800 	andsvs	r0, r2, r0, lsl #16
    7190:	5d010800 	stcpl	8, cr0, [r1]
    7194:	000004bc 	strheq	r0, [r0], -ip
    7198:	002e0316 	eoreq	r0, lr, r6, lsl r3
    719c:	01d50100 	bicseq	r0, r5, r0, lsl #2
    71a0:	00000324 	andeq	r0, r0, r4, lsr #6
    71a4:	ca185001 	bgt	61b1b0 <__Stack_Size+0x61adb0>
    71a8:	0100002c 	tsteq	r0, ip, lsr #32
    71ac:	004c01d5 	ldrdeq	r0, [ip], #-21
    71b0:	2bb80000 	blcs	fee071b8 <SCS_BASE+0x1edf91b8>
    71b4:	13000000 	movwne	r0, #0	; 0x0
    71b8:	002e8201 	eoreq	r8, lr, r1, lsl #4
    71bc:	01eb0100 	mvneq	r0, r0, lsl #2
    71c0:	00601401 	rsbeq	r1, r0, r1, lsl #8
    71c4:	00602e08 	rsbeq	r2, r0, r8, lsl #28
    71c8:	f15d0108 	undefined instruction 0xf15d0108
    71cc:	16000004 	strne	r0, [r0], -r4
    71d0:	00002e03 	andeq	r2, r0, r3, lsl #28
    71d4:	2401ea01 	strcs	lr, [r1], #-2561
    71d8:	01000003 	tsteq	r0, r3
    71dc:	0e551650 	mrceq	6, 2, r1, cr5, cr0, {2}
    71e0:	ea010000 	b	471e8 <__Stack_Size+0x46de8>
    71e4:	0000b401 	andeq	fp, r0, r1, lsl #8
    71e8:	00510100 	subseq	r0, r1, r0, lsl #2
    71ec:	2d320113 	ldfcss	f0, [r2, #-76]!
    71f0:	0b010000 	bleq	471f8 <__Stack_Size+0x46df8>
    71f4:	60300102 	eorsvs	r0, r0, r2, lsl #2
    71f8:	60460800 	subvs	r0, r6, r0, lsl #16
    71fc:	5d010800 	stcpl	8, cr0, [r1]
    7200:	00000528 	andeq	r0, r0, r8, lsr #10
    7204:	002e0316 	eoreq	r0, lr, r6, lsl r3
    7208:	020a0100 	andeq	r0, sl, #0	; 0x0
    720c:	00000324 	andeq	r0, r0, r4, lsr #6
    7210:	5d185001 	ldcpl	0, cr5, [r8, #-4]
    7214:	0100002c 	tsteq	r0, ip, lsr #32
    7218:	004c020a 	subeq	r0, ip, sl, lsl #4
    721c:	2bcb0000 	blcs	ff2c7224 <SCS_BASE+0x1f2b9224>
    7220:	13000000 	movwne	r0, #0	; 0x0
    7224:	002ea801 	eoreq	sl, lr, r1, lsl #16
    7228:	02200100 	eoreq	r0, r0, #0	; 0x0
    722c:	00604801 	rsbeq	r4, r0, r1, lsl #16
    7230:	00606208 	rsbeq	r6, r0, r8, lsl #4
    7234:	5d5d0108 	ldfple	f0, [sp, #-32]
    7238:	16000005 	strne	r0, [r0], -r5
    723c:	00002e03 	andeq	r2, r0, r3, lsl #28
    7240:	24021f01 	strcs	r1, [r2], #-3841
    7244:	01000003 	tsteq	r0, r3
    7248:	0e551650 	mrceq	6, 2, r1, cr5, cr0, {2}
    724c:	1f010000 	svcne	0x00010000
    7250:	0000b402 	andeq	fp, r0, r2, lsl #8
    7254:	00510100 	subseq	r0, r1, r0, lsl #2
    7258:	2ca70113 	stfcss	f0, [r7], #76
    725c:	3c010000 	stccc	0, cr0, [r1], {0}
    7260:	60640102 	rsbvs	r0, r4, r2, lsl #2
    7264:	606c0800 	rsbvs	r0, ip, r0, lsl #16
    7268:	5d010800 	stcpl	8, cr0, [r1]
    726c:	00000594 	muleq	r0, r4, r5
    7270:	002e0316 	eoreq	r0, lr, r6, lsl r3
    7274:	023b0100 	eorseq	r0, fp, #0	; 0x0
    7278:	00000324 	andeq	r0, r0, r4, lsr #6
    727c:	0c185001 	ldceq	0, cr5, [r8], {1}
    7280:	01000014 	tsteq	r0, r4, lsl r0
    7284:	004c023b 	subeq	r0, ip, fp, lsr r2
    7288:	2bde0000 	blcs	ff787290 <SCS_BASE+0x1f779290>
    728c:	1b000000 	blne	7294 <__Stack_Size+0x6e94>
    7290:	002f1e01 	eoreq	r1, pc, r1, lsl #28
    7294:	024f0100 	subeq	r0, pc, #0	; 0x0
    7298:	00004c01 	andeq	r4, r0, r1, lsl #24
    729c:	00606c00 	rsbeq	r6, r0, r0, lsl #24
    72a0:	00607408 	rsbeq	r7, r0, r8, lsl #8
    72a4:	c15d0108 	cmpgt	sp, r8, lsl #2
    72a8:	18000005 	stmdane	r0, {r0, r2}
    72ac:	00002e03 	andeq	r2, r0, r3, lsl #28
    72b0:	24024e01 	strcs	r4, [r2], #-3585
    72b4:	f1000003 	cps	#3
    72b8:	0000002b 	andeq	r0, r0, fp, lsr #32
    72bc:	2de40113 	stfcse	f0, [r4, #76]!
    72c0:	61010000 	tstvs	r1, r0
    72c4:	60740102 	rsbsvs	r0, r4, r2, lsl #2
    72c8:	60800800 	addvs	r0, r0, r0, lsl #16
    72cc:	5d010800 	stcpl	8, cr0, [r1]
    72d0:	000005e8 	andeq	r0, r0, r8, ror #11
    72d4:	002e0316 	eoreq	r0, lr, r6, lsl r3
    72d8:	02600100 	rsbeq	r0, r0, #0	; 0x0
    72dc:	00000324 	andeq	r0, r0, r4, lsr #6
    72e0:	13005001 	movwne	r5, #1	; 0x1
    72e4:	002dd101 	eoreq	sp, sp, r1, lsl #2
    72e8:	02740100 	rsbseq	r0, r4, #0	; 0x0
    72ec:	00608001 	rsbeq	r8, r0, r1
    72f0:	00609208 	rsbeq	r9, r0, r8, lsl #4
    72f4:	1d5d0108 	ldfnee	f0, [sp, #-32]
    72f8:	16000006 	strne	r0, [r0], -r6
    72fc:	00002e03 	andeq	r2, r0, r3, lsl #28
    7300:	24027301 	strcs	r7, [r2], #-769
    7304:	01000003 	tsteq	r0, r3
    7308:	2d221650 	stccs	6, cr1, [r2, #-320]!
    730c:	73010000 	movwvc	r0, #4096	; 0x1000
    7310:	00005e02 	andeq	r5, r0, r2, lsl #28
    7314:	00510100 	subseq	r0, r1, r0, lsl #2
    7318:	2c3f0113 	ldfcss	f0, [pc], #-76
    731c:	8a010000 	bhi	47324 <__Stack_Size+0x46f24>
    7320:	60940102 	addsvs	r0, r4, r2, lsl #2
    7324:	60a60800 	adcvs	r0, r6, r0, lsl #16
    7328:	5d010800 	stcpl	8, cr0, [r1]
    732c:	00000652 	andeq	r0, r0, r2, asr r6
    7330:	002e0316 	eoreq	r0, lr, r6, lsl r3
    7334:	02890100 	addeq	r0, r9, #0	; 0x0
    7338:	00000324 	andeq	r0, r0, r4, lsr #6
    733c:	30165001 	andscc	r5, r6, r1
    7340:	0100002f 	tsteq	r0, pc, lsr #32
    7344:	005e0289 	subseq	r0, lr, r9, lsl #5
    7348:	51010000 	tstpl	r1, r0
    734c:	0a011300 	beq	4bf54 <__Stack_Size+0x4bb54>
    7350:	0100002e 	tsteq	r0, lr, lsr #32
    7354:	a80102a0 	stmdage	r1, {r5, r7, r9}
    7358:	c2080060 	andgt	r0, r8, #96	; 0x60
    735c:	01080060 	tsteq	r8, r0, rrx
    7360:	0006875d 	andeq	r8, r6, sp, asr r7
    7364:	2e031600 	cfmadd32cs	mvax0, mvfx1, mvfx3, mvfx0
    7368:	9f010000 	svcls	0x00010000
    736c:	00032402 	andeq	r2, r3, r2, lsl #8
    7370:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7374:	00000e55 	andeq	r0, r0, r5, asr lr
    7378:	b4029f01 	strlt	r9, [r2], #-3841
    737c:	01000000 	tsteq	r0, r0
    7380:	01130051 	tsteq	r3, r1, asr r0
    7384:	00002ec7 	andeq	r2, r0, r7, asr #29
    7388:	0102bd01 	tsteq	r2, r1, lsl #26
    738c:	080060c4 	stmdaeq	r0, {r2, r6, r7, sp, lr}
    7390:	080060de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sp, lr}
    7394:	06bc5d01 	ldrteq	r5, [ip], r1, lsl #26
    7398:	03160000 	tsteq	r6, #0	; 0x0
    739c:	0100002e 	tsteq	r0, lr, lsr #32
    73a0:	032402bc 	teqeq	r4, #-1073741813	; 0xc000000b
    73a4:	50010000 	andpl	r0, r1, r0
    73a8:	000e5516 	andeq	r5, lr, r6, lsl r5
    73ac:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    73b0:	000000b4 	strheq	r0, [r0], -r4
    73b4:	13005101 	movwne	r5, #257	; 0x101
    73b8:	002cb601 	eoreq	fp, ip, r1, lsl #12
    73bc:	02da0100 	sbcseq	r0, sl, #0	; 0x0
    73c0:	0060e001 	rsbeq	lr, r0, r1
    73c4:	0060fa08 	rsbeq	pc, r0, r8, lsl #20
    73c8:	f15d0108 	undefined instruction 0xf15d0108
    73cc:	16000006 	strne	r0, [r0], -r6
    73d0:	00002e03 	andeq	r2, r0, r3, lsl #28
    73d4:	2402d901 	strcs	sp, [r2], #-2305
    73d8:	01000003 	tsteq	r0, r3
    73dc:	0e551650 	mrceq	6, 2, r1, cr5, cr0, {2}
    73e0:	d9010000 	stmdble	r1, {}
    73e4:	0000b402 	andeq	fp, r0, r2, lsl #8
    73e8:	00510100 	subseq	r0, r1, r0, lsl #2
    73ec:	2e650113 	mcrcs	1, 3, r0, cr5, cr3, {0}
    73f0:	f9010000 	undefined instruction 0xf9010000
    73f4:	60fc0102 	rscsvs	r0, ip, r2, lsl #2
    73f8:	61120800 	tstvs	r2, r0, lsl #16
    73fc:	5d010800 	stcpl	8, cr0, [r1]
    7400:	00000728 	andeq	r0, r0, r8, lsr #14
    7404:	002e0316 	eoreq	r0, lr, r6, lsl r3
    7408:	02f80100 	rscseq	r0, r8, #0	; 0x0
    740c:	00000324 	andeq	r0, r0, r4, lsr #6
    7410:	f2185001 	vhadd.s16	d5, d8, d1
    7414:	0100002c 	tsteq	r0, ip, lsr #32
    7418:	004c02f8 	strdeq	r0, [ip], #-40
    741c:	2c040000 	stccs	0, cr0, [r4], {0}
    7420:	13000000 	movwne	r0, #0	; 0x0
    7424:	002e9a01 	eoreq	r9, lr, r1, lsl #20
    7428:	030e0100 	movweq	r0, #57600	; 0xe100
    742c:	00611401 	rsbeq	r1, r1, r1, lsl #8
    7430:	00612e08 	rsbeq	r2, r1, r8, lsl #28
    7434:	5d5d0108 	ldfple	f0, [sp, #-32]
    7438:	16000007 	strne	r0, [r0], -r7
    743c:	00002e03 	andeq	r2, r0, r3, lsl #28
    7440:	24030d01 	strcs	r0, [r3], #-3329
    7444:	01000003 	tsteq	r0, r3
    7448:	0e551650 	mrceq	6, 2, r1, cr5, cr0, {2}
    744c:	0d010000 	stceq	0, cr0, [r1]
    7450:	0000b403 	andeq	fp, r0, r3, lsl #8
    7454:	00510100 	subseq	r0, r1, r0, lsl #2
    7458:	2ede011b 	mrccs	1, 6, r0, cr14, cr11, {0}
    745c:	36010000 	strcc	r0, [r1], -r0
    7460:	00890103 	addeq	r0, r9, r3, lsl #2
    7464:	61300000 	teqvs	r0, r0
    7468:	613c0800 	teqvs	ip, r0, lsl #16
    746c:	5d010800 	stcpl	8, cr0, [r1]
    7470:	000007a4 	andeq	r0, r0, r4, lsr #15
    7474:	002e0318 	eoreq	r0, lr, r8, lsl r3
    7478:	03350100 	teqeq	r5, #0	; 0x0
    747c:	00000324 	andeq	r0, r0, r4, lsr #6
    7480:	00002c17 	andeq	r2, r0, r7, lsl ip
    7484:	002d5316 	eoreq	r5, sp, r6, lsl r3
    7488:	03350100 	teqeq	r5, #0	; 0x0
    748c:	0000004c 	andeq	r0, r0, ip, asr #32
    7490:	42195101 	andsmi	r5, r9, #1073741824	; 0x40000000
    7494:	01000010 	tsteq	r0, r0, lsl r0
    7498:	00890337 	addeq	r0, r9, r7, lsr r3
    749c:	13000000 	movwne	r0, #0	; 0x0
    74a0:	002e4301 	eoreq	r4, lr, r1, lsl #6
    74a4:	036a0100 	cmneq	sl, #0	; 0x0
    74a8:	00613c01 	rsbeq	r3, r1, r1, lsl #24
    74ac:	00614608 	rsbeq	r4, r1, r8, lsl #12
    74b0:	db5d0108 	blle	17478d8 <__Stack_Size+0x17474d8>
    74b4:	16000007 	strne	r0, [r0], -r7
    74b8:	00002e03 	andeq	r2, r0, r3, lsl #28
    74bc:	24036901 	strcs	r6, [r3], #-2305
    74c0:	01000003 	tsteq	r0, r3
    74c4:	2d531850 	ldclcs	8, cr1, [r3, #-320]
    74c8:	69010000 	stmdbvs	r1, {}
    74cc:	00004c03 	andeq	r4, r0, r3, lsl #24
    74d0:	002c2a00 	eoreq	r2, ip, r0, lsl #20
    74d4:	011b0000 	tsteq	fp, r0
    74d8:	00002e53 	andeq	r2, r0, r3, asr lr
    74dc:	01038b01 	tsteq	r3, r1, lsl #22
    74e0:	00000094 	muleq	r0, r4, r0
    74e4:	08006148 	stmdaeq	r0, {r3, r6, r8, sp, lr}
    74e8:	08006192 	stmdaeq	r0, {r1, r4, r7, r8, sp, lr}
    74ec:	08525d01 	ldmdaeq	r2, {r0, r8, sl, fp, ip, lr}^
    74f0:	03180000 	tsteq	r8, #0	; 0x0
    74f4:	0100002e 	tsteq	r0, lr, lsr #32
    74f8:	0324038a 	teqeq	r4, #671088642	; 0x28000002
    74fc:	2c3d0000 	ldccs	0, cr0, [sp]
    7500:	f2180000 	vhadd.s16	d0, d8, d0
    7504:	0100002e 	tsteq	r0, lr, lsr #32
    7508:	004c038a 	subeq	r0, ip, sl, lsl #7
    750c:	2c500000 	mracs	r0, r0, acc0
    7510:	3c150000 	ldccc	0, cr0, [r5], {0}
    7514:	0100002e 	tsteq	r0, lr, lsr #32
    7518:	003a038c 	eorseq	r0, sl, ip, lsl #7
    751c:	52010000 	andpl	r0, r1, #0	; 0x0
    7520:	0011661a 	andseq	r6, r1, sl, lsl r6
    7524:	038c0100 	orreq	r0, ip, #0	; 0x0
    7528:	0000003a 	andeq	r0, r0, sl, lsr r0
    752c:	00002c79 	andeq	r2, r0, r9, ror ip
    7530:	002f6f1a 	eoreq	r6, pc, sl, lsl pc
    7534:	038c0100 	orreq	r0, ip, #0	; 0x0
    7538:	0000003a 	andeq	r0, r0, sl, lsr r0
    753c:	00002c97 	muleq	r0, r7, ip
    7540:	00104219 	andseq	r4, r0, r9, lsl r2
    7544:	038d0100 	orreq	r0, sp, #0	; 0x0
    7548:	00000094 	muleq	r0, r4, r0
    754c:	0a011300 	beq	4c154 <__Stack_Size+0x4bd54>
    7550:	0100002d 	tsteq	r0, sp, lsr #32
    7554:	940103db 	strls	r0, [r1], #-987
    7558:	a4080061 	strge	r0, [r8], #-97
    755c:	01080061 	tsteq	r8, r1, rrx
    7560:	0008a15d 	andeq	sl, r8, sp, asr r1
    7564:	2e031600 	cfmadd32cs	mvax0, mvfx1, mvfx3, mvfx0
    7568:	da010000 	ble	47570 <__Stack_Size+0x47170>
    756c:	00032403 	andeq	r2, r3, r3, lsl #8
    7570:	18500100 	ldmdane	r0, {r8}^
    7574:	00002ef2 	strdeq	r2, [r0], -r2
    7578:	4c03da01 	stcmi	10, cr13, [r3], {1}
    757c:	aa000000 	bge	7584 <__Stack_Size+0x7184>
    7580:	1900002c 	stmdbne	r0, {r2, r3, r5}
    7584:	00002e3c 	andeq	r2, r0, ip, lsr lr
    7588:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    758c:	19000000 	stmdbne	r0, {}
    7590:	00001166 	andeq	r1, r0, r6, ror #2
    7594:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    7598:	00000000 	andeq	r0, r0, r0
    759c:	2c52011c 	ldfcse	f0, [r2], {28}
    75a0:	8d010000 	stchi	0, cr0, [r1]
    75a4:	0061a401 	rsbeq	sl, r1, r1, lsl #8
    75a8:	00624008 	rsbeq	r4, r2, r8
    75ac:	002cbd08 	eoreq	fp, ip, r8, lsl #26
    75b0:	00092a00 	andeq	r2, r9, r0, lsl #20
    75b4:	2e031400 	cfcpyscs	mvf1, mvf3
    75b8:	8c010000 	stchi	0, cr0, [r1], {0}
    75bc:	00000324 	andeq	r0, r0, r4, lsr #6
    75c0:	00002ce8 	andeq	r2, r0, r8, ror #25
    75c4:	002e1d14 	eoreq	r1, lr, r4, lsl sp
    75c8:	db8c0100 	blle	fe3079d0 <SCS_BASE+0x1e2f99d0>
    75cc:	07000002 	streq	r0, [r0, -r2]
    75d0:	1d00002d 	stcne	0, cr0, [r0, #-180]
    75d4:	00000ef5 	strdeq	r0, [r0], -r5
    75d8:	003a8e01 	eorseq	r8, sl, r1, lsl #28
    75dc:	2d250000 	stccs	0, cr0, [r5]
    75e0:	011d0000 	tsteq	sp, r0
    75e4:	0100002d 	tsteq	r0, sp, lsr #32
    75e8:	00003a8e 	andeq	r3, r0, lr, lsl #21
    75ec:	002d4e00 	eoreq	r4, sp, r0, lsl #28
    75f0:	2c251e00 	stccs	14, cr1, [r5]
    75f4:	8f010000 	svchi	0x00010000
    75f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    75fc:	b51f5101 	ldrlt	r5, [pc, #-257]	; 7503 <__Stack_Size+0x7103>
    7600:	0100002e 	tsteq	r0, lr, lsr #32
    7604:	00003a90 	muleq	r0, r0, sl
    7608:	2da41e00 	stccs	14, cr1, [r4]
    760c:	91010000 	tstls	r1, r0
    7610:	0000003a 	andeq	r0, r0, sl, lsr r0
    7614:	af1e5401 	svcge	0x001e5401
    7618:	0100002d 	tsteq	r0, sp, lsr #32
    761c:	0002ab92 	muleq	r2, r2, fp
    7620:	5c910200 	lfmpl	f0, 4, [r1], {0}
    7624:	5e012000 	cdppl	0, 0, cr2, cr1, cr0, {0}
    7628:	0100002d 	tsteq	r0, sp, lsr #32
    762c:	6240015b 	subvs	r0, r0, #-1073741802	; 0xc0000016
    7630:	62d40800 	sbcsvs	r0, r4, #0	; 0x0
    7634:	2d610800 	stclcs	8, cr0, [r1]
    7638:	03140000 	tsteq	r4, #0	; 0x0
    763c:	0100002e 	tsteq	r0, lr, lsr #32
    7640:	0003245a 	andeq	r2, r3, sl, asr r4
    7644:	002d8c00 	eoreq	r8, sp, r0, lsl #24
    7648:	8d000000 	stchi	0, cr0, [r0]
    764c:	02000000 	andeq	r0, r0, #0	; 0x0
    7650:	00192300 	andseq	r2, r9, r0, lsl #6
    7654:	87010400 	strhi	r0, [r1, -r0, lsl #8]
    7658:	d400001a 	strle	r0, [r0], #-26
    765c:	42080062 	andmi	r0, r8, #98	; 0x62
    7660:	73080063 	movwvc	r0, #32867	; 0x8063
    7664:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    7668:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    766c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    7670:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    7674:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    7678:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    767c:	616d5f33 	cmnvs	sp, r3, lsr pc
    7680:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    7684:	3a430073 	bcc	10c7858 <__Stack_Size+0x10c7458>
    7688:	6573555c 	ldrbvs	r5, [r3, #-1372]!
    768c:	4d5c7372 	ldclmi	3, cr7, [ip, #-456]
    7690:	5c637261 	sfmpl	f7, 2, [r3], #-388
    7694:	75636f44 	strbvc	r6, [r3, #-3908]!
    7698:	746e656d 	strbtvc	r6, [lr], #-1389
    769c:	69475c73 	stmdbvs	r7, {r0, r1, r4, r5, r6, sl, fp, ip, lr}^
    76a0:	62754874 	rsbsvs	r4, r5, #7602176	; 0x740000
    76a4:	336d435c 	cmncc	sp, #1879048193	; 0x70000001
    76a8:	7361745f 	cmnvc	r1, #1593835520	; 0x5f000000
    76ac:	575c316b 	ldrbpl	r3, [ip, -fp, ror #2]
    76b0:	6c656568 	cfstr64vs	mvdx6, [r5], #-416
    76b4:	6f526465 	svcvs	0x00526465
    76b8:	52746f62 	rsbspl	r6, r4, #392	; 0x188
    76bc:	746f6d65 	strbtvc	r6, [pc], #3429	; 76c4 <__Stack_Size+0x72c4>
    76c0:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    76c4:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
    76c8:	47003156 	smlsdmi	r0, r6, r1, r3
    76cc:	4120554e 	teqmi	r0, lr, asr #10
    76d0:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    76d4:	352e3831 	strcc	r3, [lr, #-2097]!
    76d8:	80010030 	andhi	r0, r1, r0, lsr r0
    76dc:	00000102 	andeq	r0, r0, r2, lsl #2
    76e0:	19370002 	ldmdbne	r7!, {r1}
    76e4:	01040000 	tsteq	r4, r0
    76e8:	00000000 	andeq	r0, r0, r0
    76ec:	002fc301 	eoreq	ip, pc, r1, lsl #6
    76f0:	00005000 	andeq	r5, r0, r0
    76f4:	00634400 	rsbeq	r4, r3, r0, lsl #8
    76f8:	00639808 	rsbeq	r9, r3, r8, lsl #16
    76fc:	001b2b08 	andseq	r2, fp, r8, lsl #22
    7700:	05040200 	streq	r0, [r4, #-512]
    7704:	00003007 	andeq	r3, r0, r7
    7708:	46050202 	strmi	r0, [r5], -r2, lsl #4
    770c:	02000000 	andeq	r0, r0, #0	; 0x0
    7710:	01170601 	tsteq	r7, r1, lsl #12
    7714:	04020000 	streq	r0, [r2]
    7718:	00308107 	eorseq	r8, r0, r7, lsl #2
    771c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7720:	00000192 	muleq	r0, r2, r1
    7724:	15080102 	strne	r0, [r8, #-258]
    7728:	03000001 	movweq	r0, #1	; 0x1
    772c:	01040704 	tsteq	r4, r4, lsl #14
    7730:	00002f98 	muleq	r0, r8, pc
    7734:	44019201 	strmi	r9, [r1], #-513
    7738:	98080063 	stmdals	r8, {r0, r1, r5, r6}
    773c:	ab080063 	blge	2078d0 <__Stack_Size+0x2074d0>
    7740:	8600002d 	strhi	r0, [r0], -sp, lsr #32
    7744:	05000000 	streq	r0, [r0]
    7748:	00002ff5 	strdeq	r2, [r0], -r5
    774c:	00869301 	addeq	r9, r6, r1, lsl #6
    7750:	a6060000 	strge	r0, [r6], -r0
    7754:	0100002f 	tsteq	r0, pc, lsr #32
    7758:	00008693 	muleq	r0, r3, r6
    775c:	002dca00 	eoreq	ip, sp, r0, lsl #20
    7760:	04070000 	streq	r0, [r7]
    7764:	0000003a 	andeq	r0, r0, sl, lsr r0
    7768:	002fae08 	eoreq	sl, pc, r8, lsl #28
    776c:	3a190100 	bcc	647b74 <__Stack_Size+0x647774>
    7770:	01000000 	tsteq	r0, r0
    7774:	2f910801 	svccs	0x00910801
    7778:	1b010000 	blne	47780 <__Stack_Size+0x47380>
    777c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7780:	bc080101 	stflts	f0, [r8], {1}
    7784:	0100002f 	tsteq	r0, pc, lsr #32
    7788:	00003a1d 	andeq	r3, r0, sp, lsl sl
    778c:	08010100 	stmdaeq	r1, {r8}
    7790:	00002ffc 	strdeq	r2, [r0], -ip
    7794:	003a2001 	eorseq	r2, sl, r1
    7798:	01010000 	tsteq	r1, r0
    779c:	002fb608 	eoreq	fp, pc, r8, lsl #12
    77a0:	3a220100 	bcc	887ba8 <__Stack_Size+0x8877a8>
    77a4:	01000000 	tsteq	r0, r0
    77a8:	2f890901 	svccs	0x00890901
    77ac:	25010000 	strcs	r0, [r1]
    77b0:	e80a0101 	stmda	sl, {r0, r8}
    77b4:	e6000000 	str	r0, [r0], -r0
    77b8:	0b000000 	bleq	77c0 <__Stack_Size+0x73c0>
    77bc:	0000004f 	andeq	r0, r0, pc, asr #32
    77c0:	010c004c 	tsteq	ip, ip, asr #32
    77c4:	00e60407 	rsceq	r0, r6, r7, lsl #8
    77c8:	e80d0000 	stmda	sp, {}
    77cc:	0100002f 	tsteq	r0, pc, lsr #32
    77d0:	00010039 	andeq	r0, r1, r9, lsr r0
    77d4:	03050100 	movweq	r0, #20736	; 0x5100
    77d8:	08003000 	stmdaeq	r0, {ip, sp}
    77dc:	0000d60e 	andeq	sp, r0, lr, lsl #12
    77e0:	00c10000 	sbceq	r0, r1, r0
    77e4:	00020000 	andeq	r0, r2, r0
    77e8:	000019ec 	andeq	r1, r0, ip, ror #19
    77ec:	00000104 	andeq	r0, r0, r4, lsl #2
    77f0:	47010000 	strmi	r0, [r1, -r0]
    77f4:	10000030 	andne	r0, r0, r0, lsr r0
    77f8:	00000030 	andeq	r0, r0, r0, lsr r0
    77fc:	00000000 	andeq	r0, r0, r0
    7800:	89000000 	stmdbhi	r0, {}
    7804:	0200001b 	andeq	r0, r0, #27	; 0x1b
    7808:	30860704 	addcc	r0, r6, r4, lsl #14
    780c:	01020000 	tsteq	r2, r0
    7810:	00011706 	andeq	r1, r1, r6, lsl #14
    7814:	08010200 	stmdaeq	r1, {r9}
    7818:	00000115 	andeq	r0, r0, r5, lsl r1
    781c:	46050202 	strmi	r0, [r5], -r2, lsl #4
    7820:	02000000 	andeq	r0, r0, #0	; 0x0
    7824:	01920702 	orrseq	r0, r2, r2, lsl #14
    7828:	04030000 	streq	r0, [r3]
    782c:	746e6905 	strbtvc	r6, [lr], #-2309
    7830:	05080200 	streq	r0, [r8, #-512]
    7834:	00003002 	andeq	r3, r0, r2
    7838:	7c070802 	stcvc	8, cr0, [r7], {2}
    783c:	02000030 	andeq	r0, r0, #48	; 0x30
    7840:	30070504 	andcc	r0, r7, r4, lsl #10
    7844:	04040000 	streq	r0, [r4]
    7848:	07040207 	streq	r0, [r4, -r7, lsl #4]
    784c:	00003081 	andeq	r3, r0, r1, lsl #1
    7850:	04060105 	streq	r0, [r6], #-261
    7854:	0000006e 	andeq	r0, r0, lr, rrx
    7858:	1e080102 	adfnee	f0, f0, f2
    785c:	07000001 	streq	r0, [r0, -r1]
    7860:	000030a8 	andeq	r3, r0, r8, lsr #1
    7864:	9c060201 	sfmls	f0, 4, [r6], {1}
    7868:	08000000 	stmdaeq	r0, {}
    786c:	000030b7 	strheq	r3, [r0], -r7
    7870:	309c0800 	addscc	r0, ip, r0, lsl #16
    7874:	08010000 	stmdaeq	r1, {}
    7878:	00003093 	muleq	r0, r3, r0
    787c:	01090002 	tsteq	r9, r2
    7880:	000030bc 	strheq	r3, [r0], -ip
    7884:	48014001 	stmdami	r1, {r0, lr}
	...
    7890:	dd000000 	stcle	0, cr0, [r0]
    7894:	0a00002d 	beq	7950 <__Stack_Size+0x7550>
    7898:	01006e66 	tsteq	r0, r6, ror #28
    789c:	0000703d 	andeq	r7, r0, sp, lsr r0
    78a0:	002e0800 	eoreq	r0, lr, r0, lsl #16
    78a4:	36000000 	strcc	r0, [r0], -r0
    78a8:	02000009 	andeq	r0, r0, #9	; 0x9
    78ac:	001a6d00 	andseq	r6, sl, r0, lsl #26
    78b0:	00010400 	andeq	r0, r1, r0, lsl #8
    78b4:	01000000 	tsteq	r0, r0
    78b8:	000030cf 	andeq	r3, r0, pc, asr #1
    78bc:	00003010 	andeq	r3, r0, r0, lsl r0
	...
    78c8:	00001bfd 	strdeq	r1, [r0], -sp
    78cc:	86070402 	strhi	r0, [r7], -r2, lsl #8
    78d0:	02000030 	andeq	r0, r0, #48	; 0x30
    78d4:	01170601 	tsteq	r7, r1, lsl #12
    78d8:	01020000 	tsteq	r2, r0
    78dc:	00011508 	andeq	r1, r1, r8, lsl #10
    78e0:	05020200 	streq	r0, [r2, #-512]
    78e4:	00000046 	andeq	r0, r0, r6, asr #32
    78e8:	92070202 	andls	r0, r7, #536870912	; 0x20000000
    78ec:	03000001 	movweq	r0, #1	; 0x1
    78f0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    78f4:	08020074 	stmdaeq	r2, {r2, r4, r5, r6}
    78f8:	00300205 	eorseq	r0, r0, r5, lsl #4
    78fc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    7900:	0000307c 	andeq	r3, r0, ip, ror r0
    7904:	0032de04 	eorseq	sp, r2, r4, lsl #28
    7908:	48070200 	stmdami	r7, {r9}
    790c:	02000000 	andeq	r0, r0, #0	; 0x0
    7910:	30070504 	andcc	r0, r7, r4, lsl #10
    7914:	8d040000 	stchi	0, cr0, [r4]
    7918:	03000033 	movweq	r0, #51	; 0x33
    791c:	0000682c 	andeq	r6, r0, ip, lsr #16
    7920:	32860500 	addcc	r0, r6, #0	; 0x0
    7924:	63040000 	movwvs	r0, #16384	; 0x4000
    7928:	00002501 	andeq	r2, r0, r1, lsl #10
    792c:	03040600 	movweq	r0, #17920	; 0x4600
    7930:	0000a547 	andeq	sl, r0, r7, asr #10
    7934:	32800700 	addcc	r0, r0, #0	; 0x0
    7938:	48030000 	stmdami	r3, {}
    793c:	0000007a 	andeq	r0, r0, sl, ror r0
    7940:	00323207 	eorseq	r3, r2, r7, lsl #4
    7944:	a5490300 	strbge	r0, [r9, #-768]
    7948:	00000000 	andeq	r0, r0, r0
    794c:	00003308 	andeq	r3, r0, r8, lsl #6
    7950:	0000b500 	andeq	fp, r0, r0, lsl #10
    7954:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7958:	00030000 	andeq	r0, r3, r0
    795c:	0b07040a 	bleq	1c898c <__Stack_Size+0x1c858c>
    7960:	dd440308 	stclle	3, cr0, [r4, #-32]
    7964:	0c000000 	stceq	0, cr0, [r0], {0}
    7968:	00003377 	andeq	r3, r0, r7, ror r3
    796c:	00484503 	subeq	r4, r8, r3, lsl #10
    7970:	23020000 	movwcs	r0, #8192	; 0x2000
    7974:	337f0c00 	cmncc	pc, #0	; 0x0
    7978:	4a030000 	bmi	c7980 <__Stack_Size+0xc7580>
    797c:	00000086 	andeq	r0, r0, r6, lsl #1
    7980:	00042302 	andeq	r2, r4, r2, lsl #6
    7984:	00331304 	eorseq	r1, r3, r4, lsl #6
    7988:	b84b0300 	stmdalt	fp, {r8, r9}^
    798c:	04000000 	streq	r0, [r0]
    7990:	00003204 	andeq	r3, r0, r4, lsl #4
    7994:	005d4f03 	subseq	r4, sp, r3, lsl #30
    7998:	040d0000 	streq	r0, [sp]
    799c:	0033c004 	eorseq	ip, r3, r4
    79a0:	00150500 	andseq	r0, r5, r0, lsl #10
    79a4:	02000001 	andeq	r0, r0, #1	; 0x1
    79a8:	30810704 	addcc	r0, r1, r4, lsl #14
    79ac:	150e0000 	strne	r0, [lr]
    79b0:	18000032 	stmdane	r0, {r1, r4, r5}
    79b4:	01662d05 	cmneq	r6, r5, lsl #26
    79b8:	2b0c0000 	blcs	3079c0 <__Stack_Size+0x3075c0>
    79bc:	05000033 	streq	r0, [r0, #-51]
    79c0:	0001662e 	andeq	r6, r1, lr, lsr #12
    79c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    79c8:	006b5f0f 	rsbeq	r5, fp, pc, lsl #30
    79cc:	00482f05 	subeq	r2, r8, r5, lsl #30
    79d0:	23020000 	movwcs	r0, #8192	; 0x2000
    79d4:	33620c04 	cmncc	r2, #1024	; 0x400
    79d8:	2f050000 	svccs	0x00050000
    79dc:	00000048 	andeq	r0, r0, r8, asr #32
    79e0:	0c082302 	stceq	3, cr2, [r8], {2}
    79e4:	000031fe 	strdeq	r3, [r0], -lr
    79e8:	00482f05 	subeq	r2, r8, r5, lsl #30
    79ec:	23020000 	movwcs	r0, #8192	; 0x2000
    79f0:	340c0c0c 	strcc	r0, [ip], #-3084
    79f4:	2f050000 	svccs	0x00050000
    79f8:	00000048 	andeq	r0, r0, r8, asr #32
    79fc:	0f102302 	svceq	0x00102302
    7a00:	0500785f 	streq	r7, [r0, #-2143]
    7a04:	00016c30 	andeq	r6, r1, r0, lsr ip
    7a08:	14230200 	strtne	r0, [r3], #-512
    7a0c:	07041000 	streq	r1, [r4, -r0]
    7a10:	08000001 	stmdaeq	r0, {r0}
    7a14:	000000f5 	strdeq	r0, [r0], -r5
    7a18:	0000017c 	andeq	r0, r0, ip, ror r1
    7a1c:	0000b509 	andeq	fp, r0, r9, lsl #10
    7a20:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    7a24:	0000322d 	andeq	r3, r0, sp, lsr #4
    7a28:	07350524 	ldreq	r0, [r5, -r4, lsr #10]!
    7a2c:	0c000002 	stceq	0, cr0, [r0], {2}
    7a30:	00003161 	andeq	r3, r0, r1, ror #2
    7a34:	00483605 	subeq	r3, r8, r5, lsl #12
    7a38:	23020000 	movwcs	r0, #8192	; 0x2000
    7a3c:	339c0c00 	orrscc	r0, ip, #0	; 0x0
    7a40:	37050000 	strcc	r0, [r5, -r0]
    7a44:	00000048 	andeq	r0, r0, r8, asr #32
    7a48:	0c042302 	stceq	3, cr2, [r4], {2}
    7a4c:	00003176 	andeq	r3, r0, r6, ror r1
    7a50:	00483805 	subeq	r3, r8, r5, lsl #16
    7a54:	23020000 	movwcs	r0, #8192	; 0x2000
    7a58:	34850c08 	strcc	r0, [r5], #3080
    7a5c:	39050000 	stmdbcc	r5, {}
    7a60:	00000048 	andeq	r0, r0, r8, asr #32
    7a64:	0c0c2302 	stceq	3, cr2, [ip], {2}
    7a68:	000032b1 	strheq	r3, [r0], -r1
    7a6c:	00483a05 	subeq	r3, r8, r5, lsl #20
    7a70:	23020000 	movwcs	r0, #8192	; 0x2000
    7a74:	32a00c10 	adccc	r0, r0, #4096	; 0x1000
    7a78:	3b050000 	blcc	147a80 <__Stack_Size+0x147680>
    7a7c:	00000048 	andeq	r0, r0, r8, asr #32
    7a80:	0c142302 	ldceq	3, cr2, [r4], {2}
    7a84:	00003411 	andeq	r3, r0, r1, lsl r4
    7a88:	00483c05 	subeq	r3, r8, r5, lsl #24
    7a8c:	23020000 	movwcs	r0, #8192	; 0x2000
    7a90:	32f50c18 	rscscc	r0, r5, #6144	; 0x1800
    7a94:	3d050000 	stccc	0, cr0, [r5]
    7a98:	00000048 	andeq	r0, r0, r8, asr #32
    7a9c:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    7aa0:	0000344c 	andeq	r3, r0, ip, asr #8
    7aa4:	00483e05 	subeq	r3, r8, r5, lsl #28
    7aa8:	23020000 	movwcs	r0, #8192	; 0x2000
    7aac:	85110020 	ldrhi	r0, [r1, #-32]
    7ab0:	08000031 	stmdaeq	r0, {r0, r4, r5}
    7ab4:	50470501 	subpl	r0, r7, r1, lsl #10
    7ab8:	0c000002 	stceq	0, cr0, [r0], {2}
    7abc:	000031f1 	strdeq	r3, [r0], -r1
    7ac0:	02504805 	subseq	r4, r0, #327680	; 0x50000
    7ac4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ac8:	30c30c00 	sbccc	r0, r3, r0, lsl #24
    7acc:	49050000 	stmdbmi	r5, {}
    7ad0:	00000250 	andeq	r0, r0, r0, asr r2
    7ad4:	01802303 	orreq	r2, r0, r3, lsl #6
    7ad8:	0033b20c 	eorseq	fp, r3, ip, lsl #4
    7adc:	f54b0500 	undefined instruction 0xf54b0500
    7ae0:	03000000 	movweq	r0, #0	; 0x0
    7ae4:	0c028023 	stceq	0, cr8, [r2], {35}
    7ae8:	000031aa 	andeq	r3, r0, sl, lsr #3
    7aec:	00f54e05 	rscseq	r4, r5, r5, lsl #28
    7af0:	23030000 	movwcs	r0, #12288	; 0x3000
    7af4:	08000284 	stmdaeq	r0, {r2, r7, r9}
    7af8:	000000f3 	strdeq	r0, [r0], -r3
    7afc:	00000260 	andeq	r0, r0, r0, ror #4
    7b00:	0000b509 	andeq	fp, r0, r9, lsl #10
    7b04:	11001f00 	tstne	r0, r0, lsl #30
    7b08:	000030bb 	strheq	r3, [r0], -fp
    7b0c:	59050190 	stmdbpl	r5, {r4, r7, r8}
    7b10:	000002a7 	andeq	r0, r0, r7, lsr #5
    7b14:	00332b0c 	eorseq	r2, r3, ip, lsl #22
    7b18:	a75a0500 	ldrbge	r0, [sl, -r0, lsl #10]
    7b1c:	02000002 	andeq	r0, r0, #2	; 0x2
    7b20:	430c0023 	movwmi	r0, #49187	; 0xc023
    7b24:	05000033 	streq	r0, [r0, #-51]
    7b28:	0000485b 	andeq	r4, r0, fp, asr r8
    7b2c:	04230200 	strteq	r0, [r3], #-512
    7b30:	0031f90c 	eorseq	pc, r1, ip, lsl #18
    7b34:	ad5d0500 	cfldr64ge	mvdx0, [sp]
    7b38:	02000002 	andeq	r0, r0, #2	; 0x2
    7b3c:	850c0823 	strhi	r0, [ip, #-2083]
    7b40:	05000031 	streq	r0, [r0, #-49]
    7b44:	0002075e 	andeq	r0, r2, lr, asr r7
    7b48:	88230300 	stmdahi	r3!, {r8, r9}
    7b4c:	04100001 	ldreq	r0, [r0], #-1
    7b50:	00000260 	andeq	r0, r0, r0, ror #4
    7b54:	0002bf08 	andeq	fp, r2, r8, lsl #30
    7b58:	0002bd00 	andeq	fp, r2, r0, lsl #26
    7b5c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7b60:	001f0000 	andseq	r0, pc, r0
    7b64:	04100112 	ldreq	r0, [r0], #-274
    7b68:	000002bd 	strheq	r0, [r0], -sp
    7b6c:	0032ff0e 	eorseq	pc, r2, lr, lsl #30
    7b70:	69050800 	stmdbvs	r5, {fp}
    7b74:	000002ee 	andeq	r0, r0, lr, ror #5
    7b78:	0031700c 	eorseq	r7, r1, ip
    7b7c:	ee6a0500 	cdp	5, 6, cr0, cr10, cr0, {0}
    7b80:	02000002 	andeq	r0, r0, #2	; 0x2
    7b84:	020c0023 	andeq	r0, ip, #35	; 0x23
    7b88:	05000031 	streq	r0, [r0, #-49]
    7b8c:	0000486b 	andeq	r4, r0, fp, ror #16
    7b90:	04230200 	strteq	r0, [r3], #-512
    7b94:	33041000 	movwcc	r1, #16384	; 0x4000
    7b98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    7b9c:	0000331e 	andeq	r3, r0, lr, lsl r3
    7ba0:	32a9055c 	adccc	r0, r9, #385875968	; 0x17000000
    7ba4:	0f000004 	svceq	0x00000004
    7ba8:	0500705f 	streq	r7, [r0, #-95]
    7bac:	0002eeaa 	andeq	lr, r2, sl, lsr #29
    7bb0:	00230200 	eoreq	r0, r3, r0, lsl #4
    7bb4:	00725f0f 	rsbseq	r5, r2, pc, lsl #30
    7bb8:	0048ab05 	subeq	sl, r8, r5, lsl #22
    7bbc:	23020000 	movwcs	r0, #8192	; 0x2000
    7bc0:	775f0f04 	ldrbvc	r0, [pc, -r4, lsl #30]
    7bc4:	48ac0500 	stmiami	ip!, {r8, sl}
    7bc8:	02000000 	andeq	r0, r0, #0	; 0x0
    7bcc:	a30c0823 	movwge	r0, #51235	; 0xc823
    7bd0:	05000031 	streq	r0, [r0, #-49]
    7bd4:	00003aad 	andeq	r3, r0, sp, lsr #21
    7bd8:	0c230200 	sfmeq	f0, 4, [r3]
    7bdc:	0032490c 	eorseq	r4, r2, ip, lsl #18
    7be0:	3aae0500 	bcc	feb88fe8 <SCS_BASE+0x1eb7afe8>
    7be4:	02000000 	andeq	r0, r0, #0	; 0x0
    7be8:	5f0f0e23 	svcpl	0x000f0e23
    7bec:	05006662 	streq	r6, [r0, #-1634]
    7bf0:	0002c5af 	andeq	ip, r2, pc, lsr #11
    7bf4:	10230200 	eorne	r0, r3, r0, lsl #4
    7bf8:	00313b0c 	eorseq	r3, r1, ip, lsl #22
    7bfc:	48b00500 	ldmmi	r0!, {r8, sl}
    7c00:	02000000 	andeq	r0, r0, #0	; 0x0
    7c04:	930c1823 	movwls	r1, #51235	; 0xc823
    7c08:	05000031 	streq	r0, [r0, #-49]
    7c0c:	0000f3b7 	strheq	pc, [r0], -r7
    7c10:	1c230200 	sfmne	f0, 4, [r3]
    7c14:	00321d0c 	eorseq	r1, r2, ip, lsl #26
    7c18:	c1b90500 	undefined instruction 0xc1b90500
    7c1c:	02000005 	andeq	r0, r0, #5	; 0x5
    7c20:	990c2023 	stmdbls	ip, {r0, r1, r5, sp}
    7c24:	05000032 	streq	r0, [r0, #-50]
    7c28:	0005f1bb 	strheq	pc, [r5], -fp
    7c2c:	24230200 	strtcs	r0, [r3], #-512
    7c30:	0033870c 	eorseq	r8, r3, ip, lsl #14
    7c34:	16bd0500 	ldrtne	r0, [sp], r0, lsl #10
    7c38:	02000006 	andeq	r0, r0, #6	; 0x6
    7c3c:	660c2823 	strvs	r2, [ip], -r3, lsr #16
    7c40:	05000034 	streq	r0, [r0, #-52]
    7c44:	000631be 	strheq	r3, [r6], -lr
    7c48:	2c230200 	sfmcs	f0, 4, [r3]
    7c4c:	62755f0f 	rsbsvs	r5, r5, #60	; 0x3c
    7c50:	c5c10500 	strbgt	r0, [r1, #1280]
    7c54:	02000002 	andeq	r0, r0, #2	; 0x2
    7c58:	5f0f3023 	svcpl	0x000f3023
    7c5c:	05007075 	streq	r7, [r0, #-117]
    7c60:	0002eec2 	andeq	lr, r2, r2, asr #29
    7c64:	38230200 	stmdacc	r3!, {r9}
    7c68:	72755f0f 	rsbsvc	r5, r5, #60	; 0x3c
    7c6c:	48c30500 	stmiami	r3, {r8, sl}^
    7c70:	02000000 	andeq	r0, r0, #0	; 0x0
    7c74:	6a0c3c23 	bvs	316d08 <__Stack_Size+0x316908>
    7c78:	05000031 	streq	r0, [r0, #-49]
    7c7c:	000637c6 	andeq	r3, r6, r6, asr #15
    7c80:	40230200 	eormi	r0, r3, r0, lsl #4
    7c84:	00343e0c 	eorseq	r3, r4, ip, lsl #28
    7c88:	47c70500 	strbmi	r0, [r7, r0, lsl #10]
    7c8c:	02000006 	andeq	r0, r0, #6	; 0x6
    7c90:	5f0f4323 	svcpl	0x000f4323
    7c94:	0500626c 	streq	r6, [r0, #-620]
    7c98:	0002c5ca 	andeq	ip, r2, sl, asr #11
    7c9c:	44230200 	strtmi	r0, [r3], #-512
    7ca0:	0031b90c 	eorseq	fp, r1, ip, lsl #18
    7ca4:	48cd0500 	stmiami	sp, {r8, sl}^
    7ca8:	02000000 	andeq	r0, r0, #0	; 0x0
    7cac:	ca0c4c23 	bgt	31ad40 <__Stack_Size+0x31a940>
    7cb0:	05000031 	streq	r0, [r0, #-49]
    7cb4:	000048ce 	andeq	r4, r0, lr, asr #17
    7cb8:	50230200 	eorpl	r0, r3, r0, lsl #4
    7cbc:	0034950c 	eorseq	r9, r4, ip, lsl #10
    7cc0:	51d10500 	bicspl	r0, r1, r0, lsl #10
    7cc4:	02000004 	andeq	r0, r0, #4	; 0x4
    7cc8:	8d0c5423 	cfstrshi	mvf5, [ip, #-140]
    7ccc:	05000032 	streq	r0, [r0, #-50]
    7cd0:	0000e8d5 	ldrdeq	lr, [r0], -r5
    7cd4:	58230200 	stmdapl	r3!, {r9}
    7cd8:	48011300 	stmdami	r1, {r8, r9, ip}
    7cdc:	51000000 	tstpl	r0, r0
    7ce0:	14000004 	strne	r0, [r0], #-4
    7ce4:	00000451 	andeq	r0, r0, r1, asr r4
    7ce8:	0000f314 	andeq	pc, r0, r4, lsl r3
    7cec:	05b41400 	ldreq	r1, [r4, #1024]!
    7cf0:	48140000 	ldmdami	r4, {}
    7cf4:	00000000 	andeq	r0, r0, r0
    7cf8:	04570410 	ldrbeq	r0, [r7], #-1040
    7cfc:	6a110000 	bvs	447d04 <__Stack_Size+0x447904>
    7d00:	00000033 	andeq	r0, r0, r3, lsr r0
    7d04:	b4250504 	strtlt	r0, [r5], #-1284
    7d08:	15000005 	strne	r0, [r0, #-5]
    7d0c:	00003395 	muleq	r0, r5, r3
    7d10:	48024105 	stmdami	r2, {r0, r2, r8, lr}
    7d14:	02000000 	andeq	r0, r0, #0	; 0x0
    7d18:	b2150023 	andslt	r0, r5, #35	; 0x23
    7d1c:	05000031 	streq	r0, [r0, #-49]
    7d20:	06a40246 	strteq	r0, [r4], r6, asr #4
    7d24:	23020000 	movwcs	r0, #8192	; 0x2000
    7d28:	32391504 	eorscc	r1, r9, #16777216	; 0x1000000
    7d2c:	46050000 	strmi	r0, [r5], -r0
    7d30:	0006a402 	andeq	sl, r6, r2, lsl #8
    7d34:	08230200 	stmdaeq	r3!, {r9}
    7d38:	00320d15 	eorseq	r0, r2, r5, lsl sp
    7d3c:	02460500 	subeq	r0, r6, #0	; 0x0
    7d40:	000006a4 	andeq	r0, r0, r4, lsr #13
    7d44:	150c2302 	strne	r2, [ip, #-770]
    7d48:	0000333e 	andeq	r3, r0, lr, lsr r3
    7d4c:	48024805 	stmdami	r2, {r0, r2, fp, lr}
    7d50:	02000000 	andeq	r0, r0, #0	; 0x0
    7d54:	10151023 	andsne	r1, r5, r3, lsr #32
    7d58:	05000031 	streq	r0, [r0, #-49]
    7d5c:	08af0249 	stmiaeq	pc!, {r0, r3, r6, r9}
    7d60:	23020000 	movwcs	r0, #8192	; 0x2000
    7d64:	33e81514 	mvncc	r1, #83886080	; 0x5000000
    7d68:	4b050000 	blmi	147d70 <__Stack_Size+0x147970>
    7d6c:	00004802 	andeq	r4, r0, r2, lsl #16
    7d70:	30230200 	eorcc	r0, r3, r0, lsl #4
    7d74:	00334815 	eorseq	r4, r3, r5, lsl r8
    7d78:	024c0500 	subeq	r0, ip, #0	; 0x0
    7d7c:	000005e6 	andeq	r0, r0, r6, ror #11
    7d80:	15342302 	ldrne	r2, [r4, #-770]!
    7d84:	000032ba 	strheq	r3, [r0], -sl
    7d88:	48024e05 	stmdami	r2, {r0, r2, r9, sl, fp, lr}
    7d8c:	02000000 	andeq	r0, r0, #0	; 0x0
    7d90:	58153823 	ldmdapl	r5, {r0, r1, r5, fp, ip, sp}
    7d94:	05000033 	streq	r0, [r0, #-51]
    7d98:	08cb0250 	stmiaeq	fp, {r4, r6, r9}^
    7d9c:	23020000 	movwcs	r0, #8192	; 0x2000
    7da0:	3278153c 	rsbscc	r1, r8, #251658240	; 0xf000000
    7da4:	53050000 	movwpl	r0, #20480	; 0x5000
    7da8:	00016602 	andeq	r6, r1, r2, lsl #12
    7dac:	40230200 	eormi	r0, r3, r0, lsl #4
    7db0:	00322315 	eorseq	r2, r2, r5, lsl r3
    7db4:	02540500 	subseq	r0, r4, #0	; 0x0
    7db8:	00000048 	andeq	r0, r0, r8, asr #32
    7dbc:	15442302 	strbne	r2, [r4, #-770]
    7dc0:	00003480 	andeq	r3, r0, r0, lsl #9
    7dc4:	66025505 	strvs	r5, [r2], -r5, lsl #10
    7dc8:	02000001 	andeq	r0, r0, #1	; 0x1
    7dcc:	d4154823 	ldrle	r4, [r5], #-2083
    7dd0:	05000032 	streq	r0, [r0, #-50]
    7dd4:	08d10256 	ldmeq	r1, {r1, r2, r4, r6, r9}^
    7dd8:	23020000 	movwcs	r0, #8192	; 0x2000
    7ddc:	3241154c 	subcc	r1, r1, #318767104	; 0x13000000
    7de0:	59050000 	stmdbpl	r5, {}
    7de4:	00004802 	andeq	r4, r0, r2, lsl #16
    7de8:	50230200 	eorpl	r0, r3, r0, lsl #4
    7dec:	0031c215 	eorseq	ip, r1, r5, lsl r2
    7df0:	025a0500 	subseq	r0, sl, #0	; 0x0
    7df4:	000005b4 	strheq	r0, [r0], -r4
    7df8:	15542302 	ldrbne	r2, [r4, #-770]
    7dfc:	000032f0 	strdeq	r3, [r0], -r0
    7e00:	8d027c05 	stchi	12, cr7, [r2, #-20]
    7e04:	02000008 	andeq	r0, r0, #8	; 0x8
    7e08:	bb155823 	bllt	55de9c <__Stack_Size+0x55da9c>
    7e0c:	05000030 	streq	r0, [r0, #-48]
    7e10:	02a7027f 	adceq	r0, r7, #-268435449	; 0xf0000007
    7e14:	23030000 	movwcs	r0, #12288	; 0x3000
    7e18:	561502c8 	ldrpl	r0, [r5], -r8, asr #5
    7e1c:	05000032 	streq	r0, [r0, #-50]
    7e20:	02600280 	rsbeq	r0, r0, #8	; 0x8
    7e24:	23030000 	movwcs	r0, #12288	; 0x3000
    7e28:	341502cc 	ldrcc	r0, [r5], #-716
    7e2c:	05000034 	streq	r0, [r0, #-52]
    7e30:	08e30283 	stmiaeq	r3!, {r0, r1, r7, r9}^
    7e34:	23030000 	movwcs	r0, #12288	; 0x3000
    7e38:	9b1505dc 	blls	5495b0 <__Stack_Size+0x5491b0>
    7e3c:	05000031 	streq	r0, [r0, #-49]
    7e40:	06630288 	strbteq	r0, [r3], -r8, lsl #5
    7e44:	23030000 	movwcs	r0, #12288	; 0x3000
    7e48:	801505e0 	andshi	r0, r5, r0, ror #11
    7e4c:	05000031 	streq	r0, [r0, #-49]
    7e50:	08ef0289 	stmiaeq	pc!, {r0, r3, r7, r9}^
    7e54:	23030000 	movwcs	r0, #12288	; 0x3000
    7e58:	100005ec 	andne	r0, r0, ip, ror #11
    7e5c:	0005ba04 	andeq	fp, r5, r4, lsl #20
    7e60:	08010200 	stmdaeq	r1, {r9}
    7e64:	0000011e 	andeq	r0, r0, lr, lsl r1
    7e68:	04320410 	ldrteq	r0, [r2], #-1040
    7e6c:	01130000 	tsteq	r3, r0
    7e70:	00000048 	andeq	r0, r0, r8, asr #32
    7e74:	000005e6 	andeq	r0, r0, r6, ror #11
    7e78:	00045114 	andeq	r5, r4, r4, lsl r1
    7e7c:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7e80:	e6140000 	ldr	r0, [r4], -r0
    7e84:	14000005 	strne	r0, [r0], #-5
    7e88:	00000048 	andeq	r0, r0, r8, asr #32
    7e8c:	ec041000 	stc	0, cr1, [r4], {0}
    7e90:	16000005 	strne	r0, [r0], -r5
    7e94:	000005ba 	strheq	r0, [r0], -sl
    7e98:	05c70410 	strbeq	r0, [r7, #1040]
    7e9c:	01130000 	tsteq	r3, r0
    7ea0:	0000006f 	andeq	r0, r0, pc, rrx
    7ea4:	00000616 	andeq	r0, r0, r6, lsl r6
    7ea8:	00045114 	andeq	r5, r4, r4, lsl r1
    7eac:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7eb0:	6f140000 	svcvs	0x00140000
    7eb4:	14000000 	strne	r0, [r0]
    7eb8:	00000048 	andeq	r0, r0, r8, asr #32
    7ebc:	f7041000 	undefined instruction 0xf7041000
    7ec0:	13000005 	movwne	r0, #5	; 0x5
    7ec4:	00004801 	andeq	r4, r0, r1, lsl #16
    7ec8:	00063100 	andeq	r3, r6, r0, lsl #2
    7ecc:	04511400 	ldrbeq	r1, [r1], #-1024
    7ed0:	f3140000 	vhadd.u16	d0, d4, d0
    7ed4:	00000000 	andeq	r0, r0, r0
    7ed8:	061c0410 	undefined
    7edc:	33080000 	movwcc	r0, #32768	; 0x8000
    7ee0:	47000000 	strmi	r0, [r0, -r0]
    7ee4:	09000006 	stmdbeq	r0, {r1, r2}
    7ee8:	000000b5 	strheq	r0, [r0], -r5
    7eec:	33080002 	movwcc	r0, #32770	; 0x8002
    7ef0:	57000000 	strpl	r0, [r0, -r0]
    7ef4:	09000006 	stmdbeq	r0, {r1, r2}
    7ef8:	000000b5 	strheq	r0, [r0], -r5
    7efc:	0c050000 	stceq	0, cr0, [r5], {0}
    7f00:	05000033 	streq	r0, [r0, #-51]
    7f04:	02f4010e 	rscseq	r0, r4, #-2147483645	; 0x80000003
    7f08:	1b170000 	blne	5c7f10 <__Stack_Size+0x5c7b10>
    7f0c:	0c000034 	stceq	0, cr0, [r0], {52}
    7f10:	9e011305 	cdpls	3, 0, cr1, cr1, cr5, {0}
    7f14:	15000006 	strne	r0, [r0, #-6]
    7f18:	0000332b 	andeq	r3, r0, fp, lsr #6
    7f1c:	9e011405 	cdpls	4, 0, cr1, cr1, cr5, {0}
    7f20:	02000006 	andeq	r0, r0, #6	; 0x6
    7f24:	4f150023 	svcmi	0x00150023
    7f28:	05000032 	streq	r0, [r0, #-50]
    7f2c:	00480115 	subeq	r0, r8, r5, lsl r1
    7f30:	23020000 	movwcs	r0, #8192	; 0x2000
    7f34:	33061504 	movwcc	r1, #25860	; 0x6504
    7f38:	16050000 	strne	r0, [r5], -r0
    7f3c:	0006a401 	andeq	sl, r6, r1, lsl #8
    7f40:	08230200 	stmdaeq	r3!, {r9}
    7f44:	63041000 	movwvs	r1, #16384	; 0x4000
    7f48:	10000006 	andne	r0, r0, r6
    7f4c:	00065704 	andeq	r5, r6, r4, lsl #14
    7f50:	31081700 	tstcc	r8, r0, lsl #14
    7f54:	050e0000 	streq	r0, [lr]
    7f58:	06e5012e 	strbteq	r0, [r5], lr, lsr #2
    7f5c:	71150000 	tstvc	r5, r0
    7f60:	05000033 	streq	r0, [r0, #-51]
    7f64:	06e5012f 	strbteq	r0, [r5], pc, lsr #2
    7f68:	23020000 	movwcs	r0, #8192	; 0x2000
    7f6c:	32931500 	addscc	r1, r3, #0	; 0x0
    7f70:	30050000 	andcc	r0, r5, r0
    7f74:	0006e501 	andeq	lr, r6, r1, lsl #10
    7f78:	06230200 	strteq	r0, [r3], -r0, lsl #4
    7f7c:	0033bb15 	eorseq	fp, r3, r5, lsl fp
    7f80:	01310500 	teqeq	r1, r0, lsl #10
    7f84:	00000041 	andeq	r0, r0, r1, asr #32
    7f88:	000c2302 	andeq	r2, ip, r2, lsl #6
    7f8c:	00004108 	andeq	r4, r0, r8, lsl #2
    7f90:	0006f500 	andeq	pc, r6, r0, lsl #10
    7f94:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f98:	00020000 	andeq	r0, r2, r0
    7f9c:	5f05d018 	svcpl	0x0005d018
    7fa0:	00081502 	andeq	r1, r8, r2, lsl #10
    7fa4:	33ff1500 	mvnscc	r1, #0	; 0x0
    7fa8:	60050000 	andvs	r0, r5, r0
    7fac:	00002502 	andeq	r2, r0, r2, lsl #10
    7fb0:	00230200 	eoreq	r0, r3, r0, lsl #4
    7fb4:	0033a515 	eorseq	sl, r3, r5, lsl r5
    7fb8:	02610500 	rsbeq	r0, r1, #0	; 0x0
    7fbc:	000005b4 	strheq	r0, [r0], -r4
    7fc0:	15042302 	strne	r2, [r4, #-770]
    7fc4:	0000326b 	andeq	r3, r0, fp, ror #4
    7fc8:	15026205 	strne	r6, [r2, #-517]
    7fcc:	02000008 	andeq	r0, r0, #8	; 0x8
    7fd0:	57150823 	ldrpl	r0, [r5, -r3, lsr #16]
    7fd4:	05000034 	streq	r0, [r0, #-52]
    7fd8:	017c0263 	cmneq	ip, r3, ror #4
    7fdc:	23020000 	movwcs	r0, #8192	; 0x2000
    7fe0:	32c51524 	sbccc	r1, r5, #150994944	; 0x9000000
    7fe4:	64050000 	strvs	r0, [r5]
    7fe8:	00004802 	andeq	r4, r0, r2, lsl #16
    7fec:	48230200 	stmdami	r3!, {r9}
    7ff0:	00332615 	eorseq	r2, r3, r5, lsl r6
    7ff4:	02650500 	rsbeq	r0, r5, #0	; 0x0
    7ff8:	00000056 	andeq	r0, r0, r6, asr r0
    7ffc:	15502302 	ldrbne	r2, [r0, #-770]
    8000:	0000346d 	andeq	r3, r0, sp, ror #8
    8004:	aa026605 	bge	a1820 <__Stack_Size+0xa1420>
    8008:	02000006 	andeq	r0, r0, #6	; 0x6
    800c:	31155823 	tstcc	r5, r3, lsr #16
    8010:	05000033 	streq	r0, [r0, #-51]
    8014:	00dd0267 	sbcseq	r0, sp, r7, ror #4
    8018:	23020000 	movwcs	r0, #8192	; 0x2000
    801c:	34721568 	ldrbtcc	r1, [r2], #-1384
    8020:	68050000 	stmdavs	r5, {}
    8024:	0000dd02 	andeq	sp, r0, r2, lsl #26
    8028:	70230200 	eorvc	r0, r3, r0, lsl #4
    802c:	00315315 	eorseq	r5, r1, r5, lsl r3
    8030:	02690500 	rsbeq	r0, r9, #0	; 0x0
    8034:	000000dd 	ldrdeq	r0, [r0], -sp
    8038:	15782302 	ldrbne	r2, [r8, #-770]!
    803c:	0000342a 	andeq	r3, r0, sl, lsr #8
    8040:	25026a05 	strcs	r6, [r2, #-2565]
    8044:	03000008 	movweq	r0, #8	; 0x8
    8048:	15018023 	strne	r8, [r1, #-35]
    804c:	0000325f 	andeq	r3, r0, pc, asr r2
    8050:	35026b05 	strcc	r6, [r2, #-2821]
    8054:	03000008 	movweq	r0, #8	; 0x8
    8058:	15018823 	strne	r8, [r1, #-2083]
    805c:	000033c8 	andeq	r3, r0, r8, asr #7
    8060:	48026c05 	stmdami	r2, {r0, r2, sl, fp, sp, lr}
    8064:	03000000 	movweq	r0, #0	; 0x0
    8068:	1501a023 	strne	sl, [r1, #-35]
    806c:	000031e3 	andeq	r3, r0, r3, ror #3
    8070:	dd026d05 	stcle	13, cr6, [r2, #-20]
    8074:	03000000 	movweq	r0, #0	; 0x0
    8078:	1501a423 	strne	sl, [r1, #-1059]
    807c:	00003144 	andeq	r3, r0, r4, asr #2
    8080:	dd026e05 	stcle	14, cr6, [r2, #-20]
    8084:	03000000 	movweq	r0, #0	; 0x0
    8088:	1501ac23 	strne	sl, [r1, #-3107]
    808c:	000031d2 	ldrdeq	r3, [r0], -r2
    8090:	dd026f05 	stcle	15, cr6, [r2, #-20]
    8094:	03000000 	movweq	r0, #0	; 0x0
    8098:	1501b423 	strne	fp, [r1, #-1059]
    809c:	0000311b 	andeq	r3, r0, fp, lsl r1
    80a0:	dd027005 	stcle	0, cr7, [r2, #-20]
    80a4:	03000000 	movweq	r0, #0	; 0x0
    80a8:	1501bc23 	strne	fp, [r1, #-3107]
    80ac:	0000312a 	andeq	r3, r0, sl, lsr #2
    80b0:	dd027105 	stfles	f7, [r2, #-20]
    80b4:	03000000 	movweq	r0, #0	; 0x0
    80b8:	0001c423 	andeq	ip, r1, r3, lsr #8
    80bc:	0005ba08 	andeq	fp, r5, r8, lsl #20
    80c0:	00082500 	andeq	r2, r8, r0, lsl #10
    80c4:	00b50900 	adcseq	r0, r5, r0, lsl #18
    80c8:	00190000 	andseq	r0, r9, r0
    80cc:	0005ba08 	andeq	fp, r5, r8, lsl #20
    80d0:	00083500 	andeq	r3, r8, r0, lsl #10
    80d4:	00b50900 	adcseq	r0, r5, r0, lsl #18
    80d8:	00070000 	andeq	r0, r7, r0
    80dc:	0005ba08 	andeq	fp, r5, r8, lsl #20
    80e0:	00084500 	andeq	r4, r8, r0, lsl #10
    80e4:	00b50900 	adcseq	r0, r5, r0, lsl #18
    80e8:	00170000 	andseq	r0, r7, r0
    80ec:	7705f018 	smuadvc	r5, r8, r0
    80f0:	00086d02 	andeq	r6, r8, r2, lsl #26
    80f4:	32aa1500 	adccc	r1, sl, #0	; 0x0
    80f8:	79050000 	stmdbvc	r5, {}
    80fc:	00086d02 	andeq	r6, r8, r2, lsl #26
    8100:	00230200 	eoreq	r0, r3, r0, lsl #4
    8104:	00342115 	eorseq	r2, r4, r5, lsl r1
    8108:	027a0500 	rsbseq	r0, sl, #0	; 0x0
    810c:	0000087d 	andeq	r0, r0, sp, ror r8
    8110:	00782302 	rsbseq	r2, r8, r2, lsl #6
    8114:	0002ee08 	andeq	lr, r2, r8, lsl #28
    8118:	00087d00 	andeq	r7, r8, r0, lsl #26
    811c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    8120:	001d0000 	andseq	r0, sp, r0
    8124:	00002508 	andeq	r2, r0, r8, lsl #10
    8128:	00088d00 	andeq	r8, r8, r0, lsl #26
    812c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    8130:	001d0000 	andseq	r0, sp, r0
    8134:	5d05f019 	stcpl	0, cr15, [r5, #-100]
    8138:	0008af02 	andeq	sl, r8, r2, lsl #30
    813c:	336a1a00 	cmncc	sl, #0	; 0x0
    8140:	72050000 	andvc	r0, r5, #0	; 0x0
    8144:	0006f502 	andeq	pc, r6, r2, lsl #10
    8148:	34441a00 	strbcc	r1, [r4], #-2560
    814c:	7b050000 	blvc	148154 <__Stack_Size+0x147d54>
    8150:	00084502 	andeq	r4, r8, r2, lsl #10
    8154:	ba080000 	blt	20815c <__Stack_Size+0x207d5c>
    8158:	bf000005 	svclt	0x00000005
    815c:	09000008 	stmdbeq	r0, {r3}
    8160:	000000b5 	strheq	r0, [r0], -r5
    8164:	011b0018 	tsteq	fp, r8, lsl r0
    8168:	000008cb 	andeq	r0, r0, fp, asr #17
    816c:	00045114 	andeq	r5, r4, r4, lsl r1
    8170:	04100000 	ldreq	r0, [r0]
    8174:	000008bf 	strheq	r0, [r0], -pc
    8178:	01660410 	cmneq	r6, r0, lsl r4
    817c:	011b0000 	tsteq	fp, r0
    8180:	000008e3 	andeq	r0, r0, r3, ror #17
    8184:	00004814 	andeq	r4, r0, r4, lsl r8
    8188:	04100000 	ldreq	r0, [r0]
    818c:	000008e9 	andeq	r0, r0, r9, ror #17
    8190:	08d70410 	ldmeq	r7, {r4, sl}^
    8194:	57080000 	strpl	r0, [r8, -r0]
    8198:	ff000006 	undefined instruction 0xff000006
    819c:	09000008 	stmdbeq	r0, {r3}
    81a0:	000000b5 	strheq	r0, [r0], -r5
    81a4:	011c0002 	tsteq	ip, r2
    81a8:	000030a3 	andeq	r3, r0, r3, lsr #1
    81ac:	00013c01 	andeq	r3, r1, r1, lsl #24
    81b0:	00000000 	andeq	r0, r0, r0
    81b4:	01000000 	tsteq	r0, r0
    81b8:	0009265d 	andeq	r2, r9, sp, asr r6
    81bc:	33fa1d00 	mvnscc	r1, #0	; 0x0
    81c0:	3a010000 	bcc	481c8 <__Stack_Size+0x47dc8>
    81c4:	00000048 	andeq	r0, r0, r8, asr #32
    81c8:	00002e26 	andeq	r2, r0, r6, lsr #28
    81cc:	33d51e00 	bicscc	r1, r5, #0	; 0x0
    81d0:	28050000 	stmdacs	r5, {}
    81d4:	00093403 	andeq	r3, r9, r3, lsl #8
    81d8:	16010100 	strne	r0, [r1], -r0, lsl #2
    81dc:	00000451 	andeq	r0, r0, r1, asr r4
    81e0:	00093600 	andeq	r3, r9, r0, lsl #12
    81e4:	e4000200 	.word	0xe4000200
    81e8:	0400001b 	.word	0x0400001b
    81ec:	00000001 	.word	0x00000001
    81f0:	349b0100 	.word	0x349b0100
    81f4:	34cf0000 	.word	0x34cf0000
	...
    8200:	1cec0000 	.word	0x1cec0000
    8204:	01020000 	.word	0x01020000
    8208:	00011706 	.word	0x00011706
    820c:	08010200 	.word	0x08010200
    8210:	00000115 	.word	0x00000115
    8214:	46050202 	.word	0x46050202
    8218:	02000000 	.word	0x02000000
    821c:	01920702 	.word	0x01920702
    8220:	04030000 	.word	0x04030000
    8224:	746e6905 	.word	0x746e6905
    8228:	07040200 	.word	0x07040200
    822c:	00003086 	.word	0x00003086
    8230:	02050802 	.word	0x02050802
    8234:	02000030 	.word	0x02000030
    8238:	307c0708 	.word	0x307c0708
    823c:	de040000 	.word	0xde040000
    8240:	01000032 	.word	0x01000032
    8244:	00004107 	.word	0x00004107
    8248:	05040200 	.word	0x05040200
    824c:	00003007 	.word	0x00003007
    8250:	00338d04 	.word	0x00338d04
    8254:	682c0200 	.word	0x682c0200
    8258:	05000000 	.word	0x05000000
    825c:	00003286 	.word	0x00003286
    8260:	48016303 	.word	0x48016303
    8264:	06000000 	.word	0x06000000
    8268:	a5470204 	.word	0xa5470204
    826c:	07000000 	.word	0x07000000
    8270:	00003280 	.word	0x00003280
    8274:	007a4802 	.word	0x007a4802
    8278:	32070000 	.word	0x32070000
    827c:	02000032 	.word	0x02000032
    8280:	0000a549 	.word	0x0000a549
    8284:	2c080000 	.word	0x2c080000
    8288:	b5000000 	.word	0xb5000000
    828c:	09000000 	.word	0x09000000
    8290:	000000b5 	.word	0x000000b5
    8294:	040a0003 	.word	0x040a0003
    8298:	02080b07 	.word	0x02080b07
    829c:	0000dd44 	.word	0x0000dd44
    82a0:	33770c00 	.word	0x33770c00
    82a4:	45020000 	.word	0x45020000
    82a8:	00000041 	.word	0x00000041
    82ac:	0c002302 	.word	0x0c002302
    82b0:	0000337f 	.word	0x0000337f
    82b4:	00864a02 	.word	0x00864a02
    82b8:	23020000 	.word	0x23020000
    82bc:	13040004 	.word	0x13040004
    82c0:	02000033 	.word	0x02000033
    82c4:	0000b84b 	.word	0x0000b84b
    82c8:	32040400 	.word	0x32040400
    82cc:	4f020000 	.word	0x4f020000
    82d0:	0000005d 	.word	0x0000005d
    82d4:	c004040d 	.word	0xc004040d
    82d8:	04000033 	.word	0x04000033
    82dc:	00010015 	.word	0x00010015
    82e0:	07040200 	.word	0x07040200
    82e4:	00003081 	.word	0x00003081
    82e8:	0032150e 	.word	0x0032150e
    82ec:	2d041800 	.word	0x2d041800
    82f0:	00000166 	.word	0x00000166
    82f4:	00332b0c 	.word	0x00332b0c
    82f8:	662e0400 	.word	0x662e0400
    82fc:	02000001 	.word	0x02000001
    8300:	5f0f0023 	.word	0x5f0f0023
    8304:	2f04006b 	.word	0x2f04006b
    8308:	00000041 	.word	0x00000041
    830c:	0c042302 	.word	0x0c042302
    8310:	00003362 	.word	0x00003362
    8314:	00412f04 	.word	0x00412f04
    8318:	23020000 	.word	0x23020000
    831c:	31fe0c08 	.word	0x31fe0c08
    8320:	2f040000 	.word	0x2f040000
    8324:	00000041 	.word	0x00000041
    8328:	0c0c2302 	.word	0x0c0c2302
    832c:	0000340c 	.word	0x0000340c
    8330:	00412f04 	.word	0x00412f04
    8334:	23020000 	.word	0x23020000
    8338:	785f0f10 	.word	0x785f0f10
    833c:	6c300400 	.word	0x6c300400
    8340:	02000001 	.word	0x02000001
    8344:	10001423 	.word	0x10001423
    8348:	00010704 	.word	0x00010704
    834c:	00f50800 	.word	0x00f50800
    8350:	017c0000 	.word	0x017c0000
    8354:	b5090000 	.word	0xb5090000
    8358:	00000000 	.word	0x00000000
    835c:	322d0e00 	.word	0x322d0e00
    8360:	04240000 	.word	0x04240000
    8364:	00020735 	.word	0x00020735
    8368:	31610c00 	.word	0x31610c00
    836c:	36040000 	.word	0x36040000
    8370:	00000041 	.word	0x00000041
    8374:	0c002302 	.word	0x0c002302
    8378:	0000339c 	.word	0x0000339c
    837c:	00413704 	.word	0x00413704
    8380:	23020000 	.word	0x23020000
    8384:	31760c04 	.word	0x31760c04
    8388:	38040000 	.word	0x38040000
    838c:	00000041 	.word	0x00000041
    8390:	0c082302 	.word	0x0c082302
    8394:	00003485 	.word	0x00003485
    8398:	00413904 	.word	0x00413904
    839c:	23020000 	.word	0x23020000
    83a0:	32b10c0c 	.word	0x32b10c0c
    83a4:	3a040000 	.word	0x3a040000
    83a8:	00000041 	.word	0x00000041
    83ac:	0c102302 	.word	0x0c102302
    83b0:	000032a0 	.word	0x000032a0
    83b4:	00413b04 	.word	0x00413b04
    83b8:	23020000 	.word	0x23020000
    83bc:	34110c14 	.word	0x34110c14
    83c0:	3c040000 	.word	0x3c040000
    83c4:	00000041 	.word	0x00000041
    83c8:	0c182302 	.word	0x0c182302
    83cc:	000032f5 	.word	0x000032f5
    83d0:	00413d04 	.word	0x00413d04
    83d4:	23020000 	.word	0x23020000
    83d8:	344c0c1c 	.word	0x344c0c1c
    83dc:	3e040000 	.word	0x3e040000
    83e0:	00000041 	.word	0x00000041
    83e4:	00202302 	.word	0x00202302
    83e8:	00318511 	.word	0x00318511
    83ec:	04010800 	.word	0x04010800
    83f0:	00025047 	.word	0x00025047
    83f4:	31f10c00 	.word	0x31f10c00
    83f8:	48040000 	.word	0x48040000
    83fc:	00000250 	.word	0x00000250
    8400:	0c002302 	.word	0x0c002302
    8404:	000030c3 	.word	0x000030c3
    8408:	02504904 	.word	0x02504904
    840c:	23030000 	.word	0x23030000
    8410:	b20c0180 	.word	0xb20c0180
    8414:	04000033 	.word	0x04000033
    8418:	0000f54b 	.word	0x0000f54b
    841c:	80230300 	.word	0x80230300
    8420:	31aa0c02 	.word	0x31aa0c02
    8424:	4e040000 	.word	0x4e040000
    8428:	000000f5 	.word	0x000000f5
    842c:	02842303 	.word	0x02842303
    8430:	00f30800 	.word	0x00f30800
    8434:	02600000 	.word	0x02600000
    8438:	b5090000 	.word	0xb5090000
    843c:	1f000000 	.word	0x1f000000
    8440:	30bb1100 	.word	0x30bb1100
    8444:	01900000 	.word	0x01900000
    8448:	02a75904 	.word	0x02a75904
    844c:	2b0c0000 	.word	0x2b0c0000
    8450:	04000033 	.word	0x04000033
    8454:	0002a75a 	.word	0x0002a75a
    8458:	00230200 	.word	0x00230200
    845c:	0033430c 	.word	0x0033430c
    8460:	415b0400 	.word	0x415b0400
    8464:	02000000 	.word	0x02000000
    8468:	f90c0423 	.word	0xf90c0423
    846c:	04000031 	.word	0x04000031
    8470:	0002ad5d 	.word	0x0002ad5d
    8474:	08230200 	.word	0x08230200
    8478:	0031850c 	.word	0x0031850c
    847c:	075e0400 	.word	0x075e0400
    8480:	03000002 	.word	0x03000002
    8484:	00018823 	.word	0x00018823
    8488:	02600410 	.word	0x02600410
    848c:	bf080000 	.word	0xbf080000
    8490:	bd000002 	.word	0xbd000002
    8494:	09000002 	.word	0x09000002
    8498:	000000b5 	.word	0x000000b5
    849c:	0112001f 	.word	0x0112001f
    84a0:	02bd0410 	.word	0x02bd0410
    84a4:	ff0e0000 	.word	0xff0e0000
    84a8:	08000032 	.word	0x08000032
    84ac:	02ee6904 	.word	0x02ee6904
    84b0:	700c0000 	.word	0x700c0000
    84b4:	04000031 	.word	0x04000031
    84b8:	0002ee6a 	.word	0x0002ee6a
    84bc:	00230200 	.word	0x00230200
    84c0:	0031020c 	.word	0x0031020c
    84c4:	416b0400 	.word	0x416b0400
    84c8:	02000000 	.word	0x02000000
    84cc:	10000423 	.word	0x10000423
    84d0:	00002c04 	.word	0x00002c04
    84d4:	331e0e00 	.word	0x331e0e00
    84d8:	045c0000 	.word	0x045c0000
    84dc:	000432a9 	.word	0x000432a9
    84e0:	705f0f00 	.word	0x705f0f00
    84e4:	eeaa0400 	.word	0xeeaa0400
    84e8:	02000002 	.word	0x02000002
    84ec:	5f0f0023 	.word	0x5f0f0023
    84f0:	ab040072 	.word	0xab040072
    84f4:	00000041 	.word	0x00000041
    84f8:	0f042302 	.word	0x0f042302
    84fc:	0400775f 	.word	0x0400775f
    8500:	000041ac 	.word	0x000041ac
    8504:	08230200 	.word	0x08230200
    8508:	0031a30c 	.word	0x0031a30c
    850c:	33ad0400 	.word	0x33ad0400
    8510:	02000000 	.word	0x02000000
    8514:	490c0c23 	.word	0x490c0c23
    8518:	04000032 	.word	0x04000032
    851c:	000033ae 	.word	0x000033ae
    8520:	0e230200 	.word	0x0e230200
    8524:	66625f0f 	.word	0x66625f0f
    8528:	c5af0400 	.word	0xc5af0400
    852c:	02000002 	.word	0x02000002
    8530:	3b0c1023 	.word	0x3b0c1023
    8534:	04000031 	.word	0x04000031
    8538:	000041b0 	.word	0x000041b0
    853c:	18230200 	.word	0x18230200
    8540:	0031930c 	.word	0x0031930c
    8544:	f3b70400 	.word	0xf3b70400
    8548:	02000000 	.word	0x02000000
    854c:	1d0c1c23 	.word	0x1d0c1c23
    8550:	04000032 	.word	0x04000032
    8554:	0005c1b9 	.word	0x0005c1b9
    8558:	20230200 	.word	0x20230200
    855c:	0032990c 	.word	0x0032990c
    8560:	f1bb0400 	.word	0xf1bb0400
    8564:	02000005 	.word	0x02000005
    8568:	870c2423 	.word	0x870c2423
    856c:	04000033 	.word	0x04000033
    8570:	000616bd 	.word	0x000616bd
    8574:	28230200 	.word	0x28230200
    8578:	0034660c 	.word	0x0034660c
    857c:	31be0400 	.word	0x31be0400
    8580:	02000006 	.word	0x02000006
    8584:	5f0f2c23 	.word	0x5f0f2c23
    8588:	04006275 	.word	0x04006275
    858c:	0002c5c1 	.word	0x0002c5c1
    8590:	30230200 	.word	0x30230200
    8594:	70755f0f 	.word	0x70755f0f
    8598:	eec20400 	.word	0xeec20400
    859c:	02000002 	.word	0x02000002
    85a0:	5f0f3823 	.word	0x5f0f3823
    85a4:	04007275 	.word	0x04007275
    85a8:	000041c3 	.word	0x000041c3
    85ac:	3c230200 	.word	0x3c230200
    85b0:	00316a0c 	.word	0x00316a0c
    85b4:	37c60400 	.word	0x37c60400
    85b8:	02000006 	.word	0x02000006
    85bc:	3e0c4023 	.word	0x3e0c4023
    85c0:	04000034 	.word	0x04000034
    85c4:	000647c7 	.word	0x000647c7
    85c8:	43230200 	.word	0x43230200
    85cc:	626c5f0f 	.word	0x626c5f0f
    85d0:	c5ca0400 	.word	0xc5ca0400
    85d4:	02000002 	.word	0x02000002
    85d8:	b90c4423 	.word	0xb90c4423
    85dc:	04000031 	.word	0x04000031
    85e0:	000041cd 	.word	0x000041cd
    85e4:	4c230200 	.word	0x4c230200
    85e8:	0031ca0c 	.word	0x0031ca0c
    85ec:	41ce0400 	.word	0x41ce0400
    85f0:	02000000 	.word	0x02000000
    85f4:	950c5023 	.word	0x950c5023
    85f8:	04000034 	.word	0x04000034
    85fc:	000451d1 	.word	0x000451d1
    8600:	54230200 	.word	0x54230200
    8604:	00328d0c 	.word	0x00328d0c
    8608:	e8d50400 	.word	0xe8d50400
    860c:	02000000 	.word	0x02000000
    8610:	13005823 	.word	0x13005823
    8614:	00004101 	.word	0x00004101
    8618:	00045100 	.word	0x00045100
    861c:	04511400 	.word	0x04511400
    8620:	f3140000 	.word	0xf3140000
    8624:	14000000 	.word	0x14000000
    8628:	000005b4 	.word	0x000005b4
    862c:	00004114 	.word	0x00004114
    8630:	04100000 	.word	0x04100000
    8634:	00000457 	.word	0x00000457
    8638:	00336a11 	.word	0x00336a11
    863c:	04040000 	.word	0x04040000
    8640:	0005b425 	.word	0x0005b425
    8644:	33951500 	.word	0x33951500
    8648:	41040000 	.word	0x41040000
    864c:	00004102 	.word	0x00004102
    8650:	00230200 	.word	0x00230200
    8654:	0031b215 	.word	0x0031b215
    8658:	02460400 	.word	0x02460400
    865c:	000006a4 	.word	0x000006a4
    8660:	15042302 	.word	0x15042302
    8664:	00003239 	.word	0x00003239
    8668:	a4024604 	.word	0xa4024604
    866c:	02000006 	.word	0x02000006
    8670:	0d150823 	.word	0x0d150823
    8674:	04000032 	.word	0x04000032
    8678:	06a40246 	.word	0x06a40246
    867c:	23020000 	.word	0x23020000
    8680:	333e150c 	.word	0x333e150c
    8684:	48040000 	.word	0x48040000
    8688:	00004102 	.word	0x00004102
    868c:	10230200 	.word	0x10230200
    8690:	00311015 	.word	0x00311015
    8694:	02490400 	.word	0x02490400
    8698:	000008af 	.word	0x000008af
    869c:	15142302 	.word	0x15142302
    86a0:	000033e8 	.word	0x000033e8
    86a4:	41024b04 	.word	0x41024b04
    86a8:	02000000 	.word	0x02000000
    86ac:	48153023 	.word	0x48153023
    86b0:	04000033 	.word	0x04000033
    86b4:	05e6024c 	.word	0x05e6024c
    86b8:	23020000 	.word	0x23020000
    86bc:	32ba1534 	.word	0x32ba1534
    86c0:	4e040000 	.word	0x4e040000
    86c4:	00004102 	.word	0x00004102
    86c8:	38230200 	.word	0x38230200
    86cc:	00335815 	.word	0x00335815
    86d0:	02500400 	.word	0x02500400
    86d4:	000008cb 	.word	0x000008cb
    86d8:	153c2302 	.word	0x153c2302
    86dc:	00003278 	.word	0x00003278
    86e0:	66025304 	.word	0x66025304
    86e4:	02000001 	.word	0x02000001
    86e8:	23154023 	.word	0x23154023
    86ec:	04000032 	.word	0x04000032
    86f0:	00410254 	.word	0x00410254
    86f4:	23020000 	.word	0x23020000
    86f8:	34801544 	.word	0x34801544
    86fc:	55040000 	.word	0x55040000
    8700:	00016602 	.word	0x00016602
    8704:	48230200 	.word	0x48230200
    8708:	0032d415 	.word	0x0032d415
    870c:	02560400 	.word	0x02560400
    8710:	000008d1 	.word	0x000008d1
    8714:	154c2302 	.word	0x154c2302
    8718:	00003241 	.word	0x00003241
    871c:	41025904 	.word	0x41025904
    8720:	02000000 	.word	0x02000000
    8724:	c2155023 	.word	0xc2155023
    8728:	04000031 	.word	0x04000031
    872c:	05b4025a 	.word	0x05b4025a
    8730:	23020000 	.word	0x23020000
    8734:	32f01554 	.word	0x32f01554
    8738:	7c040000 	.word	0x7c040000
    873c:	00088d02 	.word	0x00088d02
    8740:	58230200 	.word	0x58230200
    8744:	0030bb15 	.word	0x0030bb15
    8748:	027f0400 	.word	0x027f0400
    874c:	000002a7 	.word	0x000002a7
    8750:	02c82303 	.word	0x02c82303
    8754:	00325615 	.word	0x00325615
    8758:	02800400 	.word	0x02800400
    875c:	00000260 	.word	0x00000260
    8760:	02cc2303 	.word	0x02cc2303
    8764:	00343415 	.word	0x00343415
    8768:	02830400 	.word	0x02830400
    876c:	000008e3 	.word	0x000008e3
    8770:	05dc2303 	.word	0x05dc2303
    8774:	00319b15 	.word	0x00319b15
    8778:	02880400 	.word	0x02880400
    877c:	00000663 	.word	0x00000663
    8780:	05e02303 	.word	0x05e02303
    8784:	00318015 	.word	0x00318015
    8788:	02890400 	.word	0x02890400
    878c:	000008ef 	.word	0x000008ef
    8790:	05ec2303 	.word	0x05ec2303
    8794:	ba041000 	.word	0xba041000
    8798:	02000005 	.word	0x02000005
    879c:	011e0801 	.word	0x011e0801
    87a0:	04100000 	.word	0x04100000
    87a4:	00000432 	.word	0x00000432
    87a8:	00410113 	.word	0x00410113
    87ac:	05e60000 	.word	0x05e60000
    87b0:	51140000 	.word	0x51140000
    87b4:	14000004 	.word	0x14000004
    87b8:	000000f3 	.word	0x000000f3
    87bc:	0005e614 	.word	0x0005e614
    87c0:	00411400 	.word	0x00411400
    87c4:	10000000 	.word	0x10000000
    87c8:	0005ec04 	.word	0x0005ec04
    87cc:	05ba1600 	.word	0x05ba1600
    87d0:	04100000 	.word	0x04100000
    87d4:	000005c7 	.word	0x000005c7
    87d8:	006f0113 	.word	0x006f0113
    87dc:	06160000 	.word	0x06160000
    87e0:	51140000 	.word	0x51140000
    87e4:	14000004 	.word	0x14000004
    87e8:	000000f3 	.word	0x000000f3
    87ec:	00006f14 	.word	0x00006f14
    87f0:	00411400 	.word	0x00411400
    87f4:	10000000 	.word	0x10000000
    87f8:	0005f704 	.word	0x0005f704
    87fc:	41011300 	.word	0x41011300
    8800:	31000000 	.word	0x31000000
    8804:	14000006 	.word	0x14000006
    8808:	00000451 	.word	0x00000451
    880c:	0000f314 	.word	0x0000f314
    8810:	04100000 	.word	0x04100000
    8814:	0000061c 	.word	0x0000061c
    8818:	00002c08 	.word	0x00002c08
    881c:	00064700 	.word	0x00064700
    8820:	00b50900 	.word	0x00b50900
    8824:	00020000 	.word	0x00020000
    8828:	00002c08 	.word	0x00002c08
    882c:	00065700 	.word	0x00065700
    8830:	00b50900 	.word	0x00b50900
    8834:	00000000 	.word	0x00000000
    8838:	00330c05 	.word	0x00330c05
    883c:	010e0400 	.word	0x010e0400
    8840:	000002f4 	.word	0x000002f4
    8844:	00341b17 	.word	0x00341b17
    8848:	13040c00 	.word	0x13040c00
    884c:	00069e01 	.word	0x00069e01
    8850:	332b1500 	.word	0x332b1500
    8854:	14040000 	.word	0x14040000
    8858:	00069e01 	.word	0x00069e01
    885c:	00230200 	.word	0x00230200
    8860:	00324f15 	.word	0x00324f15
    8864:	01150400 	.word	0x01150400
    8868:	00000041 	.word	0x00000041
    886c:	15042302 	.word	0x15042302
    8870:	00003306 	.word	0x00003306
    8874:	a4011604 	.word	0xa4011604
    8878:	02000006 	.word	0x02000006
    887c:	10000823 	.word	0x10000823
    8880:	00066304 	.word	0x00066304
    8884:	57041000 	.word	0x57041000
    8888:	17000006 	.word	0x17000006
    888c:	00003108 	.word	0x00003108
    8890:	012e040e 	.word	0x012e040e
    8894:	000006e5 	.word	0x000006e5
    8898:	00337115 	.word	0x00337115
    889c:	012f0400 	.word	0x012f0400
    88a0:	000006e5 	.word	0x000006e5
    88a4:	15002302 	.word	0x15002302
    88a8:	00003293 	.word	0x00003293
    88ac:	e5013004 	.word	0xe5013004
    88b0:	02000006 	.word	0x02000006
    88b4:	bb150623 	.word	0xbb150623
    88b8:	04000033 	.word	0x04000033
    88bc:	003a0131 	.word	0x003a0131
    88c0:	23020000 	.word	0x23020000
    88c4:	3a08000c 	.word	0x3a08000c
    88c8:	f5000000 	.word	0xf5000000
    88cc:	09000006 	.word	0x09000006
    88d0:	000000b5 	.word	0x000000b5
    88d4:	d0180002 	.word	0xd0180002
    88d8:	15025f04 	.word	0x15025f04
    88dc:	15000008 	.word	0x15000008
    88e0:	000033ff 	.word	0x000033ff
    88e4:	48026004 	.word	0x48026004
    88e8:	02000000 	.word	0x02000000
    88ec:	a5150023 	.word	0xa5150023
    88f0:	04000033 	.word	0x04000033
    88f4:	05b40261 	.word	0x05b40261
    88f8:	23020000 	.word	0x23020000
    88fc:	326b1504 	.word	0x326b1504
    8900:	62040000 	.word	0x62040000
    8904:	00081502 	.word	0x00081502
    8908:	08230200 	.word	0x08230200
    890c:	00345715 	.word	0x00345715
    8910:	02630400 	.word	0x02630400
    8914:	0000017c 	.word	0x0000017c
    8918:	15242302 	.word	0x15242302
    891c:	000032c5 	.word	0x000032c5
    8920:	41026404 	.word	0x41026404
    8924:	02000000 	.word	0x02000000
    8928:	26154823 	.word	0x26154823
    892c:	04000033 	.word	0x04000033
    8930:	00560265 	.word	0x00560265
    8934:	23020000 	.word	0x23020000
    8938:	346d1550 	.word	0x346d1550
    893c:	66040000 	.word	0x66040000
    8940:	0006aa02 	.word	0x0006aa02
    8944:	58230200 	.word	0x58230200
    8948:	00333115 	.word	0x00333115
    894c:	02670400 	.word	0x02670400
    8950:	000000dd 	.word	0x000000dd
    8954:	15682302 	.word	0x15682302
    8958:	00003472 	.word	0x00003472
    895c:	dd026804 	.word	0xdd026804
    8960:	02000000 	.word	0x02000000
    8964:	53157023 	.word	0x53157023
    8968:	04000031 	.word	0x04000031
    896c:	00dd0269 	.word	0x00dd0269
    8970:	23020000 	.word	0x23020000
    8974:	342a1578 	.word	0x342a1578
    8978:	6a040000 	.word	0x6a040000
    897c:	00082502 	.word	0x00082502
    8980:	80230300 	.word	0x80230300
    8984:	325f1501 	.word	0x325f1501
    8988:	6b040000 	.word	0x6b040000
    898c:	00083502 	.word	0x00083502
    8990:	88230300 	.word	0x88230300
    8994:	33c81501 	.word	0x33c81501
    8998:	6c040000 	.word	0x6c040000
    899c:	00004102 	.word	0x00004102
    89a0:	a0230300 	.word	0xa0230300
    89a4:	31e31501 	.word	0x31e31501
    89a8:	6d040000 	.word	0x6d040000
    89ac:	0000dd02 	.word	0x0000dd02
    89b0:	a4230300 	.word	0xa4230300
    89b4:	31441501 	.word	0x31441501
    89b8:	6e040000 	.word	0x6e040000
    89bc:	0000dd02 	.word	0x0000dd02
    89c0:	ac230300 	.word	0xac230300
    89c4:	31d21501 	.word	0x31d21501
    89c8:	6f040000 	.word	0x6f040000
    89cc:	0000dd02 	.word	0x0000dd02
    89d0:	b4230300 	.word	0xb4230300
    89d4:	311b1501 	.word	0x311b1501
    89d8:	70040000 	.word	0x70040000
    89dc:	0000dd02 	.word	0x0000dd02
    89e0:	bc230300 	.word	0xbc230300
    89e4:	312a1501 	.word	0x312a1501
    89e8:	71040000 	.word	0x71040000
    89ec:	0000dd02 	.word	0x0000dd02
    89f0:	c4230300 	.word	0xc4230300
    89f4:	ba080001 	.word	0xba080001
    89f8:	25000005 	.word	0x25000005
    89fc:	09000008 	.word	0x09000008
    8a00:	000000b5 	.word	0x000000b5
    8a04:	ba080019 	.word	0xba080019
    8a08:	35000005 	.word	0x35000005
    8a0c:	09000008 	.word	0x09000008
    8a10:	000000b5 	.word	0x000000b5
    8a14:	ba080007 	.word	0xba080007
    8a18:	45000005 	.word	0x45000005
    8a1c:	09000008 	.word	0x09000008
    8a20:	000000b5 	.word	0x000000b5
    8a24:	f0180017 	.word	0xf0180017
    8a28:	6d027704 	.word	0x6d027704
    8a2c:	15000008 	.word	0x15000008
    8a30:	000032aa 	.word	0x000032aa
    8a34:	6d027904 	.word	0x6d027904
    8a38:	02000008 	.word	0x02000008
    8a3c:	21150023 	.word	0x21150023
    8a40:	04000034 	.word	0x04000034
    8a44:	087d027a 	.word	0x087d027a
    8a48:	23020000 	.word	0x23020000
    8a4c:	ee080078 	.word	0xee080078
    8a50:	7d000002 	.word	0x7d000002
    8a54:	09000008 	.word	0x09000008
    8a58:	000000b5 	.word	0x000000b5
    8a5c:	4808001d 	.word	0x4808001d
    8a60:	8d000000 	.word	0x8d000000
    8a64:	09000008 	.word	0x09000008
    8a68:	000000b5 	.word	0x000000b5
    8a6c:	f019001d 	.word	0xf019001d
    8a70:	af025d04 	.word	0xaf025d04
    8a74:	1a000008 	.word	0x1a000008
    8a78:	0000336a 	.word	0x0000336a
    8a7c:	f5027204 	.word	0xf5027204
    8a80:	1a000006 	.word	0x1a000006
    8a84:	00003444 	.word	0x00003444
    8a88:	45027b04 	.word	0x45027b04
    8a8c:	00000008 	.word	0x00000008
    8a90:	0005ba08 	.word	0x0005ba08
    8a94:	0008bf00 	.word	0x0008bf00
    8a98:	00b50900 	.word	0x00b50900
    8a9c:	00180000 	.word	0x00180000
    8aa0:	08cb011b 	.word	0x08cb011b
    8aa4:	51140000 	.word	0x51140000
    8aa8:	00000004 	.word	0x00000004
    8aac:	08bf0410 	.word	0x08bf0410
    8ab0:	04100000 	.word	0x04100000
    8ab4:	00000166 	.word	0x00000166
    8ab8:	08e3011b 	.word	0x08e3011b
    8abc:	41140000 	.word	0x41140000
    8ac0:	00000000 	.word	0x00000000
    8ac4:	08e90410 	.word	0x08e90410
    8ac8:	04100000 	.word	0x04100000
    8acc:	000008d7 	.word	0x000008d7
    8ad0:	00065708 	.word	0x00065708
    8ad4:	0008ff00 	.word	0x0008ff00
    8ad8:	00b50900 	.word	0x00b50900
    8adc:	00020000 	.word	0x00020000
    8ae0:	00348f1c 	.word	0x00348f1c
    8ae4:	570c0500 	.word	0x570c0500
    8ae8:	05000004 	.word	0x05000004
    8aec:	00000003 	.word	0x00000003
    8af0:	33dc1d00 	.word	0x33dc1d00
    8af4:	10050000 	.word	0x10050000
    8af8:	00000451 	.word	0x00000451
    8afc:	00030501 	.word	0x00030501
    8b00:	1d000000 	.word	0x1d000000
    8b04:	000033d5 	.word	0x000033d5
    8b08:	09341105 	.word	0x09341105
    8b0c:	05010000 	.word	0x05010000
    8b10:	00000003 	.word	0x00000003
    8b14:	04511600 	.word	0x04511600
    8b18:	42000000 	.word	0x42000000
    8b1c:	02000001 	.word	0x02000001
    8b20:	001d4400 	.word	0x001d4400
    8b24:	00010400 	.word	0x00010400
    8b28:	01000000 	.word	0x01000000
    8b2c:	00003544 	.word	0x00003544
    8b30:	00003598 	.word	0x00003598
	...
    8b3c:	00001dc7 	.word	0x00001dc7
    8b40:	17060102 	.word	0x17060102
    8b44:	02000001 	.word	0x02000001
    8b48:	01150801 	.word	0x01150801
    8b4c:	02020000 	.word	0x02020000
    8b50:	00004605 	.word	0x00004605
    8b54:	07020200 	.word	0x07020200
    8b58:	00000192 	.word	0x00000192
    8b5c:	69050403 	.word	0x69050403
    8b60:	0200746e 	.word	0x0200746e
    8b64:	30860704 	.word	0x30860704
    8b68:	08020000 	.word	0x08020000
    8b6c:	00300205 	.word	0x00300205
    8b70:	07080200 	.word	0x07080200
    8b74:	0000307c 	.word	0x0000307c
    8b78:	07050402 	.word	0x07050402
    8b7c:	04000030 	.word	0x04000030
    8b80:	18050704 	.word	0x18050704
    8b84:	02000035 	.word	0x02000035
    8b88:	000048d6 	.word	0x000048d6
    8b8c:	07040200 	.word	0x07040200
    8b90:	00003081 	.word	0x00003081
    8b94:	1e080102 	.word	0x1e080102
    8b98:	06000001 	.word	0x06000001
    8b9c:	0035cd01 	.word	0x0035cd01
    8ba0:	01320100 	.word	0x01320100
	...
    8bac:	00002e44 	.word	0x00002e44
    8bb0:	000000b2 	.word	0x000000b2
    8bb4:	00337907 	.word	0x00337907
    8bb8:	67330100 	.word	0x67330100
    8bbc:	01000000 	.word	0x01000000
    8bc0:	00690855 	.word	0x00690855
    8bc4:	00673401 	.word	0x00673401
    8bc8:	54010000 	.word	0x54010000
    8bcc:	86010600 	.word	0x86010600
    8bd0:	01000035 	.word	0x01000035
    8bd4:	00000120 	.word	0x00000120
    8bd8:	00000000 	.word	0x00000000
    8bdc:	2e630000 	.word	0x2e630000
    8be0:	00e40000 	.word	0x00e40000
    8be4:	79070000 	.word	0x79070000
    8be8:	01000033 	.word	0x01000033
    8bec:	00006721 	.word	0x00006721
    8bf0:	08550100 	.word	0x08550100
    8bf4:	22010069 	.word	0x22010069
    8bf8:	00000067 	.word	0x00000067
    8bfc:	09005401 	.word	0x09005401
    8c00:	000000f1 	.word	0x000000f1
    8c04:	000000ef 	.word	0x000000ef
    8c08:	010b000a 	.word	0x010b000a
    8c0c:	00ef040c 	.word	0x00ef040c
    8c10:	df0d0000 	.word	0xdf0d0000
    8c14:	01000035 	.word	0x01000035
    8c18:	0000e413 	.word	0x0000e413
    8c1c:	0d010100 	.word	0x0d010100
    8c20:	00003530 	.word	0x00003530
    8c24:	00e41401 	.word	0x00e41401
    8c28:	01010000 	.word	0x01010000
    8c2c:	0035f50d 	.word	0x0035f50d
    8c30:	e4150100 	.word	0xe4150100
    8c34:	01000000 	.word	0x01000000
    8c38:	35750d01 	.word	0x35750d01
    8c3c:	16010000 	.word	0x16010000
    8c40:	000000e4 	.word	0x000000e4
    8c44:	050d0101 	.word	0x050d0101
    8c48:	01000035 	.word	0x01000035
    8c4c:	0000e417 	.word	0x0000e417
    8c50:	0d010100 	.word	0x0d010100
    8c54:	0000351f 	.word	0x0000351f
    8c58:	00e41801 	.word	0x00e41801
    8c5c:	01010000 	.word	0x01010000
    8c60:	00010f00 	.word	0x00010f00
    8c64:	e8000200 	.word	0xe8000200
    8c68:	0400001d 	.word	0x0400001d
    8c6c:	00000001 	.word	0x00000001
    8c70:	364c0100 	.word	0x364c0100
    8c74:	36150000 	.word	0x36150000
	...
    8c80:	1e6d0000 	.word	0x1e6d0000
    8c84:	01020000 	.word	0x01020000
    8c88:	00011706 	.word	0x00011706
    8c8c:	08010200 	.word	0x08010200
    8c90:	00000115 	.word	0x00000115
    8c94:	46050202 	.word	0x46050202
    8c98:	02000000 	.word	0x02000000
    8c9c:	01920702 	.word	0x01920702
    8ca0:	04030000 	.word	0x04030000
    8ca4:	746e6905 	.word	0x746e6905
    8ca8:	07040200 	.word	0x07040200
    8cac:	00003086 	.word	0x00003086
    8cb0:	02050802 	.word	0x02050802
    8cb4:	02000030 	.word	0x02000030
    8cb8:	307c0708 	.word	0x307c0708
    8cbc:	04020000 	.word	0x04020000
    8cc0:	00300705 	.word	0x00300705
    8cc4:	07040400 	.word	0x07040400
    8cc8:	04020405 	.word	0x04020405
    8ccc:	00308107 	.word	0x00308107
    8cd0:	76040600 	.word	0x76040600
    8cd4:	02000000 	.word	0x02000000
    8cd8:	011e0801 	.word	0x011e0801
    8cdc:	18070000 	.word	0x18070000
    8ce0:	02000035 	.word	0x02000035
    8ce4:	000048d6 	.word	0x000048d6
    8ce8:	81010800 	.word	0x81010800
    8cec:	01000036 	.word	0x01000036
    8cf0:	0067012f 	.word	0x0067012f
	...
    8cfc:	2e820000 	.word	0x2e820000
    8d00:	010c0000 	.word	0x010c0000
    8d04:	6d090000 	.word	0x6d090000
    8d08:	672b0100 	.word	0x672b0100
    8d0c:	a1000000 	.word	0xa1000000
    8d10:	0900002e 	.word	0x0900002e
    8d14:	2b010063 	.word	0x2b010063
    8d18:	00000041 	.word	0x00000041
    8d1c:	00002ed5 	.word	0x00002ed5
    8d20:	01006e09 	.word	0x01006e09
    8d24:	00007d2b 	.word	0x00007d2b
    8d28:	002efe00 	.word	0x002efe00
    8d2c:	00730a00 	.word	0x00730a00
    8d30:	00703a01 	.word	0x00703a01
    8d34:	2f320000 	.word	0x2f320000
    8d38:	690b0000 	.word	0x690b0000
    8d3c:	413b0100 	.word	0x413b0100
    8d40:	0c000000 	.word	0x0c000000
    8d44:	00003688 	.word	0x00003688
    8d48:	00693c01 	.word	0x00693c01
    8d4c:	2f500000 	.word	0x2f500000
    8d50:	080c0000 	.word	0x080c0000
    8d54:	01000036 	.word	0x01000036
    8d58:	00010c3d 	.word	0x00010c3d
    8d5c:	002f7900 	.word	0x002f7900
    8d60:	00640d00 	.word	0x00640d00
    8d64:	00483e01 	.word	0x00483e01
    8d68:	55010000 	.word	0x55010000
    8d6c:	69040600 	.word	0x69040600
    8d70:	00000000 	.word	0x00000000
    8d74:	000009a1 	.word	0x000009a1
    8d78:	1e9a0002 	.word	0x1e9a0002
    8d7c:	01040000 	.word	0x01040000
    8d80:	00000000 	.word	0x00000000
    8d84:	00368f01 	.word	0x00368f01
    8d88:	00301000 	.word	0x00301000
	...
    8d94:	001f4900 	.word	0x001f4900
    8d98:	05040200 	.word	0x05040200
    8d9c:	00746e69 	.word	0x00746e69
    8da0:	86070403 	.word	0x86070403
    8da4:	03000030 	.word	0x03000030
    8da8:	01170601 	.word	0x01170601
    8dac:	01030000 	.word	0x01030000
    8db0:	00011508 	.word	0x00011508
    8db4:	05020300 	.word	0x05020300
    8db8:	00000046 	.word	0x00000046
    8dbc:	92070203 	.word	0x92070203
    8dc0:	03000001 	.word	0x03000001
    8dc4:	30020508 	.word	0x30020508
    8dc8:	08030000 	.word	0x08030000
    8dcc:	00307c07 	.word	0x00307c07
    8dd0:	32de0400 	.word	0x32de0400
    8dd4:	07020000 	.word	0x07020000
    8dd8:	00000025 	.word	0x00000025
    8ddc:	07050403 	.word	0x07050403
    8de0:	04000030 	.word	0x04000030
    8de4:	0000338d 	.word	0x0000338d
    8de8:	00682c03 	.word	0x00682c03
    8dec:	86050000 	.word	0x86050000
    8df0:	04000032 	.word	0x04000032
    8df4:	002c0163 	.word	0x002c0163
    8df8:	04060000 	.word	0x04060000
    8dfc:	00a54703 	.word	0x00a54703
    8e00:	80070000 	.word	0x80070000
    8e04:	03000032 	.word	0x03000032
    8e08:	00007a48 	.word	0x00007a48
    8e0c:	32320700 	.word	0x32320700
    8e10:	49030000 	.word	0x49030000
    8e14:	000000a5 	.word	0x000000a5
    8e18:	003a0800 	.word	0x003a0800
    8e1c:	00b50000 	.word	0x00b50000
    8e20:	b5090000 	.word	0xb5090000
    8e24:	03000000 	.word	0x03000000
    8e28:	07040a00 	.word	0x07040a00
    8e2c:	4403080b 	.word	0x4403080b
    8e30:	000000dd 	.word	0x000000dd
    8e34:	0033770c 	.word	0x0033770c
    8e38:	25450300 	.word	0x25450300
    8e3c:	02000000 	.word	0x02000000
    8e40:	7f0c0023 	.word	0x7f0c0023
    8e44:	03000033 	.word	0x03000033
    8e48:	0000864a 	.word	0x0000864a
    8e4c:	04230200 	.word	0x04230200
    8e50:	33130400 	.word	0x33130400
    8e54:	4b030000 	.word	0x4b030000
    8e58:	000000b8 	.word	0x000000b8
    8e5c:	00320404 	.word	0x00320404
    8e60:	5d4f0300 	.word	0x5d4f0300
    8e64:	0d000000 	.word	0x0d000000
    8e68:	33c00404 	.word	0x33c00404
    8e6c:	15050000 	.word	0x15050000
    8e70:	00000100 	.word	0x00000100
    8e74:	81070403 	.word	0x81070403
    8e78:	0e000030 	.word	0x0e000030
    8e7c:	00003215 	.word	0x00003215
    8e80:	662d0518 	.word	0x662d0518
    8e84:	0c000001 	.word	0x0c000001
    8e88:	0000332b 	.word	0x0000332b
    8e8c:	01662e05 	.word	0x01662e05
    8e90:	23020000 	.word	0x23020000
    8e94:	6b5f0f00 	.word	0x6b5f0f00
    8e98:	252f0500 	.word	0x252f0500
    8e9c:	02000000 	.word	0x02000000
    8ea0:	620c0423 	.word	0x620c0423
    8ea4:	05000033 	.word	0x05000033
    8ea8:	0000252f 	.word	0x0000252f
    8eac:	08230200 	.word	0x08230200
    8eb0:	0031fe0c 	.word	0x0031fe0c
    8eb4:	252f0500 	.word	0x252f0500
    8eb8:	02000000 	.word	0x02000000
    8ebc:	0c0c0c23 	.word	0x0c0c0c23
    8ec0:	05000034 	.word	0x05000034
    8ec4:	0000252f 	.word	0x0000252f
    8ec8:	10230200 	.word	0x10230200
    8ecc:	00785f0f 	.word	0x00785f0f
    8ed0:	016c3005 	.word	0x016c3005
    8ed4:	23020000 	.word	0x23020000
    8ed8:	04100014 	.word	0x04100014
    8edc:	00000107 	.word	0x00000107
    8ee0:	0000f508 	.word	0x0000f508
    8ee4:	00017c00 	.word	0x00017c00
    8ee8:	00b50900 	.word	0x00b50900
    8eec:	00000000 	.word	0x00000000
    8ef0:	00322d0e 	.word	0x00322d0e
    8ef4:	35052400 	.word	0x35052400
    8ef8:	00000207 	.word	0x00000207
    8efc:	0031610c 	.word	0x0031610c
    8f00:	25360500 	.word	0x25360500
    8f04:	02000000 	.word	0x02000000
    8f08:	9c0c0023 	.word	0x9c0c0023
    8f0c:	05000033 	.word	0x05000033
    8f10:	00002537 	.word	0x00002537
    8f14:	04230200 	.word	0x04230200
    8f18:	0031760c 	.word	0x0031760c
    8f1c:	25380500 	.word	0x25380500
    8f20:	02000000 	.word	0x02000000
    8f24:	850c0823 	.word	0x850c0823
    8f28:	05000034 	.word	0x05000034
    8f2c:	00002539 	.word	0x00002539
    8f30:	0c230200 	.word	0x0c230200
    8f34:	0032b10c 	.word	0x0032b10c
    8f38:	253a0500 	.word	0x253a0500
    8f3c:	02000000 	.word	0x02000000
    8f40:	a00c1023 	.word	0xa00c1023
    8f44:	05000032 	.word	0x05000032
    8f48:	0000253b 	.word	0x0000253b
    8f4c:	14230200 	.word	0x14230200
    8f50:	0034110c 	.word	0x0034110c
    8f54:	253c0500 	.word	0x253c0500
    8f58:	02000000 	.word	0x02000000
    8f5c:	f50c1823 	.word	0xf50c1823
    8f60:	05000032 	.word	0x05000032
    8f64:	0000253d 	.word	0x0000253d
    8f68:	1c230200 	.word	0x1c230200
    8f6c:	00344c0c 	.word	0x00344c0c
    8f70:	253e0500 	.word	0x253e0500
    8f74:	02000000 	.word	0x02000000
    8f78:	11002023 	.word	0x11002023
    8f7c:	00003185 	.word	0x00003185
    8f80:	47050108 	.word	0x47050108
    8f84:	00000250 	.word	0x00000250
    8f88:	0031f10c 	.word	0x0031f10c
    8f8c:	50480500 	.word	0x50480500
    8f90:	02000002 	.word	0x02000002
    8f94:	c30c0023 	.word	0xc30c0023
    8f98:	05000030 	.word	0x05000030
    8f9c:	00025049 	.word	0x00025049
    8fa0:	80230300 	.word	0x80230300
    8fa4:	33b20c01 	.word	0x33b20c01
    8fa8:	4b050000 	.word	0x4b050000
    8fac:	000000f5 	.word	0x000000f5
    8fb0:	02802303 	.word	0x02802303
    8fb4:	0031aa0c 	.word	0x0031aa0c
    8fb8:	f54e0500 	.word	0xf54e0500
    8fbc:	03000000 	.word	0x03000000
    8fc0:	00028423 	.word	0x00028423
    8fc4:	0000f308 	.word	0x0000f308
    8fc8:	00026000 	.word	0x00026000
    8fcc:	00b50900 	.word	0x00b50900
    8fd0:	001f0000 	.word	0x001f0000
    8fd4:	0030bb11 	.word	0x0030bb11
    8fd8:	05019000 	.word	0x05019000
    8fdc:	0002a759 	.word	0x0002a759
    8fe0:	332b0c00 	.word	0x332b0c00
    8fe4:	5a050000 	.word	0x5a050000
    8fe8:	000002a7 	.word	0x000002a7
    8fec:	0c002302 	.word	0x0c002302
    8ff0:	00003343 	.word	0x00003343
    8ff4:	00255b05 	.word	0x00255b05
    8ff8:	23020000 	.word	0x23020000
    8ffc:	31f90c04 	.word	0x31f90c04
    9000:	5d050000 	.word	0x5d050000
    9004:	000002ad 	.word	0x000002ad
    9008:	0c082302 	.word	0x0c082302
    900c:	00003185 	.word	0x00003185
    9010:	02075e05 	.word	0x02075e05
    9014:	23030000 	.word	0x23030000
    9018:	10000188 	.word	0x10000188
    901c:	00026004 	.word	0x00026004
    9020:	02bf0800 	.word	0x02bf0800
    9024:	02bd0000 	.word	0x02bd0000
    9028:	b5090000 	.word	0xb5090000
    902c:	1f000000 	.word	0x1f000000
    9030:	10011200 	.word	0x10011200
    9034:	0002bd04 	.word	0x0002bd04
    9038:	32ff0e00 	.word	0x32ff0e00
    903c:	05080000 	.word	0x05080000
    9040:	0002ee69 	.word	0x0002ee69
    9044:	31700c00 	.word	0x31700c00
    9048:	6a050000 	.word	0x6a050000
    904c:	000002ee 	.word	0x000002ee
    9050:	0c002302 	.word	0x0c002302
    9054:	00003102 	.word	0x00003102
    9058:	00256b05 	.word	0x00256b05
    905c:	23020000 	.word	0x23020000
    9060:	04100004 	.word	0x04100004
    9064:	0000003a 	.word	0x0000003a
    9068:	00331e0e 	.word	0x00331e0e
    906c:	a9055c00 	.word	0xa9055c00
    9070:	00000432 	.word	0x00000432
    9074:	00705f0f 	.word	0x00705f0f
    9078:	02eeaa05 	.word	0x02eeaa05
    907c:	23020000 	.word	0x23020000
    9080:	725f0f00 	.word	0x725f0f00
    9084:	25ab0500 	.word	0x25ab0500
    9088:	02000000 	.word	0x02000000
    908c:	5f0f0423 	.word	0x5f0f0423
    9090:	ac050077 	.word	0xac050077
    9094:	00000025 	.word	0x00000025
    9098:	0c082302 	.word	0x0c082302
    909c:	000031a3 	.word	0x000031a3
    90a0:	0041ad05 	.word	0x0041ad05
    90a4:	23020000 	.word	0x23020000
    90a8:	32490c0c 	.word	0x32490c0c
    90ac:	ae050000 	.word	0xae050000
    90b0:	00000041 	.word	0x00000041
    90b4:	0f0e2302 	.word	0x0f0e2302
    90b8:	0066625f 	.word	0x0066625f
    90bc:	02c5af05 	.word	0x02c5af05
    90c0:	23020000 	.word	0x23020000
    90c4:	313b0c10 	.word	0x313b0c10
    90c8:	b0050000 	.word	0xb0050000
    90cc:	00000025 	.word	0x00000025
    90d0:	0c182302 	.word	0x0c182302
    90d4:	00003193 	.word	0x00003193
    90d8:	00f3b705 	.word	0x00f3b705
    90dc:	23020000 	.word	0x23020000
    90e0:	321d0c1c 	.word	0x321d0c1c
    90e4:	b9050000 	.word	0xb9050000
    90e8:	000005c1 	.word	0x000005c1
    90ec:	0c202302 	.word	0x0c202302
    90f0:	00003299 	.word	0x00003299
    90f4:	05f1bb05 	.word	0x05f1bb05
    90f8:	23020000 	.word	0x23020000
    90fc:	33870c24 	.word	0x33870c24
    9100:	bd050000 	.word	0xbd050000
    9104:	00000616 	.word	0x00000616
    9108:	0c282302 	.word	0x0c282302
    910c:	00003466 	.word	0x00003466
    9110:	0631be05 	.word	0x0631be05
    9114:	23020000 	.word	0x23020000
    9118:	755f0f2c 	.word	0x755f0f2c
    911c:	c1050062 	.word	0xc1050062
    9120:	000002c5 	.word	0x000002c5
    9124:	0f302302 	.word	0x0f302302
    9128:	0070755f 	.word	0x0070755f
    912c:	02eec205 	.word	0x02eec205
    9130:	23020000 	.word	0x23020000
    9134:	755f0f38 	.word	0x755f0f38
    9138:	c3050072 	.word	0xc3050072
    913c:	00000025 	.word	0x00000025
    9140:	0c3c2302 	.word	0x0c3c2302
    9144:	0000316a 	.word	0x0000316a
    9148:	0637c605 	.word	0x0637c605
    914c:	23020000 	.word	0x23020000
    9150:	343e0c40 	.word	0x343e0c40
    9154:	c7050000 	.word	0xc7050000
    9158:	00000647 	.word	0x00000647
    915c:	0f432302 	.word	0x0f432302
    9160:	00626c5f 	.word	0x00626c5f
    9164:	02c5ca05 	.word	0x02c5ca05
    9168:	23020000 	.word	0x23020000
    916c:	31b90c44 	.word	0x31b90c44
    9170:	cd050000 	.word	0xcd050000
    9174:	00000025 	.word	0x00000025
    9178:	0c4c2302 	.word	0x0c4c2302
    917c:	000031ca 	.word	0x000031ca
    9180:	0025ce05 	.word	0x0025ce05
    9184:	23020000 	.word	0x23020000
    9188:	34950c50 	.word	0x34950c50
    918c:	d1050000 	.word	0xd1050000
    9190:	00000451 	.word	0x00000451
    9194:	0c542302 	.word	0x0c542302
    9198:	0000328d 	.word	0x0000328d
    919c:	00e8d505 	.word	0x00e8d505
    91a0:	23020000 	.word	0x23020000
    91a4:	01130058 	.word	0x01130058
    91a8:	00000025 	.word	0x00000025
    91ac:	00000451 	.word	0x00000451
    91b0:	00045114 	.word	0x00045114
    91b4:	00f31400 	.word	0x00f31400
    91b8:	b4140000 	.word	0xb4140000
    91bc:	14000005 	.word	0x14000005
    91c0:	00000025 	.word	0x00000025
    91c4:	57041000 	.word	0x57041000
    91c8:	11000004 	.word	0x11000004
    91cc:	0000336a 	.word	0x0000336a
    91d0:	25050400 	.word	0x25050400
    91d4:	000005b4 	.word	0x000005b4
    91d8:	00339515 	.word	0x00339515
    91dc:	02410500 	.word	0x02410500
    91e0:	00000025 	.word	0x00000025
    91e4:	15002302 	.word	0x15002302
    91e8:	000031b2 	.word	0x000031b2
    91ec:	a4024605 	.word	0xa4024605
    91f0:	02000006 	.word	0x02000006
    91f4:	39150423 	.word	0x39150423
    91f8:	05000032 	.word	0x05000032
    91fc:	06a40246 	.word	0x06a40246
    9200:	23020000 	.word	0x23020000
    9204:	320d1508 	.word	0x320d1508
    9208:	46050000 	.word	0x46050000
    920c:	0006a402 	.word	0x0006a402
    9210:	0c230200 	.word	0x0c230200
    9214:	00333e15 	.word	0x00333e15
    9218:	02480500 	.word	0x02480500
    921c:	00000025 	.word	0x00000025
    9220:	15102302 	.word	0x15102302
    9224:	00003110 	.word	0x00003110
    9228:	af024905 	.word	0xaf024905
    922c:	02000008 	.word	0x02000008
    9230:	e8151423 	.word	0xe8151423
    9234:	05000033 	.word	0x05000033
    9238:	0025024b 	.word	0x0025024b
    923c:	23020000 	.word	0x23020000
    9240:	33481530 	.word	0x33481530
    9244:	4c050000 	.word	0x4c050000
    9248:	0005e602 	.word	0x0005e602
    924c:	34230200 	.word	0x34230200
    9250:	0032ba15 	.word	0x0032ba15
    9254:	024e0500 	.word	0x024e0500
    9258:	00000025 	.word	0x00000025
    925c:	15382302 	.word	0x15382302
    9260:	00003358 	.word	0x00003358
    9264:	cb025005 	.word	0xcb025005
    9268:	02000008 	.word	0x02000008
    926c:	78153c23 	.word	0x78153c23
    9270:	05000032 	.word	0x05000032
    9274:	01660253 	.word	0x01660253
    9278:	23020000 	.word	0x23020000
    927c:	32231540 	.word	0x32231540
    9280:	54050000 	.word	0x54050000
    9284:	00002502 	.word	0x00002502
    9288:	44230200 	.word	0x44230200
    928c:	00348015 	.word	0x00348015
    9290:	02550500 	.word	0x02550500
    9294:	00000166 	.word	0x00000166
    9298:	15482302 	.word	0x15482302
    929c:	000032d4 	.word	0x000032d4
    92a0:	d1025605 	.word	0xd1025605
    92a4:	02000008 	.word	0x02000008
    92a8:	41154c23 	.word	0x41154c23
    92ac:	05000032 	.word	0x05000032
    92b0:	00250259 	.word	0x00250259
    92b4:	23020000 	.word	0x23020000
    92b8:	31c21550 	.word	0x31c21550
    92bc:	5a050000 	.word	0x5a050000
    92c0:	0005b402 	.word	0x0005b402
    92c4:	54230200 	.word	0x54230200
    92c8:	0032f015 	.word	0x0032f015
    92cc:	027c0500 	.word	0x027c0500
    92d0:	0000088d 	.word	0x0000088d
    92d4:	15582302 	.word	0x15582302
    92d8:	000030bb 	.word	0x000030bb
    92dc:	a7027f05 	.word	0xa7027f05
    92e0:	03000002 	.word	0x03000002
    92e4:	1502c823 	.word	0x1502c823
    92e8:	00003256 	.word	0x00003256
    92ec:	60028005 	.word	0x60028005
    92f0:	03000002 	.word	0x03000002
    92f4:	1502cc23 	.word	0x1502cc23
    92f8:	00003434 	.word	0x00003434
    92fc:	e3028305 	.word	0xe3028305
    9300:	03000008 	.word	0x03000008
    9304:	1505dc23 	.word	0x1505dc23
    9308:	0000319b 	.word	0x0000319b
    930c:	63028805 	.word	0x63028805
    9310:	03000006 	.word	0x03000006
    9314:	1505e023 	.word	0x1505e023
    9318:	00003180 	.word	0x00003180
    931c:	ef028905 	.word	0xef028905
    9320:	03000008 	.word	0x03000008
    9324:	0005ec23 	.word	0x0005ec23
    9328:	05ba0410 	.word	0x05ba0410
    932c:	01030000 	.word	0x01030000
    9330:	00011e08 	.word	0x00011e08
    9334:	32041000 	.word	0x32041000
    9338:	13000004 	.word	0x13000004
    933c:	00002501 	.word	0x00002501
    9340:	0005e600 	.word	0x0005e600
    9344:	04511400 	.word	0x04511400
    9348:	f3140000 	.word	0xf3140000
    934c:	14000000 	.word	0x14000000
    9350:	000005e6 	.word	0x000005e6
    9354:	00002514 	.word	0x00002514
    9358:	04100000 	.word	0x04100000
    935c:	000005ec 	.word	0x000005ec
    9360:	0005ba16 	.word	0x0005ba16
    9364:	c7041000 	.word	0xc7041000
    9368:	13000005 	.word	0x13000005
    936c:	00006f01 	.word	0x00006f01
    9370:	00061600 	.word	0x00061600
    9374:	04511400 	.word	0x04511400
    9378:	f3140000 	.word	0xf3140000
    937c:	14000000 	.word	0x14000000
    9380:	0000006f 	.word	0x0000006f
    9384:	00002514 	.word	0x00002514
    9388:	04100000 	.word	0x04100000
    938c:	000005f7 	.word	0x000005f7
    9390:	00250113 	.word	0x00250113
    9394:	06310000 	.word	0x06310000
    9398:	51140000 	.word	0x51140000
    939c:	14000004 	.word	0x14000004
    93a0:	000000f3 	.word	0x000000f3
    93a4:	1c041000 	.word	0x1c041000
    93a8:	08000006 	.word	0x08000006
    93ac:	0000003a 	.word	0x0000003a
    93b0:	00000647 	.word	0x00000647
    93b4:	0000b509 	.word	0x0000b509
    93b8:	08000200 	.word	0x08000200
    93bc:	0000003a 	.word	0x0000003a
    93c0:	00000657 	.word	0x00000657
    93c4:	0000b509 	.word	0x0000b509
    93c8:	05000000 	.word	0x05000000
    93cc:	0000330c 	.word	0x0000330c
    93d0:	f4010e05 	.word	0xf4010e05
    93d4:	17000002 	.word	0x17000002
    93d8:	0000341b 	.word	0x0000341b
    93dc:	0113050c 	.word	0x0113050c
    93e0:	0000069e 	.word	0x0000069e
    93e4:	00332b15 	.word	0x00332b15
    93e8:	01140500 	.word	0x01140500
    93ec:	0000069e 	.word	0x0000069e
    93f0:	15002302 	.word	0x15002302
    93f4:	0000324f 	.word	0x0000324f
    93f8:	25011505 	.word	0x25011505
    93fc:	02000000 	.word	0x02000000
    9400:	06150423 	.word	0x06150423
    9404:	05000033 	.word	0x05000033
    9408:	06a40116 	.word	0x06a40116
    940c:	23020000 	.word	0x23020000
    9410:	04100008 	.word	0x04100008
    9414:	00000663 	.word	0x00000663
    9418:	06570410 	.word	0x06570410
    941c:	08170000 	.word	0x08170000
    9420:	0e000031 	.word	0x0e000031
    9424:	e5012e05 	.word	0xe5012e05
    9428:	15000006 	.word	0x15000006
    942c:	00003371 	.word	0x00003371
    9430:	e5012f05 	.word	0xe5012f05
    9434:	02000006 	.word	0x02000006
    9438:	93150023 	.word	0x93150023
    943c:	05000032 	.word	0x05000032
    9440:	06e50130 	.word	0x06e50130
    9444:	23020000 	.word	0x23020000
    9448:	33bb1506 	.word	0x33bb1506
    944c:	31050000 	.word	0x31050000
    9450:	00004801 	.word	0x00004801
    9454:	0c230200 	.word	0x0c230200
    9458:	00480800 	.word	0x00480800
    945c:	06f50000 	.word	0x06f50000
    9460:	b5090000 	.word	0xb5090000
    9464:	02000000 	.word	0x02000000
    9468:	05d01800 	.word	0x05d01800
    946c:	0815025f 	.word	0x0815025f
    9470:	ff150000 	.word	0xff150000
    9474:	05000033 	.word	0x05000033
    9478:	002c0260 	.word	0x002c0260
    947c:	23020000 	.word	0x23020000
    9480:	33a51500 	.word	0x33a51500
    9484:	61050000 	.word	0x61050000
    9488:	0005b402 	.word	0x0005b402
    948c:	04230200 	.word	0x04230200
    9490:	00326b15 	.word	0x00326b15
    9494:	02620500 	.word	0x02620500
    9498:	00000815 	.word	0x00000815
    949c:	15082302 	.word	0x15082302
    94a0:	00003457 	.word	0x00003457
    94a4:	7c026305 	.word	0x7c026305
    94a8:	02000001 	.word	0x02000001
    94ac:	c5152423 	.word	0xc5152423
    94b0:	05000032 	.word	0x05000032
    94b4:	00250264 	.word	0x00250264
    94b8:	23020000 	.word	0x23020000
    94bc:	33261548 	.word	0x33261548
    94c0:	65050000 	.word	0x65050000
    94c4:	00005602 	.word	0x00005602
    94c8:	50230200 	.word	0x50230200
    94cc:	00346d15 	.word	0x00346d15
    94d0:	02660500 	.word	0x02660500
    94d4:	000006aa 	.word	0x000006aa
    94d8:	15582302 	.word	0x15582302
    94dc:	00003331 	.word	0x00003331
    94e0:	dd026705 	.word	0xdd026705
    94e4:	02000000 	.word	0x02000000
    94e8:	72156823 	.word	0x72156823
    94ec:	05000034 	.word	0x05000034
    94f0:	00dd0268 	.word	0x00dd0268
    94f4:	23020000 	.word	0x23020000
    94f8:	31531570 	.word	0x31531570
    94fc:	69050000 	.word	0x69050000
    9500:	0000dd02 	.word	0x0000dd02
    9504:	78230200 	.word	0x78230200
    9508:	00342a15 	.word	0x00342a15
    950c:	026a0500 	.word	0x026a0500
    9510:	00000825 	.word	0x00000825
    9514:	01802303 	.word	0x01802303
    9518:	00325f15 	.word	0x00325f15
    951c:	026b0500 	.word	0x026b0500
    9520:	00000835 	.word	0x00000835
    9524:	01882303 	.word	0x01882303
    9528:	0033c815 	.word	0x0033c815
    952c:	026c0500 	.word	0x026c0500
    9530:	00000025 	.word	0x00000025
    9534:	01a02303 	.word	0x01a02303
    9538:	0031e315 	.word	0x0031e315
    953c:	026d0500 	.word	0x026d0500
    9540:	000000dd 	.word	0x000000dd
    9544:	01a42303 	.word	0x01a42303
    9548:	00314415 	.word	0x00314415
    954c:	026e0500 	.word	0x026e0500
    9550:	000000dd 	.word	0x000000dd
    9554:	01ac2303 	.word	0x01ac2303
    9558:	0031d215 	.word	0x0031d215
    955c:	026f0500 	.word	0x026f0500
    9560:	000000dd 	.word	0x000000dd
    9564:	01b42303 	.word	0x01b42303
    9568:	00311b15 	.word	0x00311b15
    956c:	02700500 	.word	0x02700500
    9570:	000000dd 	.word	0x000000dd
    9574:	01bc2303 	.word	0x01bc2303
    9578:	00312a15 	.word	0x00312a15
    957c:	02710500 	.word	0x02710500
    9580:	000000dd 	.word	0x000000dd
    9584:	01c42303 	.word	0x01c42303
    9588:	05ba0800 	.word	0x05ba0800
    958c:	08250000 	.word	0x08250000
    9590:	b5090000 	.word	0xb5090000
    9594:	19000000 	.word	0x19000000
    9598:	05ba0800 	.word	0x05ba0800
    959c:	08350000 	.word	0x08350000
    95a0:	b5090000 	.word	0xb5090000
    95a4:	07000000 	.word	0x07000000
    95a8:	05ba0800 	.word	0x05ba0800
    95ac:	08450000 	.word	0x08450000
    95b0:	b5090000 	.word	0xb5090000
    95b4:	17000000 	.word	0x17000000
    95b8:	05f01800 	.word	0x05f01800
    95bc:	086d0277 	.word	0x086d0277
    95c0:	aa150000 	.word	0xaa150000
    95c4:	05000032 	.word	0x05000032
    95c8:	086d0279 	.word	0x086d0279
    95cc:	23020000 	.word	0x23020000
    95d0:	34211500 	.word	0x34211500
    95d4:	7a050000 	.word	0x7a050000
    95d8:	00087d02 	.word	0x00087d02
    95dc:	78230200 	.word	0x78230200
    95e0:	02ee0800 	.word	0x02ee0800
    95e4:	087d0000 	.word	0x087d0000
    95e8:	b5090000 	.word	0xb5090000
    95ec:	1d000000 	.word	0x1d000000
    95f0:	002c0800 	.word	0x002c0800
    95f4:	088d0000 	.word	0x088d0000
    95f8:	b5090000 	.word	0xb5090000
    95fc:	1d000000 	.word	0x1d000000
    9600:	05f01900 	.word	0x05f01900
    9604:	08af025d 	.word	0x08af025d
    9608:	6a1a0000 	.word	0x6a1a0000
    960c:	05000033 	.word	0x05000033
    9610:	06f50272 	.word	0x06f50272
    9614:	441a0000 	.word	0x441a0000
    9618:	05000034 	.word	0x05000034
    961c:	0845027b 	.word	0x0845027b
    9620:	08000000 	.word	0x08000000
    9624:	000005ba 	.word	0x000005ba
    9628:	000008bf 	.word	0x000008bf
    962c:	0000b509 	.word	0x0000b509
    9630:	1b001800 	.word	0x1b001800
    9634:	0008cb01 	.word	0x0008cb01
    9638:	04511400 	.word	0x04511400
    963c:	10000000 	.word	0x10000000
    9640:	0008bf04 	.word	0x0008bf04
    9644:	66041000 	.word	0x66041000
    9648:	1b000001 	.word	0x1b000001
    964c:	0008e301 	.word	0x0008e301
    9650:	00251400 	.word	0x00251400
    9654:	10000000 	.word	0x10000000
    9658:	0008e904 	.word	0x0008e904
    965c:	d7041000 	.word	0xd7041000
    9660:	08000008 	.word	0x08000008
    9664:	00000657 	.word	0x00000657
    9668:	000008ff 	.word	0x000008ff
    966c:	0000b509 	.word	0x0000b509
    9670:	1c000200 	.word	0x1c000200
    9674:	000030a8 	.word	0x000030a8
    9678:	1e060601 	.word	0x1e060601
    967c:	1d000009 	.word	0x1d000009
    9680:	000030b7 	.word	0x000030b7
    9684:	309c1d00 	.word	0x309c1d00
    9688:	1d010000 	.word	0x1d010000
    968c:	00003093 	.word	0x00003093
    9690:	011e0002 	.word	0x011e0002
    9694:	000036cb 	.word	0x000036cb
    9698:	25011701 	.word	0x25011701
	...
    96a4:	ad000000 	.word	0xad000000
    96a8:	8b00002f 	.word	0x8b00002f
    96ac:	1f000009 	.word	0x1f000009
    96b0:	000036c6 	.word	0x000036c6
    96b4:	00251101 	.word	0x00251101
    96b8:	2fcc0000 	.word	0x2fcc0000
    96bc:	66200000 	.word	0x66200000
    96c0:	1101006e 	.word	0x1101006e
    96c4:	000002bf 	.word	0x000002bf
    96c8:	00002fea 	.word	0x00002fea
    96cc:	67726120 	.word	0x67726120
    96d0:	f3110100 	.word	0xf3110100
    96d4:	08000000 	.word	0x08000000
    96d8:	20000030 	.word	0x20000030
    96dc:	11010064 	.word	0x11010064
    96e0:	000000f3 	.word	0x000000f3
    96e4:	00003026 	.word	0x00003026
    96e8:	00318e21 	.word	0x00318e21
    96ec:	8b180100 	.word	0x8b180100
    96f0:	22000009 	.word	0x22000009
    96f4:	19010070 	.word	0x19010070
    96f8:	000002a7 	.word	0x000002a7
    96fc:	10005c01 	.word	0x10005c01
    9700:	00020704 	.word	0x00020704
    9704:	33d52300 	.word	0x33d52300
    9708:	28050000 	.word	0x28050000
    970c:	00099f03 	.word	0x00099f03
    9710:	16010100 	.word	0x16010100
    9714:	00000451 	.word	0x00000451
    9718:	0009ae00 	.word	0x0009ae00
    971c:	56000200 	.word	0x56000200
    9720:	04000020 	.word	0x04000020
    9724:	00000001 	.word	0x00000001
    9728:	36f00100 	.word	0x36f00100
    972c:	30100000 	.word	0x30100000
	...
    9738:	20700000 	.word	0x20700000
    973c:	04020000 	.word	0x04020000
    9740:	00308607 	.word	0x00308607
    9744:	06010200 	.word	0x06010200
    9748:	00000117 	.word	0x00000117
    974c:	15080102 	.word	0x15080102
    9750:	02000001 	.word	0x02000001
    9754:	00460502 	.word	0x00460502
    9758:	02020000 	.word	0x02020000
    975c:	00019207 	.word	0x00019207
    9760:	05040300 	.word	0x05040300
    9764:	00746e69 	.word	0x00746e69
    9768:	02050802 	.word	0x02050802
    976c:	02000030 	.word	0x02000030
    9770:	307c0708 	.word	0x307c0708
    9774:	de040000 	.word	0xde040000
    9778:	02000032 	.word	0x02000032
    977c:	00004807 	.word	0x00004807
    9780:	05040200 	.word	0x05040200
    9784:	00003007 	.word	0x00003007
    9788:	00338d04 	.word	0x00338d04
    978c:	682c0300 	.word	0x682c0300
    9790:	05000000 	.word	0x05000000
    9794:	00003286 	.word	0x00003286
    9798:	25016304 	.word	0x25016304
    979c:	06000000 	.word	0x06000000
    97a0:	a5470304 	.word	0xa5470304
    97a4:	07000000 	.word	0x07000000
    97a8:	00003280 	.word	0x00003280
    97ac:	007a4803 	.word	0x007a4803
    97b0:	32070000 	.word	0x32070000
    97b4:	03000032 	.word	0x03000032
    97b8:	0000a549 	.word	0x0000a549
    97bc:	33080000 	.word	0x33080000
    97c0:	b5000000 	.word	0xb5000000
    97c4:	09000000 	.word	0x09000000
    97c8:	000000b5 	.word	0x000000b5
    97cc:	040a0003 	.word	0x040a0003
    97d0:	03080b07 	.word	0x03080b07
    97d4:	0000dd44 	.word	0x0000dd44
    97d8:	33770c00 	.word	0x33770c00
    97dc:	45030000 	.word	0x45030000
    97e0:	00000048 	.word	0x00000048
    97e4:	0c002302 	.word	0x0c002302
    97e8:	0000337f 	.word	0x0000337f
    97ec:	00864a03 	.word	0x00864a03
    97f0:	23020000 	.word	0x23020000
    97f4:	13040004 	.word	0x13040004
    97f8:	03000033 	.word	0x03000033
    97fc:	0000b84b 	.word	0x0000b84b
    9800:	32040400 	.word	0x32040400
    9804:	4f030000 	.word	0x4f030000
    9808:	0000005d 	.word	0x0000005d
    980c:	c004040d 	.word	0xc004040d
    9810:	05000033 	.word	0x05000033
    9814:	00010015 	.word	0x00010015
    9818:	07040200 	.word	0x07040200
    981c:	00003081 	.word	0x00003081
    9820:	0032150e 	.word	0x0032150e
    9824:	2d051800 	.word	0x2d051800
    9828:	00000166 	.word	0x00000166
    982c:	00332b0c 	.word	0x00332b0c
    9830:	662e0500 	.word	0x662e0500
    9834:	02000001 	.word	0x02000001
    9838:	5f0f0023 	.word	0x5f0f0023
    983c:	2f05006b 	.word	0x2f05006b
    9840:	00000048 	.word	0x00000048
    9844:	0c042302 	.word	0x0c042302
    9848:	00003362 	.word	0x00003362
    984c:	00482f05 	.word	0x00482f05
    9850:	23020000 	.word	0x23020000
    9854:	31fe0c08 	.word	0x31fe0c08
    9858:	2f050000 	.word	0x2f050000
    985c:	00000048 	.word	0x00000048
    9860:	0c0c2302 	.word	0x0c0c2302
    9864:	0000340c 	.word	0x0000340c
    9868:	00482f05 	.word	0x00482f05
    986c:	23020000 	.word	0x23020000
    9870:	785f0f10 	.word	0x785f0f10
    9874:	6c300500 	.word	0x6c300500
    9878:	02000001 	.word	0x02000001
    987c:	10001423 	.word	0x10001423
    9880:	00010704 	.word	0x00010704
    9884:	00f50800 	.word	0x00f50800
    9888:	017c0000 	.word	0x017c0000
    988c:	b5090000 	.word	0xb5090000
    9890:	00000000 	.word	0x00000000
    9894:	322d0e00 	.word	0x322d0e00
    9898:	05240000 	.word	0x05240000
    989c:	00020735 	.word	0x00020735
    98a0:	31610c00 	.word	0x31610c00
    98a4:	36050000 	.word	0x36050000
    98a8:	00000048 	.word	0x00000048
    98ac:	0c002302 	.word	0x0c002302
    98b0:	0000339c 	.word	0x0000339c
    98b4:	00483705 	.word	0x00483705
    98b8:	23020000 	.word	0x23020000
    98bc:	31760c04 	.word	0x31760c04
    98c0:	38050000 	.word	0x38050000
    98c4:	00000048 	.word	0x00000048
    98c8:	0c082302 	.word	0x0c082302
    98cc:	00003485 	.word	0x00003485
    98d0:	00483905 	.word	0x00483905
    98d4:	23020000 	.word	0x23020000
    98d8:	32b10c0c 	.word	0x32b10c0c
    98dc:	3a050000 	.word	0x3a050000
    98e0:	00000048 	.word	0x00000048
    98e4:	0c102302 	.word	0x0c102302
    98e8:	000032a0 	.word	0x000032a0
    98ec:	00483b05 	.word	0x00483b05
    98f0:	23020000 	.word	0x23020000
    98f4:	34110c14 	.word	0x34110c14
    98f8:	3c050000 	.word	0x3c050000
    98fc:	00000048 	.word	0x00000048
    9900:	0c182302 	.word	0x0c182302
    9904:	000032f5 	.word	0x000032f5
    9908:	00483d05 	.word	0x00483d05
    990c:	23020000 	.word	0x23020000
    9910:	344c0c1c 	.word	0x344c0c1c
    9914:	3e050000 	.word	0x3e050000
    9918:	00000048 	.word	0x00000048
    991c:	00202302 	.word	0x00202302
    9920:	00318511 	.word	0x00318511
    9924:	05010800 	.word	0x05010800
    9928:	00025047 	.word	0x00025047
    992c:	31f10c00 	.word	0x31f10c00
    9930:	48050000 	.word	0x48050000
    9934:	00000250 	.word	0x00000250
    9938:	0c002302 	.word	0x0c002302
    993c:	000030c3 	.word	0x000030c3
    9940:	02504905 	.word	0x02504905
    9944:	23030000 	.word	0x23030000
    9948:	b20c0180 	.word	0xb20c0180
    994c:	05000033 	.word	0x05000033
    9950:	0000f54b 	.word	0x0000f54b
    9954:	80230300 	.word	0x80230300
    9958:	31aa0c02 	.word	0x31aa0c02
    995c:	4e050000 	.word	0x4e050000
    9960:	000000f5 	.word	0x000000f5
    9964:	02842303 	.word	0x02842303
    9968:	00f30800 	.word	0x00f30800
    996c:	02600000 	.word	0x02600000
    9970:	b5090000 	.word	0xb5090000
    9974:	1f000000 	.word	0x1f000000
    9978:	30bb1100 	.word	0x30bb1100
    997c:	01900000 	.word	0x01900000
    9980:	02a75905 	.word	0x02a75905
    9984:	2b0c0000 	.word	0x2b0c0000
    9988:	05000033 	.word	0x05000033
    998c:	0002a75a 	.word	0x0002a75a
    9990:	00230200 	.word	0x00230200
    9994:	0033430c 	.word	0x0033430c
    9998:	485b0500 	.word	0x485b0500
    999c:	02000000 	.word	0x02000000
    99a0:	f90c0423 	.word	0xf90c0423
    99a4:	05000031 	.word	0x05000031
    99a8:	0002ad5d 	.word	0x0002ad5d
    99ac:	08230200 	.word	0x08230200
    99b0:	0031850c 	.word	0x0031850c
    99b4:	075e0500 	.word	0x075e0500
    99b8:	03000002 	.word	0x03000002
    99bc:	00018823 	.word	0x00018823
    99c0:	02600410 	.word	0x02600410
    99c4:	bf080000 	.word	0xbf080000
    99c8:	bd000002 	.word	0xbd000002
    99cc:	09000002 	.word	0x09000002
    99d0:	000000b5 	.word	0x000000b5
    99d4:	0112001f 	.word	0x0112001f
    99d8:	02bd0410 	.word	0x02bd0410
    99dc:	ff0e0000 	.word	0xff0e0000
    99e0:	08000032 	.word	0x08000032
    99e4:	02ee6905 	.word	0x02ee6905
    99e8:	700c0000 	.word	0x700c0000
    99ec:	05000031 	.word	0x05000031
    99f0:	0002ee6a 	.word	0x0002ee6a
    99f4:	00230200 	.word	0x00230200
    99f8:	0031020c 	.word	0x0031020c
    99fc:	486b0500 	.word	0x486b0500
    9a00:	02000000 	.word	0x02000000
    9a04:	10000423 	.word	0x10000423
    9a08:	00003304 	.word	0x00003304
    9a0c:	331e0e00 	.word	0x331e0e00
    9a10:	055c0000 	.word	0x055c0000
    9a14:	000432a9 	.word	0x000432a9
    9a18:	705f0f00 	.word	0x705f0f00
    9a1c:	eeaa0500 	.word	0xeeaa0500
    9a20:	02000002 	.word	0x02000002
    9a24:	5f0f0023 	.word	0x5f0f0023
    9a28:	ab050072 	.word	0xab050072
    9a2c:	00000048 	.word	0x00000048
    9a30:	0f042302 	.word	0x0f042302
    9a34:	0500775f 	.word	0x0500775f
    9a38:	000048ac 	.word	0x000048ac
    9a3c:	08230200 	.word	0x08230200
    9a40:	0031a30c 	.word	0x0031a30c
    9a44:	3aad0500 	.word	0x3aad0500
    9a48:	02000000 	.word	0x02000000
    9a4c:	490c0c23 	.word	0x490c0c23
    9a50:	05000032 	.word	0x05000032
    9a54:	00003aae 	.word	0x00003aae
    9a58:	0e230200 	.word	0x0e230200
    9a5c:	66625f0f 	.word	0x66625f0f
    9a60:	c5af0500 	.word	0xc5af0500
    9a64:	02000002 	.word	0x02000002
    9a68:	3b0c1023 	.word	0x3b0c1023
    9a6c:	05000031 	.word	0x05000031
    9a70:	000048b0 	.word	0x000048b0
    9a74:	18230200 	.word	0x18230200
    9a78:	0031930c 	.word	0x0031930c
    9a7c:	f3b70500 	.word	0xf3b70500
    9a80:	02000000 	.word	0x02000000
    9a84:	1d0c1c23 	.word	0x1d0c1c23
    9a88:	05000032 	.word	0x05000032
    9a8c:	0005c1b9 	.word	0x0005c1b9
    9a90:	20230200 	.word	0x20230200
    9a94:	0032990c 	.word	0x0032990c
    9a98:	f1bb0500 	.word	0xf1bb0500
    9a9c:	02000005 	.word	0x02000005
    9aa0:	870c2423 	.word	0x870c2423
    9aa4:	05000033 	.word	0x05000033
    9aa8:	000616bd 	.word	0x000616bd
    9aac:	28230200 	.word	0x28230200
    9ab0:	0034660c 	.word	0x0034660c
    9ab4:	31be0500 	.word	0x31be0500
    9ab8:	02000006 	.word	0x02000006
    9abc:	5f0f2c23 	.word	0x5f0f2c23
    9ac0:	05006275 	.word	0x05006275
    9ac4:	0002c5c1 	.word	0x0002c5c1
    9ac8:	30230200 	.word	0x30230200
    9acc:	70755f0f 	.word	0x70755f0f
    9ad0:	eec20500 	.word	0xeec20500
    9ad4:	02000002 	.word	0x02000002
    9ad8:	5f0f3823 	.word	0x5f0f3823
    9adc:	05007275 	.word	0x05007275
    9ae0:	000048c3 	.word	0x000048c3
    9ae4:	3c230200 	.word	0x3c230200
    9ae8:	00316a0c 	.word	0x00316a0c
    9aec:	37c60500 	.word	0x37c60500
    9af0:	02000006 	.word	0x02000006
    9af4:	3e0c4023 	.word	0x3e0c4023
    9af8:	05000034 	.word	0x05000034
    9afc:	000647c7 	.word	0x000647c7
    9b00:	43230200 	.word	0x43230200
    9b04:	626c5f0f 	.word	0x626c5f0f
    9b08:	c5ca0500 	.word	0xc5ca0500
    9b0c:	02000002 	.word	0x02000002
    9b10:	b90c4423 	.word	0xb90c4423
    9b14:	05000031 	.word	0x05000031
    9b18:	000048cd 	.word	0x000048cd
    9b1c:	4c230200 	.word	0x4c230200
    9b20:	0031ca0c 	.word	0x0031ca0c
    9b24:	48ce0500 	.word	0x48ce0500
    9b28:	02000000 	.word	0x02000000
    9b2c:	950c5023 	.word	0x950c5023
    9b30:	05000034 	.word	0x05000034
    9b34:	000451d1 	.word	0x000451d1
    9b38:	54230200 	.word	0x54230200
    9b3c:	00328d0c 	.word	0x00328d0c
    9b40:	e8d50500 	.word	0xe8d50500
    9b44:	02000000 	.word	0x02000000
    9b48:	13005823 	.word	0x13005823
    9b4c:	00004801 	.word	0x00004801
    9b50:	00045100 	.word	0x00045100
    9b54:	04511400 	.word	0x04511400
    9b58:	f3140000 	.word	0xf3140000
    9b5c:	14000000 	.word	0x14000000
    9b60:	000005b4 	.word	0x000005b4
    9b64:	00004814 	.word	0x00004814
    9b68:	04100000 	.word	0x04100000
    9b6c:	00000457 	.word	0x00000457
    9b70:	00336a11 	.word	0x00336a11
    9b74:	05040000 	.word	0x05040000
    9b78:	0005b425 	.word	0x0005b425
    9b7c:	33951500 	.word	0x33951500
    9b80:	41050000 	.word	0x41050000
    9b84:	00004802 	.word	0x00004802
    9b88:	00230200 	.word	0x00230200
    9b8c:	0031b215 	.word	0x0031b215
    9b90:	02460500 	.word	0x02460500
    9b94:	000006a4 	.word	0x000006a4
    9b98:	15042302 	.word	0x15042302
    9b9c:	00003239 	.word	0x00003239
    9ba0:	a4024605 	.word	0xa4024605
    9ba4:	02000006 	.word	0x02000006
    9ba8:	0d150823 	.word	0x0d150823
    9bac:	05000032 	.word	0x05000032
    9bb0:	06a40246 	.word	0x06a40246
    9bb4:	23020000 	.word	0x23020000
    9bb8:	333e150c 	.word	0x333e150c
    9bbc:	48050000 	.word	0x48050000
    9bc0:	00004802 	.word	0x00004802
    9bc4:	10230200 	.word	0x10230200
    9bc8:	00311015 	.word	0x00311015
    9bcc:	02490500 	.word	0x02490500
    9bd0:	000008af 	.word	0x000008af
    9bd4:	15142302 	.word	0x15142302
    9bd8:	000033e8 	.word	0x000033e8
    9bdc:	48024b05 	.word	0x48024b05
    9be0:	02000000 	.word	0x02000000
    9be4:	48153023 	.word	0x48153023
    9be8:	05000033 	.word	0x05000033
    9bec:	05e6024c 	.word	0x05e6024c
    9bf0:	23020000 	.word	0x23020000
    9bf4:	32ba1534 	.word	0x32ba1534
    9bf8:	4e050000 	.word	0x4e050000
    9bfc:	00004802 	.word	0x00004802
    9c00:	38230200 	.word	0x38230200
    9c04:	00335815 	.word	0x00335815
    9c08:	02500500 	.word	0x02500500
    9c0c:	000008cb 	.word	0x000008cb
    9c10:	153c2302 	.word	0x153c2302
    9c14:	00003278 	.word	0x00003278
    9c18:	66025305 	.word	0x66025305
    9c1c:	02000001 	.word	0x02000001
    9c20:	23154023 	.word	0x23154023
    9c24:	05000032 	.word	0x05000032
    9c28:	00480254 	.word	0x00480254
    9c2c:	23020000 	.word	0x23020000
    9c30:	34801544 	.word	0x34801544
    9c34:	55050000 	.word	0x55050000
    9c38:	00016602 	.word	0x00016602
    9c3c:	48230200 	.word	0x48230200
    9c40:	0032d415 	.word	0x0032d415
    9c44:	02560500 	.word	0x02560500
    9c48:	000008d1 	.word	0x000008d1
    9c4c:	154c2302 	.word	0x154c2302
    9c50:	00003241 	.word	0x00003241
    9c54:	48025905 	.word	0x48025905
    9c58:	02000000 	.word	0x02000000
    9c5c:	c2155023 	.word	0xc2155023
    9c60:	05000031 	.word	0x05000031
    9c64:	05b4025a 	.word	0x05b4025a
    9c68:	23020000 	.word	0x23020000
    9c6c:	32f01554 	.word	0x32f01554
    9c70:	7c050000 	.word	0x7c050000
    9c74:	00088d02 	.word	0x00088d02
    9c78:	58230200 	.word	0x58230200
    9c7c:	0030bb15 	.word	0x0030bb15
    9c80:	027f0500 	.word	0x027f0500
    9c84:	000002a7 	.word	0x000002a7
    9c88:	02c82303 	.word	0x02c82303
    9c8c:	00325615 	.word	0x00325615
    9c90:	02800500 	.word	0x02800500
    9c94:	00000260 	.word	0x00000260
    9c98:	02cc2303 	.word	0x02cc2303
    9c9c:	00343415 	.word	0x00343415
    9ca0:	02830500 	.word	0x02830500
    9ca4:	000008e3 	.word	0x000008e3
    9ca8:	05dc2303 	.word	0x05dc2303
    9cac:	00319b15 	.word	0x00319b15
    9cb0:	02880500 	.word	0x02880500
    9cb4:	00000663 	.word	0x00000663
    9cb8:	05e02303 	.word	0x05e02303
    9cbc:	00318015 	.word	0x00318015
    9cc0:	02890500 	.word	0x02890500
    9cc4:	000008ef 	.word	0x000008ef
    9cc8:	05ec2303 	.word	0x05ec2303
    9ccc:	ba041000 	.word	0xba041000
    9cd0:	02000005 	.word	0x02000005
    9cd4:	011e0801 	.word	0x011e0801
    9cd8:	04100000 	.word	0x04100000
    9cdc:	00000432 	.word	0x00000432
    9ce0:	00480113 	.word	0x00480113
    9ce4:	05e60000 	.word	0x05e60000
    9ce8:	51140000 	.word	0x51140000
    9cec:	14000004 	.word	0x14000004
    9cf0:	000000f3 	.word	0x000000f3
    9cf4:	0005e614 	.word	0x0005e614
    9cf8:	00481400 	.word	0x00481400
    9cfc:	10000000 	.word	0x10000000
    9d00:	0005ec04 	.word	0x0005ec04
    9d04:	05ba1600 	.word	0x05ba1600
    9d08:	04100000 	.word	0x04100000
    9d0c:	000005c7 	.word	0x000005c7
    9d10:	006f0113 	.word	0x006f0113
    9d14:	06160000 	.word	0x06160000
    9d18:	51140000 	.word	0x51140000
    9d1c:	14000004 	.word	0x14000004
    9d20:	000000f3 	.word	0x000000f3
    9d24:	00006f14 	.word	0x00006f14
    9d28:	00481400 	.word	0x00481400
    9d2c:	10000000 	.word	0x10000000
    9d30:	0005f704 	.word	0x0005f704
    9d34:	48011300 	.word	0x48011300
    9d38:	31000000 	.word	0x31000000
    9d3c:	14000006 	.word	0x14000006
    9d40:	00000451 	.word	0x00000451
    9d44:	0000f314 	.word	0x0000f314
    9d48:	04100000 	.word	0x04100000
    9d4c:	0000061c 	.word	0x0000061c
    9d50:	00003308 	.word	0x00003308
    9d54:	00064700 	.word	0x00064700
    9d58:	00b50900 	.word	0x00b50900
    9d5c:	00020000 	.word	0x00020000
    9d60:	00003308 	.word	0x00003308
    9d64:	00065700 	.word	0x00065700
    9d68:	00b50900 	.word	0x00b50900
    9d6c:	00000000 	.word	0x00000000
    9d70:	00330c05 	.word	0x00330c05
    9d74:	010e0500 	.word	0x010e0500
    9d78:	000002f4 	.word	0x000002f4
    9d7c:	00341b17 	.word	0x00341b17
    9d80:	13050c00 	.word	0x13050c00
    9d84:	00069e01 	.word	0x00069e01
    9d88:	332b1500 	.word	0x332b1500
    9d8c:	14050000 	.word	0x14050000
    9d90:	00069e01 	.word	0x00069e01
    9d94:	00230200 	.word	0x00230200
    9d98:	00324f15 	.word	0x00324f15
    9d9c:	01150500 	.word	0x01150500
    9da0:	00000048 	.word	0x00000048
    9da4:	15042302 	.word	0x15042302
    9da8:	00003306 	.word	0x00003306
    9dac:	a4011605 	.word	0xa4011605
    9db0:	02000006 	.word	0x02000006
    9db4:	10000823 	.word	0x10000823
    9db8:	00066304 	.word	0x00066304
    9dbc:	57041000 	.word	0x57041000
    9dc0:	17000006 	.word	0x17000006
    9dc4:	00003108 	.word	0x00003108
    9dc8:	012e050e 	.word	0x012e050e
    9dcc:	000006e5 	.word	0x000006e5
    9dd0:	00337115 	.word	0x00337115
    9dd4:	012f0500 	.word	0x012f0500
    9dd8:	000006e5 	.word	0x000006e5
    9ddc:	15002302 	.word	0x15002302
    9de0:	00003293 	.word	0x00003293
    9de4:	e5013005 	.word	0xe5013005
    9de8:	02000006 	.word	0x02000006
    9dec:	bb150623 	.word	0xbb150623
    9df0:	05000033 	.word	0x05000033
    9df4:	00410131 	.word	0x00410131
    9df8:	23020000 	.word	0x23020000
    9dfc:	4108000c 	.word	0x4108000c
    9e00:	f5000000 	.word	0xf5000000
    9e04:	09000006 	.word	0x09000006
    9e08:	000000b5 	.word	0x000000b5
    9e0c:	d0180002 	.word	0xd0180002
    9e10:	15025f05 	.word	0x15025f05
    9e14:	15000008 	.word	0x15000008
    9e18:	000033ff 	.word	0x000033ff
    9e1c:	25026005 	.word	0x25026005
    9e20:	02000000 	.word	0x02000000
    9e24:	a5150023 	.word	0xa5150023
    9e28:	05000033 	.word	0x05000033
    9e2c:	05b40261 	.word	0x05b40261
    9e30:	23020000 	.word	0x23020000
    9e34:	326b1504 	.word	0x326b1504
    9e38:	62050000 	.word	0x62050000
    9e3c:	00081502 	.word	0x00081502
    9e40:	08230200 	.word	0x08230200
    9e44:	00345715 	.word	0x00345715
    9e48:	02630500 	.word	0x02630500
    9e4c:	0000017c 	.word	0x0000017c
    9e50:	15242302 	.word	0x15242302
    9e54:	000032c5 	.word	0x000032c5
    9e58:	48026405 	.word	0x48026405
    9e5c:	02000000 	.word	0x02000000
    9e60:	26154823 	.word	0x26154823
    9e64:	05000033 	.word	0x05000033
    9e68:	00560265 	.word	0x00560265
    9e6c:	23020000 	.word	0x23020000
    9e70:	346d1550 	.word	0x346d1550
    9e74:	66050000 	.word	0x66050000
    9e78:	0006aa02 	.word	0x0006aa02
    9e7c:	58230200 	.word	0x58230200
    9e80:	00333115 	.word	0x00333115
    9e84:	02670500 	.word	0x02670500
    9e88:	000000dd 	.word	0x000000dd
    9e8c:	15682302 	.word	0x15682302
    9e90:	00003472 	.word	0x00003472
    9e94:	dd026805 	.word	0xdd026805
    9e98:	02000000 	.word	0x02000000
    9e9c:	53157023 	.word	0x53157023
    9ea0:	05000031 	.word	0x05000031
    9ea4:	00dd0269 	.word	0x00dd0269
    9ea8:	23020000 	.word	0x23020000
    9eac:	342a1578 	.word	0x342a1578
    9eb0:	6a050000 	.word	0x6a050000
    9eb4:	00082502 	.word	0x00082502
    9eb8:	80230300 	.word	0x80230300
    9ebc:	325f1501 	.word	0x325f1501
    9ec0:	6b050000 	.word	0x6b050000
    9ec4:	00083502 	.word	0x00083502
    9ec8:	88230300 	.word	0x88230300
    9ecc:	33c81501 	.word	0x33c81501
    9ed0:	6c050000 	.word	0x6c050000
    9ed4:	00004802 	.word	0x00004802
    9ed8:	a0230300 	.word	0xa0230300
    9edc:	31e31501 	.word	0x31e31501
    9ee0:	6d050000 	.word	0x6d050000
    9ee4:	0000dd02 	.word	0x0000dd02
    9ee8:	a4230300 	.word	0xa4230300
    9eec:	31441501 	.word	0x31441501
    9ef0:	6e050000 	.word	0x6e050000
    9ef4:	0000dd02 	.word	0x0000dd02
    9ef8:	ac230300 	.word	0xac230300
    9efc:	31d21501 	.word	0x31d21501
    9f00:	6f050000 	.word	0x6f050000
    9f04:	0000dd02 	.word	0x0000dd02
    9f08:	b4230300 	.word	0xb4230300
    9f0c:	311b1501 	.word	0x311b1501
    9f10:	70050000 	.word	0x70050000
    9f14:	0000dd02 	.word	0x0000dd02
    9f18:	bc230300 	.word	0xbc230300
    9f1c:	312a1501 	.word	0x312a1501
    9f20:	71050000 	.word	0x71050000
    9f24:	0000dd02 	.word	0x0000dd02
    9f28:	c4230300 	.word	0xc4230300
    9f2c:	ba080001 	.word	0xba080001
    9f30:	25000005 	.word	0x25000005
    9f34:	09000008 	.word	0x09000008
    9f38:	000000b5 	.word	0x000000b5
    9f3c:	ba080019 	.word	0xba080019
    9f40:	35000005 	.word	0x35000005
    9f44:	09000008 	.word	0x09000008
    9f48:	000000b5 	.word	0x000000b5
    9f4c:	ba080007 	.word	0xba080007
    9f50:	45000005 	.word	0x45000005
    9f54:	09000008 	.word	0x09000008
    9f58:	000000b5 	.word	0x000000b5
    9f5c:	f0180017 	.word	0xf0180017
    9f60:	6d027705 	.word	0x6d027705
    9f64:	15000008 	.word	0x15000008
    9f68:	000032aa 	.word	0x000032aa
    9f6c:	6d027905 	.word	0x6d027905
    9f70:	02000008 	.word	0x02000008
    9f74:	21150023 	.word	0x21150023
    9f78:	05000034 	.word	0x05000034
    9f7c:	087d027a 	.word	0x087d027a
    9f80:	23020000 	.word	0x23020000
    9f84:	ee080078 	.word	0xee080078
    9f88:	7d000002 	.word	0x7d000002
    9f8c:	09000008 	.word	0x09000008
    9f90:	000000b5 	.word	0x000000b5
    9f94:	2508001d 	.word	0x2508001d
    9f98:	8d000000 	.word	0x8d000000
    9f9c:	09000008 	.word	0x09000008
    9fa0:	000000b5 	.word	0x000000b5
    9fa4:	f019001d 	.word	0xf019001d
    9fa8:	af025d05 	.word	0xaf025d05
    9fac:	1a000008 	.word	0x1a000008
    9fb0:	0000336a 	.word	0x0000336a
    9fb4:	f5027205 	.word	0xf5027205
    9fb8:	1a000006 	.word	0x1a000006
    9fbc:	00003444 	.word	0x00003444
    9fc0:	45027b05 	.word	0x45027b05
    9fc4:	00000008 	.word	0x00000008
    9fc8:	0005ba08 	.word	0x0005ba08
    9fcc:	0008bf00 	.word	0x0008bf00
    9fd0:	00b50900 	.word	0x00b50900
    9fd4:	00180000 	.word	0x00180000
    9fd8:	08cb011b 	.word	0x08cb011b
    9fdc:	51140000 	.word	0x51140000
    9fe0:	00000004 	.word	0x00000004
    9fe4:	08bf0410 	.word	0x08bf0410
    9fe8:	04100000 	.word	0x04100000
    9fec:	00000166 	.word	0x00000166
    9ff0:	08e3011b 	.word	0x08e3011b
    9ff4:	48140000 	.word	0x48140000
    9ff8:	00000000 	.word	0x00000000
    9ffc:	08e90410 	.word	0x08e90410
    a000:	04100000 	.word	0x04100000
    a004:	000008d7 	.word	0x000008d7
    a008:	00065708 	.word	0x00065708
    a00c:	0008ff00 	.word	0x0008ff00
    a010:	00b50900 	.word	0x00b50900
    a014:	00020000 	.word	0x00020000
    a018:	36df011c 	.word	0x36df011c
    a01c:	12010000 	.word	0x12010000
    a020:	00000001 	.word	0x00000001
    a024:	00000000 	.word	0x00000000
    a028:	00304400 	.word	0x00304400
    a02c:	00099200 	.word	0x00099200
    a030:	33fa1d00 	.word	0x33fa1d00
    a034:	10010000 	.word	0x10010000
    a038:	00000048 	.word	0x00000048
    a03c:	0000306f 	.word	0x0000306f
    a040:	0100641e 	.word	0x0100641e
    a044:	0000f310 	.word	0x0000f310
    a048:	0030be00 	.word	0x0030be00
    a04c:	00701f00 	.word	0x00701f00
    a050:	02a71301 	.word	0x02a71301
    a054:	56010000 	.word	0x56010000
    a058:	00372c20 	.word	0x00372c20
    a05c:	92140100 	.word	0x92140100
    a060:	20000009 	.word	0x20000009
    a064:	0000318e 	.word	0x0000318e
    a068:	09981501 	.word	0x09981501
    a06c:	6e1f0000 	.word	0x6e1f0000
    a070:	48160100 	.word	0x48160100
    a074:	01000000 	.word	0x01000000
    a078:	00692155 	.word	0x00692155
    a07c:	00481701 	.word	0x00481701
    a080:	66220000 	.word	0x66220000
    a084:	1801006e 	.word	0x1801006e
    a088:	000002bf 	.word	0x000002bf
    a08c:	000030dc 	.word	0x000030dc
    a090:	00373223 	.word	0x00373223
    a094:	24490100 	.word	0x24490100
    a098:	00000208 	.word	0x00000208
    a09c:	646e691f 	.word	0x646e691f
    a0a0:	48270100 	.word	0x48270100
    a0a4:	01000000 	.word	0x01000000
    a0a8:	10000058 	.word	0x10000058
    a0ac:	0002a704 	.word	0x0002a704
    a0b0:	07041000 	.word	0x07041000
    a0b4:	25000002 	.word	0x25000002
    a0b8:	000033d5 	.word	0x000033d5
    a0bc:	ac032805 	.word	0xac032805
    a0c0:	01000009 	.word	0x01000009
    a0c4:	04511601 	.word	0x04511601
    a0c8:	49000000 	.word	0x49000000
    a0cc:	02000000 	.word	0x02000000
    a0d0:	00222600 	.word	0x00222600
    a0d4:	8f010400 	.word	0x8f010400
    a0d8:	28000021 	.word	0x28000021
    a0dc:	63000002 	.word	0x63000002
    a0e0:	2e6e7472 	.word	0x2e6e7472
    a0e4:	006d7361 	.word	0x006d7361
    a0e8:	775c3a63 	.word	0x775c3a63
    a0ec:	72616e69 	.word	0x72616e69
    a0f0:	625c736d 	.word	0x625c736d
    a0f4:	646c6975 	.word	0x646c6975
    a0f8:	6363675c 	.word	0x6363675c
    a0fc:	6975622d 	.word	0x6975622d
    a100:	675c646c 	.word	0x675c646c
    a104:	47006363 	.word	0x47006363
    a108:	4120554e 	.word	0x4120554e
    a10c:	2e322053 	.word	0x2e322053
    a110:	352e3831 	.word	0x352e3831
    a114:	80010030 	.word	0x80010030

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0b20053b 	bleq	8015a8 <__Stack_Size+0x8011a8>
      b8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      bc:	030c3f00 	movweq	r3, #52992	; 0xcf00
      c0:	3b0b3a0e 	blcc	2ce900 <__Stack_Size+0x2ce500>
      c4:	110c270b 	tstne	ip, fp, lsl #14
      c8:	40011201 	andmi	r1, r1, r1, lsl #4
      cc:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
      d0:	1331002e 	teqne	r1, #46	; 0x2e
      d4:	01120111 	tsteq	r2, r1, lsl r1
      d8:	00000a40 	andeq	r0, r0, r0, asr #20
      dc:	3f002e0f 	svccc	0x00002e0f
      e0:	3a0e030c 	bcc	380d18 <__Stack_Size+0x380918>
      e4:	110b3b0b 	tstne	fp, fp, lsl #22
      e8:	40011201 	andmi	r1, r1, r1, lsl #4
      ec:	10000006 	andne	r0, r0, r6
      f0:	0c3f012e 	ldfeqs	f0, [pc], #-184
      f4:	0b3a0e03 	bleq	e83908 <__Stack_Size+0xe83508>
      f8:	0c270b3b 	stceq	11, cr0, [r7], #-236
      fc:	01111349 	tsteq	r1, r9, asr #6
     100:	06400112 	undefined
     104:	00001301 	andeq	r1, r0, r1, lsl #6
     108:	03003411 	movweq	r3, #1041	; 0x411
     10c:	3b0b3a08 	blcc	2ce934 <__Stack_Size+0x2ce534>
     110:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     114:	12000006 	andne	r0, r0, #6	; 0x6
     118:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     11c:	0b3b0b3a 	bleq	ec2e0c <__Stack_Size+0xec2a0c>
     120:	00001349 	andeq	r1, r0, r9, asr #6
     124:	03003413 	movweq	r3, #1043	; 0x413
     128:	3b0b3a08 	blcc	2ce950 <__Stack_Size+0x2ce550>
     12c:	0013490b 	andseq	r4, r3, fp, lsl #18
     130:	001d1400 	andseq	r1, sp, r0, lsl #8
     134:	01111331 	tsteq	r1, r1, lsr r3
     138:	0b580112 	bleq	1600588 <__Stack_Size+0x1600188>
     13c:	00000b59 	andeq	r0, r0, r9, asr fp
     140:	0b002415 	bleq	919c <__Stack_Size+0x8d9c>
     144:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     148:	16000008 	strne	r0, [r0], -r8
     14c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     150:	0b3b0b3a 	bleq	ec2e40 <__Stack_Size+0xec2a40>
     154:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     158:	00000c3c 	andeq	r0, r0, ip, lsr ip
     15c:	49010117 	stmdbmi	r1, {r0, r1, r2, r4, r8}
     160:	00130113 	andseq	r0, r3, r3, lsl r1
     164:	00211800 	eoreq	r1, r1, r0, lsl #16
     168:	0b2f1349 	bleq	bc4e94 <__Stack_Size+0xbc4a94>
     16c:	34190000 	ldrcc	r0, [r9]
     170:	3a0e0300 	bcc	380d78 <__Stack_Size+0x380978>
     174:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     178:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     17c:	0000000a 	andeq	r0, r0, sl
     180:	25011101 	strcs	r1, [r1, #-257]
     184:	030b130e 	movweq	r1, #45838	; 0xb30e
     188:	110e1b0e 	tstne	lr, lr, lsl #22
     18c:	10011201 	andne	r1, r1, r1, lsl #4
     190:	02000006 	andeq	r0, r0, #6	; 0x6
     194:	0b0b0024 	bleq	2c022c <__Stack_Size+0x2bfe2c>
     198:	0e030b3e 	vmoveq.16	d3[0], r0
     19c:	24030000 	strcs	r0, [r3]
     1a0:	3e0b0b00 	fmacdcc	d0, d11, d0
     1a4:	0400000b 	streq	r0, [r0], #-11
     1a8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     1ac:	0b3a0e03 	bleq	e839c0 <__Stack_Size+0xe835c0>
     1b0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     1b4:	01120111 	tsteq	r2, r1, lsl r1
     1b8:	00000a40 	andeq	r0, r0, r0, asr #20
     1bc:	3f002e05 	svccc	0x00002e05
     1c0:	3a0e030c 	bcc	380df8 <__Stack_Size+0x3809f8>
     1c4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1c8:	1201110c 	andne	r1, r1, #3	; 0x3
     1cc:	000a4001 	andeq	r4, sl, r1
     1d0:	002e0600 	eoreq	r0, lr, r0, lsl #12
     1d4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     1d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     1dc:	01110c27 	tsteq	r1, r7, lsr #24
     1e0:	06400112 	undefined
     1e4:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
     1e8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1ec:	3b0b3a0e 	blcc	2cea2c <__Stack_Size+0x2ce62c>
     1f0:	110c270b 	tstne	ip, fp, lsl #14
     1f4:	40011201 	andmi	r1, r1, r1, lsl #4
     1f8:	00000006 	andeq	r0, r0, r6
     1fc:	25011101 	strcs	r1, [r1, #-257]
     200:	030b130e 	movweq	r1, #45838	; 0xb30e
     204:	110e1b0e 	tstne	lr, lr, lsl #22
     208:	10011201 	andne	r1, r1, r1, lsl #4
     20c:	02000006 	andeq	r0, r0, #6	; 0x6
     210:	0b0b0024 	bleq	2c02a8 <__Stack_Size+0x2bfea8>
     214:	0e030b3e 	vmoveq.16	d3[0], r0
     218:	16030000 	strne	r0, [r3], -r0
     21c:	3a080300 	bcc	200e24 <__Stack_Size+0x200a24>
     220:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     224:	04000013 	streq	r0, [r0], #-19
     228:	13490035 	movtne	r0, #36917	; 0x9035
     22c:	04050000 	streq	r0, [r5]
     230:	3a0b0b01 	bcc	2c2e3c <__Stack_Size+0x2c2a3c>
     234:	010b3b0b 	tsteq	fp, fp, lsl #22
     238:	06000013 	undefined
     23c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     240:	00000d1c 	andeq	r0, r0, ip, lsl sp
     244:	03002807 	movweq	r2, #2055	; 0x807
     248:	000d1c08 	andeq	r1, sp, r8, lsl #24
     24c:	00160800 	andseq	r0, r6, r0, lsl #16
     250:	0b3a0e03 	bleq	e83a64 <__Stack_Size+0xe83664>
     254:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     258:	24090000 	strcs	r0, [r9]
     25c:	3e0b0b00 	fmacdcc	d0, d11, d0
     260:	0a00000b 	beq	294 <_Minimum_Stack_Size+0x194>
     264:	0b0b0113 	bleq	2c06b8 <__Stack_Size+0x2c02b8>
     268:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     26c:	00001301 	andeq	r1, r0, r1, lsl #6
     270:	03000d0b 	movweq	r0, #3339	; 0xd0b
     274:	3b0b3a08 	blcc	2cea9c <__Stack_Size+0x2ce69c>
     278:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     27c:	0c00000a 	stceq	0, cr0, [r0], {10}
     280:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     284:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     288:	0a381349 	beq	e04fb4 <__Stack_Size+0xe04bb4>
     28c:	130d0000 	movwne	r0, #53248	; 0xd000
     290:	3a0b0b01 	bcc	2c2e9c <__Stack_Size+0x2c2a9c>
     294:	010b3b0b 	tsteq	fp, fp, lsl #22
     298:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     29c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     2a0:	0b3b0b3a 	bleq	ec2f90 <__Stack_Size+0xec2b90>
     2a4:	0a381349 	beq	e04fd0 <__Stack_Size+0xe04bd0>
     2a8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     2ac:	030c3f00 	movweq	r3, #52992	; 0xcf00
     2b0:	3b0b3a0e 	blcc	2ceaf0 <__Stack_Size+0x2ce6f0>
     2b4:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     2b8:	000a4001 	andeq	r4, sl, r1
     2bc:	002e1000 	eoreq	r1, lr, r0
     2c0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2c4:	0b3b0b3a 	bleq	ec2fb4 <__Stack_Size+0xec2bb4>
     2c8:	01110c27 	tsteq	r1, r7, lsr #24
     2cc:	06400112 	undefined
     2d0:	2e110000 	wxorcs	wr0, wr1, wr0
     2d4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     2d8:	3b0b3a0e 	blcc	2ceb18 <__Stack_Size+0x2ce718>
     2dc:	110c270b 	tstne	ip, fp, lsl #14
     2e0:	40011201 	andmi	r1, r1, r1, lsl #4
     2e4:	00130106 	andseq	r0, r3, r6, lsl #2
     2e8:	00341200 	eorseq	r1, r4, r0, lsl #4
     2ec:	0b3a0e03 	bleq	e83b00 <__Stack_Size+0xe83700>
     2f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2f4:	00000a02 	andeq	r0, r0, r2, lsl #20
     2f8:	3f012e13 	svccc	0x00012e13
     2fc:	3a0e030c 	bcc	380f34 <__Stack_Size+0x380b34>
     300:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     304:	1201110c 	andne	r1, r1, #3	; 0x3
     308:	00064001 	andeq	r4, r6, r1
     30c:	00341400 	eorseq	r1, r4, r0, lsl #8
     310:	0b3a0e03 	bleq	e83b24 <__Stack_Size+0xe83724>
     314:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     318:	01000000 	tsteq	r0, r0
     31c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     320:	0e030b13 	vmoveq.32	d3[0], r0
     324:	01110e1b 	tsteq	r1, fp, lsl lr
     328:	06100112 	undefined
     32c:	24020000 	strcs	r0, [r2]
     330:	3e0b0b00 	fmacdcc	d0, d11, d0
     334:	000e030b 	andeq	r0, lr, fp, lsl #6
     338:	00160300 	andseq	r0, r6, r0, lsl #6
     33c:	0b3a0803 	bleq	e82350 <__Stack_Size+0xe81f50>
     340:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     344:	35040000 	strcc	r0, [r4]
     348:	00134900 	andseq	r4, r3, r0, lsl #18
     34c:	01040500 	tsteq	r4, r0, lsl #10
     350:	0b3a0b0b 	bleq	e82f84 <__Stack_Size+0xe82b84>
     354:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     358:	28060000 	stmdacs	r6, {}
     35c:	1c0e0300 	stcne	3, cr0, [lr], {0}
     360:	0700000d 	streq	r0, [r0, -sp]
     364:	08030028 	stmdaeq	r3, {r3, r5}
     368:	00000d1c 	andeq	r0, r0, ip, lsl sp
     36c:	0b002408 	bleq	9394 <__Stack_Size+0x8f94>
     370:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     374:	01130900 	tsteq	r3, r0, lsl #18
     378:	0b3a0b0b 	bleq	e82fac <__Stack_Size+0xe82bac>
     37c:	1301053b 	movwne	r0, #5435	; 0x153b
     380:	0d0a0000 	stceq	0, cr0, [sl]
     384:	3a080300 	bcc	200f8c <__Stack_Size+0x200b8c>
     388:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     38c:	000a3813 	andeq	r3, sl, r3, lsl r8
     390:	000d0b00 	andeq	r0, sp, r0, lsl #22
     394:	0b3a0e03 	bleq	e83ba8 <__Stack_Size+0xe837a8>
     398:	1349053b 	movtne	r0, #38203	; 0x953b
     39c:	00000a38 	andeq	r0, r0, r8, lsr sl
     3a0:	0b01130c 	bleq	44fd8 <__Stack_Size+0x44bd8>
     3a4:	3b0b3a0b 	blcc	2cebd8 <__Stack_Size+0x2ce7d8>
     3a8:	0013010b 	andseq	r0, r3, fp, lsl #2
     3ac:	000d0d00 	andeq	r0, sp, r0, lsl #26
     3b0:	0b3a0e03 	bleq	e83bc4 <__Stack_Size+0xe837c4>
     3b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3b8:	00000a38 	andeq	r0, r0, r8, lsr sl
     3bc:	0300160e 	movweq	r1, #1550	; 0x60e
     3c0:	3b0b3a0e 	blcc	2cec00 <__Stack_Size+0x2ce800>
     3c4:	0013490b 	andseq	r4, r3, fp, lsl #18
     3c8:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     3cc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3d0:	0b3b0b3a 	bleq	ec30c0 <__Stack_Size+0xec2cc0>
     3d4:	01120111 	tsteq	r2, r1, lsl r1
     3d8:	00000640 	andeq	r0, r0, r0, asr #12
     3dc:	3f012e10 	svccc	0x00012e10
     3e0:	3a0e030c 	bcc	381018 <__Stack_Size+0x380c18>
     3e4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     3e8:	1201110c 	andne	r1, r1, #3	; 0x3
     3ec:	01064001 	tsteq	r6, r1
     3f0:	11000013 	tstne	r0, r3, lsl r0
     3f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     3f8:	0b3b0b3a 	bleq	ec30e8 <__Stack_Size+0xec2ce8>
     3fc:	06021349 	streq	r1, [r2], -r9, asr #6
     400:	05120000 	ldreq	r0, [r2]
     404:	3a080300 	bcc	20100c <__Stack_Size+0x200c0c>
     408:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	00060213 	andeq	r0, r6, r3, lsl r2
     410:	00341300 	eorseq	r1, r4, r0, lsl #6
     414:	0b3a0803 	bleq	e82428 <__Stack_Size+0xe82028>
     418:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     41c:	00000a02 	andeq	r0, r0, r2, lsl #20
     420:	0b000f14 	bleq	4078 <__Stack_Size+0x3c78>
     424:	0013490b 	andseq	r4, r3, fp, lsl #18
     428:	00241500 	eoreq	r1, r4, r0, lsl #10
     42c:	0b3e0b0b 	bleq	f83060 <__Stack_Size+0xf82c60>
     430:	00000803 	andeq	r0, r0, r3, lsl #16
     434:	03003416 	movweq	r3, #1046	; 0x416
     438:	3b0b3a0e 	blcc	2cec78 <__Stack_Size+0x2ce878>
     43c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     440:	1700000a 	strne	r0, [r0, -sl]
     444:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     448:	0b3b0b3a 	bleq	ec3138 <__Stack_Size+0xec2d38>
     44c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     450:	00000a02 	andeq	r0, r0, r2, lsl #20
     454:	49010118 	stmdbmi	r1, {r3, r4, r8}
     458:	00130113 	andseq	r0, r3, r3, lsl r1
     45c:	00211900 	eoreq	r1, r1, r0, lsl #18
     460:	0b2f1349 	bleq	bc518c <__Stack_Size+0xbc4d8c>
     464:	01000000 	tsteq	r0, r0
     468:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     46c:	0e030b13 	vmoveq.32	d3[0], r0
     470:	01110e1b 	tsteq	r1, fp, lsl lr
     474:	06100112 	undefined
     478:	24020000 	strcs	r0, [r2]
     47c:	3e0b0b00 	fmacdcc	d0, d11, d0
     480:	000e030b 	andeq	r0, lr, fp, lsl #6
     484:	00160300 	andseq	r0, r6, r0, lsl #6
     488:	0b3a0803 	bleq	e8249c <__Stack_Size+0xe8209c>
     48c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     490:	35040000 	strcc	r0, [r4]
     494:	00134900 	andseq	r4, r3, r0, lsl #18
     498:	01040500 	tsteq	r4, r0, lsl #10
     49c:	0b3a0b0b 	bleq	e830d0 <__Stack_Size+0xe82cd0>
     4a0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     4a4:	28060000 	stmdacs	r6, {}
     4a8:	1c0e0300 	stcne	3, cr0, [lr], {0}
     4ac:	0700000d 	streq	r0, [r0, -sp]
     4b0:	08030028 	stmdaeq	r3, {r3, r5}
     4b4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4b8:	0b002408 	bleq	94e0 <__Stack_Size+0x90e0>
     4bc:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     4c0:	01130900 	tsteq	r3, r0, lsl #18
     4c4:	0b3a0b0b 	bleq	e830f8 <__Stack_Size+0xe82cf8>
     4c8:	1301053b 	movwne	r0, #5435	; 0x153b
     4cc:	0d0a0000 	stceq	0, cr0, [sl]
     4d0:	3a080300 	bcc	2010d8 <__Stack_Size+0x200cd8>
     4d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4d8:	000a3813 	andeq	r3, sl, r3, lsl r8
     4dc:	000d0b00 	andeq	r0, sp, r0, lsl #22
     4e0:	0b3a0e03 	bleq	e83cf4 <__Stack_Size+0xe838f4>
     4e4:	1349053b 	movtne	r0, #38203	; 0x953b
     4e8:	00000a38 	andeq	r0, r0, r8, lsr sl
     4ec:	0b01130c 	bleq	45124 <__Stack_Size+0x44d24>
     4f0:	3b0b3a0b 	blcc	2ced24 <__Stack_Size+0x2ce924>
     4f4:	0013010b 	andseq	r0, r3, fp, lsl #2
     4f8:	000d0d00 	andeq	r0, sp, r0, lsl #26
     4fc:	0b3a0e03 	bleq	e83d10 <__Stack_Size+0xe83910>
     500:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     504:	00000a38 	andeq	r0, r0, r8, lsr sl
     508:	0300160e 	movweq	r1, #1550	; 0x60e
     50c:	3b0b3a0e 	blcc	2ced4c <__Stack_Size+0x2ce94c>
     510:	0013490b 	andseq	r4, r3, fp, lsl #18
     514:	012e0f00 	teqeq	lr, r0, lsl #30
     518:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     51c:	0b3b0b3a 	bleq	ec320c <__Stack_Size+0xec2e0c>
     520:	01110c27 	tsteq	r1, r7, lsr #24
     524:	06400112 	undefined
     528:	00001301 	andeq	r1, r0, r1, lsl #6
     52c:	03000510 	movweq	r0, #1296	; 0x510
     530:	3b0b3a0e 	blcc	2ced70 <__Stack_Size+0x2ce970>
     534:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     538:	11000006 	tstne	r0, r6
     53c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     540:	0b3b0b3a 	bleq	ec3230 <__Stack_Size+0xec2e30>
     544:	0a021349 	beq	85270 <__Stack_Size+0x84e70>
     548:	2e120000 	wxorcs	wr0, wr2, wr0
     54c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     550:	3b0b3a0e 	blcc	2ced90 <__Stack_Size+0x2ce990>
     554:	110c270b 	tstne	ip, fp, lsl #14
     558:	40011201 	andmi	r1, r1, r1, lsl #4
     55c:	13000006 	movwne	r0, #6	; 0x6
     560:	08030005 	stmdaeq	r3, {r0, r2}
     564:	0b3b0b3a 	bleq	ec3254 <__Stack_Size+0xec2e54>
     568:	06021349 	streq	r1, [r2], -r9, asr #6
     56c:	34140000 	ldrcc	r0, [r4]
     570:	3a080300 	bcc	201178 <__Stack_Size+0x200d78>
     574:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     578:	00060213 	andeq	r0, r6, r3, lsl r2
     57c:	00341500 	eorseq	r1, r4, r0, lsl #10
     580:	0b3a0e03 	bleq	e83d94 <__Stack_Size+0xe83994>
     584:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     588:	00000602 	andeq	r0, r0, r2, lsl #12
     58c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
     590:	00130113 	andseq	r0, r3, r3, lsl r1
     594:	00211700 	eoreq	r1, r1, r0, lsl #14
     598:	0b2f1349 	bleq	bc52c4 <__Stack_Size+0xbc4ec4>
     59c:	34180000 	ldrcc	r0, [r8]
     5a0:	3a0e0300 	bcc	3811a8 <__Stack_Size+0x380da8>
     5a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5a8:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     5ac:	0000000a 	andeq	r0, r0, sl
     5b0:	25011101 	strcs	r1, [r1, #-257]
     5b4:	030b130e 	movweq	r1, #45838	; 0xb30e
     5b8:	110e1b0e 	tstne	lr, lr, lsl #22
     5bc:	10011201 	andne	r1, r1, r1, lsl #4
     5c0:	02000006 	andeq	r0, r0, #6	; 0x6
     5c4:	0b0b0024 	bleq	2c065c <__Stack_Size+0x2c025c>
     5c8:	0e030b3e 	vmoveq.16	d3[0], r0
     5cc:	16030000 	strne	r0, [r3], -r0
     5d0:	3a080300 	bcc	2011d8 <__Stack_Size+0x200dd8>
     5d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5d8:	04000013 	streq	r0, [r0], #-19
     5dc:	0b0b0024 	bleq	2c0674 <__Stack_Size+0x2c0274>
     5e0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     5e4:	3f002e05 	svccc	0x00002e05
     5e8:	3a0e030c 	bcc	381220 <__Stack_Size+0x380e20>
     5ec:	110b3b0b 	tstne	fp, fp, lsl #22
     5f0:	40011201 	andmi	r1, r1, r1, lsl #4
     5f4:	0600000a 	streq	r0, [r0], -sl
     5f8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     5fc:	0b3a0e03 	bleq	e83e10 <__Stack_Size+0xe83a10>
     600:	0c270b3b 	stceq	11, cr0, [r7], #-236
     604:	01120111 	tsteq	r2, r1, lsl r1
     608:	13010640 	movwne	r0, #5696	; 0x1640
     60c:	05070000 	streq	r0, [r7]
     610:	3a0e0300 	bcc	381218 <__Stack_Size+0x380e18>
     614:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     618:	00060213 	andeq	r0, r6, r3, lsl r2
     61c:	00340800 	eorseq	r0, r4, r0, lsl #16
     620:	0b3a0e03 	bleq	e83e34 <__Stack_Size+0xe83a34>
     624:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     628:	34090000 	strcc	r0, [r9]
     62c:	3a0e0300 	bcc	381234 <__Stack_Size+0x380e34>
     630:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     634:	00060213 	andeq	r0, r6, r3, lsl r2
     638:	00050a00 	andeq	r0, r5, r0, lsl #20
     63c:	0b3a0803 	bleq	e82650 <__Stack_Size+0xe82250>
     640:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     644:	00000602 	andeq	r0, r0, r2, lsl #12
     648:	0300340b 	movweq	r3, #1035	; 0x40b
     64c:	3b0b3a0e 	blcc	2cee8c <__Stack_Size+0x2cea8c>
     650:	3f13490b 	svccc	0x0013490b
     654:	000a020c 	andeq	r0, sl, ip, lsl #4
     658:	11010000 	tstne	r1, r0
     65c:	130e2501 	movwne	r2, #58625	; 0xe501
     660:	1b0e030b 	blne	381294 <__Stack_Size+0x380e94>
     664:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     668:	00061001 	andeq	r1, r6, r1
     66c:	00240200 	eoreq	r0, r4, r0, lsl #4
     670:	0b3e0b0b 	bleq	f832a4 <__Stack_Size+0xf82ea4>
     674:	00000e03 	andeq	r0, r0, r3, lsl #28
     678:	03001603 	movweq	r1, #1539	; 0x603
     67c:	3b0b3a08 	blcc	2ceea4 <__Stack_Size+0x2ceaa4>
     680:	0013490b 	andseq	r4, r3, fp, lsl #18
     684:	00350400 	eorseq	r0, r5, r0, lsl #8
     688:	00001349 	andeq	r1, r0, r9, asr #6
     68c:	0b010405 	bleq	416a8 <__Stack_Size+0x412a8>
     690:	3b0b3a0b 	blcc	2ceec4 <__Stack_Size+0x2ceac4>
     694:	0013010b 	andseq	r0, r3, fp, lsl #2
     698:	00280600 	eoreq	r0, r8, r0, lsl #12
     69c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     6a0:	16070000 	strne	r0, [r7], -r0
     6a4:	3a0e0300 	bcc	3812ac <__Stack_Size+0x380eac>
     6a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6ac:	08000013 	stmdaeq	r0, {r0, r1, r4}
     6b0:	0b0b0113 	bleq	2c0b04 <__Stack_Size+0x2c0704>
     6b4:	0b3b0b3a 	bleq	ec33a4 <__Stack_Size+0xec2fa4>
     6b8:	00001301 	andeq	r1, r0, r1, lsl #6
     6bc:	03000d09 	movweq	r0, #3337	; 0xd09
     6c0:	3b0b3a08 	blcc	2ceee8 <__Stack_Size+0x2ceae8>
     6c4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     6c8:	0a00000a 	beq	6f8 <__Stack_Size+0x2f8>
     6cc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     6d0:	0b3b0b3a 	bleq	ec33c0 <__Stack_Size+0xec2fc0>
     6d4:	0a381349 	beq	e05400 <__Stack_Size+0xe05000>
     6d8:	240b0000 	strcs	r0, [fp]
     6dc:	3e0b0b00 	fmacdcc	d0, d11, d0
     6e0:	0c00000b 	stceq	0, cr0, [r0], {11}
     6e4:	0b0b0113 	bleq	2c0b38 <__Stack_Size+0x2c0738>
     6e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6ec:	00001301 	andeq	r1, r0, r1, lsl #6
     6f0:	03000d0d 	movweq	r0, #3341	; 0xd0d
     6f4:	3b0b3a08 	blcc	2cef1c <__Stack_Size+0x2ceb1c>
     6f8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     6fc:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     700:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     704:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     708:	0a381349 	beq	e05434 <__Stack_Size+0xe05034>
     70c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     710:	030c3f01 	movweq	r3, #52993	; 0xcf01
     714:	3b0b3a0e 	blcc	2cef54 <__Stack_Size+0x2ceb54>
     718:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     71c:	01064001 	tsteq	r6, r1
     720:	10000013 	andne	r0, r0, r3, lsl r0
     724:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     728:	0b3b0b3a 	bleq	ec3418 <__Stack_Size+0xec3018>
     72c:	0a021349 	beq	85458 <__Stack_Size+0x85058>
     730:	2e110000 	wxorcs	wr0, wr1, wr0
     734:	030c3f01 	movweq	r3, #52993	; 0xcf01
     738:	3b0b3a0e 	blcc	2cef78 <__Stack_Size+0x2ceb78>
     73c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     740:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     744:	00064001 	andeq	r4, r6, r1
     748:	00051200 	andeq	r1, r5, r0, lsl #4
     74c:	0b3a0e03 	bleq	e83f60 <__Stack_Size+0xe83b60>
     750:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     754:	00000602 	andeq	r0, r0, r2, lsl #12
     758:	03003413 	movweq	r3, #1043	; 0x413
     75c:	3b0b3a0e 	blcc	2cef9c <__Stack_Size+0x2ceb9c>
     760:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     764:	00000006 	andeq	r0, r0, r6
     768:	25011101 	strcs	r1, [r1, #-257]
     76c:	030b130e 	movweq	r1, #45838	; 0xb30e
     770:	110e1b0e 	tstne	lr, lr, lsl #22
     774:	10011201 	andne	r1, r1, r1, lsl #4
     778:	02000006 	andeq	r0, r0, #6	; 0x6
     77c:	0b0b0024 	bleq	2c0814 <__Stack_Size+0x2c0414>
     780:	0e030b3e 	vmoveq.16	d3[0], r0
     784:	16030000 	strne	r0, [r3], -r0
     788:	3a080300 	bcc	201390 <__Stack_Size+0x200f90>
     78c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     790:	04000013 	streq	r0, [r0], #-19
     794:	13490035 	movtne	r0, #36917	; 0x9035
     798:	04050000 	streq	r0, [r5]
     79c:	3a0b0b01 	bcc	2c33a8 <__Stack_Size+0x2c2fa8>
     7a0:	010b3b0b 	tsteq	fp, fp, lsl #22
     7a4:	06000013 	undefined
     7a8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     7ac:	00000d1c 	andeq	r0, r0, ip, lsl sp
     7b0:	03002807 	movweq	r2, #2055	; 0x807
     7b4:	000d1c08 	andeq	r1, sp, r8, lsl #24
     7b8:	00160800 	andseq	r0, r6, r0, lsl #16
     7bc:	0b3a0e03 	bleq	e83fd0 <__Stack_Size+0xe83bd0>
     7c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7c4:	13090000 	movwne	r0, #36864	; 0x9000
     7c8:	3a0b0b01 	bcc	2c33d4 <__Stack_Size+0x2c2fd4>
     7cc:	010b3b0b 	tsteq	fp, fp, lsl #22
     7d0:	0a000013 	beq	824 <__Stack_Size+0x424>
     7d4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     7d8:	0b3b0b3a 	bleq	ec34c8 <__Stack_Size+0xec30c8>
     7dc:	0a381349 	beq	e05508 <__Stack_Size+0xe05108>
     7e0:	0d0b0000 	stceq	0, cr0, [fp]
     7e4:	3a0e0300 	bcc	3813ec <__Stack_Size+0x380fec>
     7e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7ec:	000a3813 	andeq	r3, sl, r3, lsl r8
     7f0:	00240c00 	eoreq	r0, r4, r0, lsl #24
     7f4:	0b3e0b0b 	bleq	f83428 <__Stack_Size+0xf83028>
     7f8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     7fc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     800:	3b0b3a0e 	blcc	2cf040 <__Stack_Size+0x2cec40>
     804:	110c270b 	tstne	ip, fp, lsl #14
     808:	40011201 	andmi	r1, r1, r1, lsl #4
     80c:	0013010a 	andseq	r0, r3, sl, lsl #2
     810:	00050e00 	andeq	r0, r5, r0, lsl #28
     814:	0b3a0e03 	bleq	e84028 <__Stack_Size+0xe83c28>
     818:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     81c:	00000a02 	andeq	r0, r0, r2, lsl #20
     820:	0300340f 	movweq	r3, #1039	; 0x40f
     824:	3b0b3a0e 	blcc	2cf064 <__Stack_Size+0x2cec64>
     828:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     82c:	10000006 	andne	r0, r0, r6
     830:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     834:	0b3b0b3a 	bleq	ec3524 <__Stack_Size+0xec3124>
     838:	00001349 	andeq	r1, r0, r9, asr #6
     83c:	0b000f11 	bleq	4488 <__Stack_Size+0x4088>
     840:	0013490b 	andseq	r4, r3, fp, lsl #18
     844:	012e1200 	teqeq	lr, r0, lsl #4
     848:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     84c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     850:	01110c27 	tsteq	r1, r7, lsr #24
     854:	0a400112 	beq	1000ca4 <__Stack_Size+0x10008a4>
     858:	00001301 	andeq	r1, r0, r1, lsl #6
     85c:	03000513 	movweq	r0, #1299	; 0x513
     860:	3b0b3a0e 	blcc	2cf0a0 <__Stack_Size+0x2ceca0>
     864:	02134905 	andseq	r4, r3, #81920	; 0x14000
     868:	1400000a 	strne	r0, [r0], #-10
     86c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     870:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     874:	06021349 	streq	r1, [r2], -r9, asr #6
     878:	34150000 	ldrcc	r0, [r5]
     87c:	3a0e0300 	bcc	381484 <__Stack_Size+0x381084>
     880:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     884:	000a0213 	andeq	r0, sl, r3, lsl r2
     888:	012e1600 	teqeq	lr, r0, lsl #12
     88c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     890:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     894:	13490c27 	movtne	r0, #39975	; 0x9c27
     898:	01120111 	tsteq	r2, r1, lsl r1
     89c:	13010a40 	movwne	r0, #6720	; 0x1a40
     8a0:	34170000 	ldrcc	r0, [r7]
     8a4:	3a0e0300 	bcc	3814ac <__Stack_Size+0x3810ac>
     8a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8ac:	18000013 	stmdane	r0, {r0, r1, r4}
     8b0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     8b4:	0b3a0e03 	bleq	e840c8 <__Stack_Size+0xe83cc8>
     8b8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     8bc:	01120111 	tsteq	r2, r1, lsl r1
     8c0:	13010640 	movwne	r0, #5696	; 0x1640
     8c4:	34190000 	ldrcc	r0, [r9]
     8c8:	3a0e0300 	bcc	3814d0 <__Stack_Size+0x3810d0>
     8cc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8d0:	00060213 	andeq	r0, r6, r3, lsl r2
     8d4:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     8d8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8e0:	13490c27 	movtne	r0, #39975	; 0x9c27
     8e4:	01120111 	tsteq	r2, r1, lsl r1
     8e8:	00000a40 	andeq	r0, r0, r0, asr #20
     8ec:	3f012e1b 	svccc	0x00012e1b
     8f0:	3a0e030c 	bcc	381528 <__Stack_Size+0x381128>
     8f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     8f8:	1113490c 	tstne	r3, ip, lsl #18
     8fc:	40011201 	andmi	r1, r1, r1, lsl #4
     900:	00130106 	andseq	r0, r3, r6, lsl #2
     904:	012e1c00 	teqeq	lr, r0, lsl #24
     908:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     90c:	0b3b0b3a 	bleq	ec35fc <__Stack_Size+0xec31fc>
     910:	01110c27 	tsteq	r1, r7, lsr #24
     914:	06400112 	undefined
     918:	051d0000 	ldreq	r0, [sp]
     91c:	3a0e0300 	bcc	381524 <__Stack_Size+0x381124>
     920:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     924:	00060213 	andeq	r0, r6, r3, lsl r2
     928:	11010000 	tstne	r1, r0
     92c:	130e2501 	movwne	r2, #58625	; 0xe501
     930:	1b0e030b 	blne	381564 <__Stack_Size+0x381164>
     934:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     938:	00061001 	andeq	r1, r6, r1
     93c:	00240200 	eoreq	r0, r4, r0, lsl #4
     940:	0b3e0b0b 	bleq	f83574 <__Stack_Size+0xf83174>
     944:	00000e03 	andeq	r0, r0, r3, lsl #28
     948:	03001603 	movweq	r1, #1539	; 0x603
     94c:	3b0b3a08 	blcc	2cf174 <__Stack_Size+0x2ced74>
     950:	0013490b 	andseq	r4, r3, fp, lsl #18
     954:	00350400 	eorseq	r0, r5, r0, lsl #8
     958:	00001349 	andeq	r1, r0, r9, asr #6
     95c:	0b010405 	bleq	41978 <__Stack_Size+0x41578>
     960:	3b0b3a0b 	blcc	2cf194 <__Stack_Size+0x2ced94>
     964:	0013010b 	andseq	r0, r3, fp, lsl #2
     968:	00280600 	eoreq	r0, r8, r0, lsl #12
     96c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     970:	28070000 	stmdacs	r7, {}
     974:	1c080300 	stcne	3, cr0, [r8], {0}
     978:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     97c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     980:	0b3b0b3a 	bleq	ec3670 <__Stack_Size+0xec3270>
     984:	00001349 	andeq	r1, r0, r9, asr #6
     988:	0b002409 	bleq	99b4 <__Stack_Size+0x95b4>
     98c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     990:	01130a00 	tsteq	r3, r0, lsl #20
     994:	0b3a0b0b 	bleq	e835c8 <__Stack_Size+0xe831c8>
     998:	1301053b 	movwne	r0, #5435	; 0x153b
     99c:	0d0b0000 	stceq	0, cr0, [fp]
     9a0:	3a080300 	bcc	2015a8 <__Stack_Size+0x2011a8>
     9a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9a8:	000a3813 	andeq	r3, sl, r3, lsl r8
     9ac:	000d0c00 	andeq	r0, sp, r0, lsl #24
     9b0:	0b3a0e03 	bleq	e841c4 <__Stack_Size+0xe83dc4>
     9b4:	1349053b 	movtne	r0, #38203	; 0x953b
     9b8:	00000a38 	andeq	r0, r0, r8, lsr sl
     9bc:	3f012e0d 	svccc	0x00012e0d
     9c0:	3a0e030c 	bcc	3815f8 <__Stack_Size+0x3811f8>
     9c4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     9c8:	2013490c 	andscs	r4, r3, ip, lsl #18
     9cc:	0013010b 	andseq	r0, r3, fp, lsl #2
     9d0:	00340e00 	eorseq	r0, r4, r0, lsl #28
     9d4:	0b3a0e03 	bleq	e841e8 <__Stack_Size+0xe83de8>
     9d8:	1349053b 	movtne	r0, #38203	; 0x953b
     9dc:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     9e0:	3a0e0301 	bcc	3815ec <__Stack_Size+0x3811ec>
     9e4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     9e8:	010b200c 	tsteq	fp, ip
     9ec:	10000013 	andne	r0, r0, r3, lsl r0
     9f0:	08030034 	stmdaeq	r3, {r2, r4, r5}
     9f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9f8:	00001349 	andeq	r1, r0, r9, asr #6
     9fc:	3f012e11 	svccc	0x00012e11
     a00:	3a0e030c 	bcc	381638 <__Stack_Size+0x381238>
     a04:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a08:	1201110c 	andne	r1, r1, #3	; 0x3
     a0c:	010a4001 	tsteq	sl, r1
     a10:	12000013 	andne	r0, r0, #19	; 0x13
     a14:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a18:	0b3b0b3a 	bleq	ec3708 <__Stack_Size+0xec3308>
     a1c:	06021349 	streq	r1, [r2], -r9, asr #6
     a20:	2e130000 	wxorcs	wr0, wr3, wr0
     a24:	030c3f00 	movweq	r3, #52992	; 0xcf00
     a28:	3b0b3a0e 	blcc	2cf268 <__Stack_Size+0x2cee68>
     a2c:	110c270b 	tstne	ip, fp, lsl #14
     a30:	40011201 	andmi	r1, r1, r1, lsl #4
     a34:	1400000a 	strne	r0, [r0], #-10
     a38:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     a3c:	0b3a0e03 	bleq	e84250 <__Stack_Size+0xe83e50>
     a40:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     a44:	01111349 	tsteq	r1, r9, asr #6
     a48:	0a400112 	beq	1000e98 <__Stack_Size+0x1000a98>
     a4c:	2e150000 	wxorcs	wr0, wr5, wr0
     a50:	030c3f01 	movweq	r3, #52993	; 0xcf01
     a54:	3b0b3a0e 	blcc	2cf294 <__Stack_Size+0x2cee94>
     a58:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     a5c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a60:	010a4001 	tsteq	sl, r1
     a64:	16000013 	undefined
     a68:	0c3f012e 	ldfeqs	f0, [pc], #-184
     a6c:	0b3a0e03 	bleq	e84280 <__Stack_Size+0xe83e80>
     a70:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     a74:	01120111 	tsteq	r2, r1, lsl r1
     a78:	13010a40 	movwne	r0, #6720	; 0x1a40
     a7c:	05170000 	ldreq	r0, [r7]
     a80:	3a0e0300 	bcc	381688 <__Stack_Size+0x381288>
     a84:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a88:	000a0213 	andeq	r0, sl, r3, lsl r2
     a8c:	00051800 	andeq	r1, r5, r0, lsl #16
     a90:	0b3a0e03 	bleq	e842a4 <__Stack_Size+0xe83ea4>
     a94:	1349053b 	movtne	r0, #38203	; 0x953b
     a98:	00000602 	andeq	r0, r0, r2, lsl #12
     a9c:	03003419 	movweq	r3, #1049	; 0x419
     aa0:	3b0b3a0e 	blcc	2cf2e0 <__Stack_Size+0x2ceee0>
     aa4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     aa8:	1a000006 	bne	ac8 <__Stack_Size+0x6c8>
     aac:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     ab0:	01120111 	tsteq	r2, r1, lsl r1
     ab4:	13010a40 	movwne	r0, #6720	; 0x1a40
     ab8:	341b0000 	ldrcc	r0, [fp]
     abc:	02133100 	andseq	r3, r3, #0	; 0x0
     ac0:	1c000006 	stcne	0, cr0, [r0], {6}
     ac4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ac8:	0b3a0e03 	bleq	e842dc <__Stack_Size+0xe83edc>
     acc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ad0:	01111349 	tsteq	r1, r9, asr #6
     ad4:	06400112 	undefined
     ad8:	00001301 	andeq	r1, r0, r1, lsl #6
     adc:	31011d1d 	tstcc	r1, sp, lsl sp
     ae0:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
     ae4:	0105590b 	tsteq	r5, fp, lsl #18
     ae8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     aec:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
     af0:	341f0000 	ldrcc	r0, [pc], #0	; af8 <__Stack_Size+0x6f8>
     af4:	00133100 	andseq	r3, r3, r0, lsl #2
     af8:	011d2000 	tsteq	sp, r0
     afc:	06551331 	undefined
     b00:	05590b58 	ldrbeq	r0, [r9, #-2904]
     b04:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     b08:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b0c:	3b0b3a0e 	blcc	2cf34c <__Stack_Size+0x2cef4c>
     b10:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b14:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b18:	01064001 	tsteq	r6, r1
     b1c:	22000013 	andcs	r0, r0, #19	; 0x13
     b20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b24:	0b3b0b3a 	bleq	ec3814 <__Stack_Size+0xec3414>
     b28:	06021349 	streq	r1, [r2], -r9, asr #6
     b2c:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     b30:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b34:	3b0b3a0e 	blcc	2cf374 <__Stack_Size+0x2cef74>
     b38:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b3c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b40:	00064001 	andeq	r4, r6, r1
     b44:	11010000 	tstne	r1, r0
     b48:	130e2501 	movwne	r2, #58625	; 0xe501
     b4c:	1b0e030b 	blne	381780 <__Stack_Size+0x381380>
     b50:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     b54:	00061001 	andeq	r1, r6, r1
     b58:	00240200 	eoreq	r0, r4, r0, lsl #4
     b5c:	0b3e0b0b 	bleq	f83790 <__Stack_Size+0xf83390>
     b60:	00000e03 	andeq	r0, r0, r3, lsl #28
     b64:	03001603 	movweq	r1, #1539	; 0x603
     b68:	3b0b3a08 	blcc	2cf390 <__Stack_Size+0x2cef90>
     b6c:	0013490b 	andseq	r4, r3, fp, lsl #18
     b70:	00350400 	eorseq	r0, r5, r0, lsl #8
     b74:	00001349 	andeq	r1, r0, r9, asr #6
     b78:	0b010405 	bleq	41b94 <__Stack_Size+0x41794>
     b7c:	3b0b3a0b 	blcc	2cf3b0 <__Stack_Size+0x2cefb0>
     b80:	0013010b 	andseq	r0, r3, fp, lsl #2
     b84:	00280600 	eoreq	r0, r8, r0, lsl #12
     b88:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     b8c:	16070000 	strne	r0, [r7], -r0
     b90:	3a0e0300 	bcc	381798 <__Stack_Size+0x381398>
     b94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b98:	08000013 	stmdaeq	r0, {r0, r1, r4}
     b9c:	0b0b0024 	bleq	2c0c34 <__Stack_Size+0x2c0834>
     ba0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     ba4:	0b011309 	bleq	457d0 <__Stack_Size+0x453d0>
     ba8:	3b0b3a0b 	blcc	2cf3dc <__Stack_Size+0x2cefdc>
     bac:	00130105 	andseq	r0, r3, r5, lsl #2
     bb0:	000d0a00 	andeq	r0, sp, r0, lsl #20
     bb4:	0b3a0803 	bleq	e82bc8 <__Stack_Size+0xe827c8>
     bb8:	1349053b 	movtne	r0, #38203	; 0x953b
     bbc:	00000a38 	andeq	r0, r0, r8, lsr sl
     bc0:	03000d0b 	movweq	r0, #3339	; 0xd0b
     bc4:	3b0b3a0e 	blcc	2cf404 <__Stack_Size+0x2cf004>
     bc8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bcc:	0c00000a 	stceq	0, cr0, [r0], {10}
     bd0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     bd4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bd8:	00001349 	andeq	r1, r0, r9, asr #6
     bdc:	4901010d 	stmdbmi	r1, {r0, r2, r3, r8}
     be0:	00130113 	andseq	r0, r3, r3, lsl r1
     be4:	00210e00 	eoreq	r0, r1, r0, lsl #28
     be8:	0b2f1349 	bleq	bc5914 <__Stack_Size+0xbc5514>
     bec:	130f0000 	movwne	r0, #61440	; 0xf000
     bf0:	3a0b0b01 	bcc	2c37fc <__Stack_Size+0x2c33fc>
     bf4:	010b3b0b 	tsteq	fp, fp, lsl #22
     bf8:	10000013 	andne	r0, r0, r3, lsl r0
     bfc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c00:	0b3b0b3a 	bleq	ec38f0 <__Stack_Size+0xec34f0>
     c04:	0a381349 	beq	e05930 <__Stack_Size+0xe05530>
     c08:	2e110000 	wxorcs	wr0, wr1, wr0
     c0c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     c10:	3b0b3a0e 	blcc	2cf450 <__Stack_Size+0x2cf050>
     c14:	110c270b 	tstne	ip, fp, lsl #14
     c18:	40011201 	andmi	r1, r1, r1, lsl #4
     c1c:	00130106 	andseq	r0, r3, r6, lsl #2
     c20:	00051200 	andeq	r1, r5, r0, lsl #4
     c24:	0b3a0e03 	bleq	e84438 <__Stack_Size+0xe84038>
     c28:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c2c:	00000a02 	andeq	r0, r0, r2, lsl #20
     c30:	03000513 	movweq	r0, #1299	; 0x513
     c34:	3b0b3a0e 	blcc	2cf474 <__Stack_Size+0x2cf074>
     c38:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c3c:	14000006 	strne	r0, [r0], #-6
     c40:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c44:	0b3b0b3a 	bleq	ec3934 <__Stack_Size+0xec3534>
     c48:	0a021349 	beq	85974 <__Stack_Size+0x85574>
     c4c:	34150000 	ldrcc	r0, [r5]
     c50:	3a080300 	bcc	201858 <__Stack_Size+0x201458>
     c54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c58:	00060213 	andeq	r0, r6, r3, lsl r2
     c5c:	00341600 	eorseq	r1, r4, r0, lsl #12
     c60:	0b3a0e03 	bleq	e84474 <__Stack_Size+0xe84074>
     c64:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c68:	0f170000 	svceq	0x00170000
     c6c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     c70:	18000013 	stmdane	r0, {r0, r1, r4}
     c74:	0c3f012e 	ldfeqs	f0, [pc], #-184
     c78:	0b3a0e03 	bleq	e8448c <__Stack_Size+0xe8408c>
     c7c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     c80:	01120111 	tsteq	r2, r1, lsl r1
     c84:	13010a40 	movwne	r0, #6720	; 0x1a40
     c88:	2e190000 	wxorcs	wr0, wr9, wr0
     c8c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     c90:	3b0b3a0e 	blcc	2cf4d0 <__Stack_Size+0x2cf0d0>
     c94:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     c98:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c9c:	010a4001 	tsteq	sl, r1
     ca0:	1a000013 	bne	cf4 <__Stack_Size+0x8f4>
     ca4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ca8:	0b3a0e03 	bleq	e844bc <__Stack_Size+0xe840bc>
     cac:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     cb0:	01111349 	tsteq	r1, r9, asr #6
     cb4:	0a400112 	beq	1001104 <__Stack_Size+0x1000d04>
     cb8:	00001301 	andeq	r1, r0, r1, lsl #6
     cbc:	0300051b 	movweq	r0, #1307	; 0x51b
     cc0:	3b0b3a0e 	blcc	2cf500 <__Stack_Size+0x2cf100>
     cc4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     cc8:	1c000006 	stcne	0, cr0, [r0], {6}
     ccc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     cd0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     cd4:	0a021349 	beq	85a00 <__Stack_Size+0x85600>
     cd8:	341d0000 	ldrcc	r0, [sp]
     cdc:	3a0e0300 	bcc	3818e4 <__Stack_Size+0x3814e4>
     ce0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ce4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     ce8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     cec:	0b3a0e03 	bleq	e84500 <__Stack_Size+0xe84100>
     cf0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     cf4:	01120111 	tsteq	r2, r1, lsl r1
     cf8:	13010a40 	movwne	r0, #6720	; 0x1a40
     cfc:	341f0000 	ldrcc	r0, [pc], #0	; d04 <__Stack_Size+0x904>
     d00:	3a080300 	bcc	201908 <__Stack_Size+0x201508>
     d04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d08:	000a0213 	andeq	r0, sl, r3, lsl r2
     d0c:	00342000 	eorseq	r2, r4, r0
     d10:	0b3a0e03 	bleq	e84524 <__Stack_Size+0xe84124>
     d14:	1349053b 	movtne	r0, #38203	; 0x953b
     d18:	00000602 	andeq	r0, r0, r2, lsl #12
     d1c:	3f012e21 	svccc	0x00012e21
     d20:	3a0e030c 	bcc	381958 <__Stack_Size+0x381558>
     d24:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d28:	1201110c 	andne	r1, r1, #3	; 0x3
     d2c:	01064001 	tsteq	r6, r1
     d30:	22000013 	andcs	r0, r0, #19	; 0x13
     d34:	08030034 	stmdaeq	r3, {r2, r4, r5}
     d38:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d3c:	00001349 	andeq	r1, r0, r9, asr #6
     d40:	3f002e23 	svccc	0x00002e23
     d44:	3a0e030c 	bcc	38197c <__Stack_Size+0x38157c>
     d48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d4c:	1201110c 	andne	r1, r1, #3	; 0x3
     d50:	00064001 	andeq	r4, r6, r1
     d54:	012e2400 	teqeq	lr, r0, lsl #8
     d58:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d5c:	0b3b0b3a 	bleq	ec3a4c <__Stack_Size+0xec364c>
     d60:	01110c27 	tsteq	r1, r7, lsr #24
     d64:	06400112 	undefined
     d68:	01000000 	tsteq	r0, r0
     d6c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     d70:	0e030b13 	vmoveq.32	d3[0], r0
     d74:	01110e1b 	tsteq	r1, fp, lsl lr
     d78:	06100112 	undefined
     d7c:	24020000 	strcs	r0, [r2]
     d80:	3e0b0b00 	fmacdcc	d0, d11, d0
     d84:	000e030b 	andeq	r0, lr, fp, lsl #6
     d88:	00160300 	andseq	r0, r6, r0, lsl #6
     d8c:	0b3a0803 	bleq	e82da0 <__Stack_Size+0xe829a0>
     d90:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d94:	35040000 	strcc	r0, [r4]
     d98:	00134900 	andseq	r4, r3, r0, lsl #18
     d9c:	00260500 	eoreq	r0, r6, r0, lsl #10
     da0:	00001349 	andeq	r1, r0, r9, asr #6
     da4:	0b010406 	bleq	41dc4 <__Stack_Size+0x419c4>
     da8:	3b0b3a0b 	blcc	2cf5dc <__Stack_Size+0x2cf1dc>
     dac:	0013010b 	andseq	r0, r3, fp, lsl #2
     db0:	00280700 	eoreq	r0, r8, r0, lsl #14
     db4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     db8:	28080000 	stmdacs	r8, {}
     dbc:	1c080300 	stcne	3, cr0, [r8], {0}
     dc0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     dc4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     dc8:	0b3b0b3a 	bleq	ec3ab8 <__Stack_Size+0xec36b8>
     dcc:	00001349 	andeq	r1, r0, r9, asr #6
     dd0:	0b00240a 	bleq	9e00 <__Stack_Size+0x9a00>
     dd4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     dd8:	01130b00 	tsteq	r3, r0, lsl #22
     ddc:	0b3a050b 	bleq	e82210 <__Stack_Size+0xe81e10>
     de0:	1301053b 	movwne	r0, #5435	; 0x153b
     de4:	0d0c0000 	stceq	0, cr0, [ip]
     de8:	3a0e0300 	bcc	3819f0 <__Stack_Size+0x3815f0>
     dec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     df0:	000a3813 	andeq	r3, sl, r3, lsl r8
     df4:	000d0d00 	andeq	r0, sp, r0, lsl #26
     df8:	0b3a0803 	bleq	e82e0c <__Stack_Size+0xe82a0c>
     dfc:	1349053b 	movtne	r0, #38203	; 0x953b
     e00:	00000a38 	andeq	r0, r0, r8, lsr sl
     e04:	4901010e 	stmdbmi	r1, {r1, r2, r3, r8}
     e08:	00130113 	andseq	r0, r3, r3, lsl r1
     e0c:	00210f00 	eoreq	r0, r1, r0, lsl #30
     e10:	0b2f1349 	bleq	bc5b3c <__Stack_Size+0xbc573c>
     e14:	13100000 	tstne	r0, #0	; 0x0
     e18:	3a0b0b01 	bcc	2c3a24 <__Stack_Size+0x2c3624>
     e1c:	01053b0b 	tsteq	r5, fp, lsl #22
     e20:	11000013 	tstne	r0, r3, lsl r0
     e24:	0b0b0113 	bleq	2c1278 <__Stack_Size+0x2c0e78>
     e28:	0b3b0b3a 	bleq	ec3b18 <__Stack_Size+0xec3718>
     e2c:	00001301 	andeq	r1, r0, r1, lsl #6
     e30:	03000d12 	movweq	r0, #3346	; 0xd12
     e34:	3b0b3a0e 	blcc	2cf674 <__Stack_Size+0x2cf274>
     e38:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     e3c:	1300000a 	movwne	r0, #10	; 0xa
     e40:	0c3f012e 	ldfeqs	f0, [pc], #-184
     e44:	0b3a0e03 	bleq	e84658 <__Stack_Size+0xe84258>
     e48:	0c270b3b 	stceq	11, cr0, [r7], #-236
     e4c:	01120111 	tsteq	r2, r1, lsl r1
     e50:	13010a40 	movwne	r0, #6720	; 0x1a40
     e54:	34140000 	ldrcc	r0, [r4]
     e58:	3a0e0300 	bcc	381a60 <__Stack_Size+0x381660>
     e5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e60:	000a0213 	andeq	r0, sl, r3, lsl r2
     e64:	00341500 	eorseq	r1, r4, r0, lsl #10
     e68:	0b3a0e03 	bleq	e8467c <__Stack_Size+0xe8427c>
     e6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e70:	05160000 	ldreq	r0, [r6]
     e74:	3a0e0300 	bcc	381a7c <__Stack_Size+0x38167c>
     e78:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e7c:	00060213 	andeq	r0, r6, r3, lsl r2
     e80:	012e1700 	teqeq	lr, r0, lsl #14
     e84:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     e88:	0b3b0b3a 	bleq	ec3b78 <__Stack_Size+0xec3778>
     e8c:	01110c27 	tsteq	r1, r7, lsr #24
     e90:	06400112 	undefined
     e94:	00001301 	andeq	r1, r0, r1, lsl #6
     e98:	03003418 	movweq	r3, #1048	; 0x418
     e9c:	3b0b3a0e 	blcc	2cf6dc <__Stack_Size+0x2cf2dc>
     ea0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ea4:	19000006 	stmdbne	r0, {r1, r2}
     ea8:	0b0b000f 	bleq	2c0eec <__Stack_Size+0x2c0aec>
     eac:	00001349 	andeq	r1, r0, r9, asr #6
     eb0:	0300051a 	movweq	r0, #1306	; 0x51a
     eb4:	3b0b3a0e 	blcc	2cf6f4 <__Stack_Size+0x2cf2f4>
     eb8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ebc:	1b00000a 	blne	eec <__Stack_Size+0xaec>
     ec0:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     ec4:	0b3a0e03 	bleq	e846d8 <__Stack_Size+0xe842d8>
     ec8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ecc:	01111349 	tsteq	r1, r9, asr #6
     ed0:	0a400112 	beq	1001320 <__Stack_Size+0x1000f20>
     ed4:	2e1c0000 	wxorcs	wr0, wr12, wr0
     ed8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     edc:	3b0b3a0e 	blcc	2cf71c <__Stack_Size+0x2cf31c>
     ee0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     ee4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ee8:	010a4001 	tsteq	sl, r1
     eec:	1d000013 	stcne	0, cr0, [r0, #-76]
     ef0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ef4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ef8:	06021349 	streq	r1, [r2], -r9, asr #6
     efc:	341e0000 	ldrcc	r0, [lr]
     f00:	3a0e0300 	bcc	381b08 <__Stack_Size+0x381708>
     f04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f08:	1f000013 	svcne	0x00000013
     f0c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f10:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f14:	0a021349 	beq	85c40 <__Stack_Size+0x85840>
     f18:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     f1c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     f20:	3b0b3a0e 	blcc	2cf760 <__Stack_Size+0x2cf360>
     f24:	110c2705 	tstne	ip, r5, lsl #14
     f28:	40011201 	andmi	r1, r1, r1, lsl #4
     f2c:	0013010a 	andseq	r0, r3, sl, lsl #2
     f30:	00052100 	andeq	r2, r5, r0, lsl #2
     f34:	0b3a0e03 	bleq	e84748 <__Stack_Size+0xe84348>
     f38:	1349053b 	movtne	r0, #38203	; 0x953b
     f3c:	00000a02 	andeq	r0, r0, r2, lsl #20
     f40:	3f002e22 	svccc	0x00002e22
     f44:	3a0e030c 	bcc	381b7c <__Stack_Size+0x38177c>
     f48:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f4c:	1201110c 	andne	r1, r1, #3	; 0x3
     f50:	000a4001 	andeq	r4, sl, r1
     f54:	00342300 	eorseq	r2, r4, r0, lsl #6
     f58:	0b3a0e03 	bleq	e8476c <__Stack_Size+0xe8436c>
     f5c:	1349053b 	movtne	r0, #38203	; 0x953b
     f60:	00000a02 	andeq	r0, r0, r2, lsl #20
     f64:	3f012e24 	svccc	0x00012e24
     f68:	3a0e030c 	bcc	381ba0 <__Stack_Size+0x3817a0>
     f6c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f70:	1201110c 	andne	r1, r1, #3	; 0x3
     f74:	01064001 	tsteq	r6, r1
     f78:	25000013 	strcs	r0, [r0, #-19]
     f7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f80:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f84:	06021349 	streq	r1, [r2], -r9, asr #6
     f88:	34260000 	strtcc	r0, [r6]
     f8c:	3a080300 	bcc	201b94 <__Stack_Size+0x201794>
     f90:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f94:	27000013 	smladcs	r0, r3, r0, r0
     f98:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f9c:	0b3a0e03 	bleq	e847b0 <__Stack_Size+0xe843b0>
     fa0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     fa4:	01111349 	tsteq	r1, r9, asr #6
     fa8:	06400112 	undefined
     fac:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     fb0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     fb4:	3b0b3a0e 	blcc	2cf7f4 <__Stack_Size+0x2cf3f4>
     fb8:	110c270b 	tstne	ip, fp, lsl #14
     fbc:	40011201 	andmi	r1, r1, r1, lsl #4
     fc0:	00000006 	andeq	r0, r0, r6
     fc4:	25011101 	strcs	r1, [r1, #-257]
     fc8:	030b130e 	movweq	r1, #45838	; 0xb30e
     fcc:	110e1b0e 	tstne	lr, lr, lsl #22
     fd0:	10011201 	andne	r1, r1, r1, lsl #4
     fd4:	02000006 	andeq	r0, r0, #6	; 0x6
     fd8:	0b0b0024 	bleq	2c1070 <__Stack_Size+0x2c0c70>
     fdc:	0e030b3e 	vmoveq.16	d3[0], r0
     fe0:	16030000 	strne	r0, [r3], -r0
     fe4:	3a080300 	bcc	201bec <__Stack_Size+0x2017ec>
     fe8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fec:	04000013 	streq	r0, [r0], #-19
     ff0:	13490035 	movtne	r0, #36917	; 0x9035
     ff4:	04050000 	streq	r0, [r5]
     ff8:	3a0b0b01 	bcc	2c3c04 <__Stack_Size+0x2c3804>
     ffc:	010b3b0b 	tsteq	fp, fp, lsl #22
    1000:	06000013 	undefined
    1004:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1008:	00000d1c 	andeq	r0, r0, ip, lsl sp
    100c:	03002807 	movweq	r2, #2055	; 0x807
    1010:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1014:	00160800 	andseq	r0, r6, r0, lsl #16
    1018:	0b3a0e03 	bleq	e8482c <__Stack_Size+0xe8442c>
    101c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1020:	24090000 	strcs	r0, [r9]
    1024:	3e0b0b00 	fmacdcc	d0, d11, d0
    1028:	0a00000b 	beq	105c <__Stack_Size+0xc5c>
    102c:	0b0b0113 	bleq	2c1480 <__Stack_Size+0x2c1080>
    1030:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1034:	00001301 	andeq	r1, r0, r1, lsl #6
    1038:	03000d0b 	movweq	r0, #3339	; 0xd0b
    103c:	3b0b3a08 	blcc	2cf864 <__Stack_Size+0x2cf464>
    1040:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1044:	0c00000a 	stceq	0, cr0, [r0], {10}
    1048:	0c3f012e 	ldfeqs	f0, [pc], #-184
    104c:	0b3a0e03 	bleq	e84860 <__Stack_Size+0xe84460>
    1050:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1054:	01120111 	tsteq	r2, r1, lsl r1
    1058:	13010a40 	movwne	r0, #6720	; 0x1a40
    105c:	050d0000 	streq	r0, [sp]
    1060:	3a0e0300 	bcc	381c68 <__Stack_Size+0x381868>
    1064:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1068:	000a0213 	andeq	r0, sl, r3, lsl r2
    106c:	00050e00 	andeq	r0, r5, r0, lsl #28
    1070:	0b3a0e03 	bleq	e84884 <__Stack_Size+0xe84484>
    1074:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1078:	00000602 	andeq	r0, r0, r2, lsl #12
    107c:	0300340f 	movweq	r3, #1039	; 0x40f
    1080:	3b0b3a0e 	blcc	2cf8c0 <__Stack_Size+0x2cf4c0>
    1084:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1088:	10000006 	andne	r0, r0, r6
    108c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1090:	0b3a0e03 	bleq	e848a4 <__Stack_Size+0xe844a4>
    1094:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1098:	01111349 	tsteq	r1, r9, asr #6
    109c:	0a400112 	beq	10014ec <__Stack_Size+0x10010ec>
    10a0:	00001301 	andeq	r1, r0, r1, lsl #6
    10a4:	03003411 	movweq	r3, #1041	; 0x411
    10a8:	3b0b3a0e 	blcc	2cf8e8 <__Stack_Size+0x2cf4e8>
    10ac:	0013490b 	andseq	r4, r3, fp, lsl #18
    10b0:	012e1200 	teqeq	lr, r0, lsl #4
    10b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    10bc:	01110c27 	tsteq	r1, r7, lsr #24
    10c0:	0a400112 	beq	1001510 <__Stack_Size+0x1001110>
    10c4:	00001301 	andeq	r1, r0, r1, lsl #6
    10c8:	03000513 	movweq	r0, #1299	; 0x513
    10cc:	3b0b3a0e 	blcc	2cf90c <__Stack_Size+0x2cf50c>
    10d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    10d4:	1400000a 	strne	r0, [r0], #-10
    10d8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    10dc:	0b3a0e03 	bleq	e848f0 <__Stack_Size+0xe844f0>
    10e0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    10e4:	01120111 	tsteq	r2, r1, lsl r1
    10e8:	00000640 	andeq	r0, r0, r0, asr #12
    10ec:	3f012e15 	svccc	0x00012e15
    10f0:	3a0e030c 	bcc	381d28 <__Stack_Size+0x381928>
    10f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10f8:	1201110c 	andne	r1, r1, #3	; 0x3
    10fc:	01064001 	tsteq	r6, r1
    1100:	00000013 	andeq	r0, r0, r3, lsl r0
    1104:	25011101 	strcs	r1, [r1, #-257]
    1108:	030b130e 	movweq	r1, #45838	; 0xb30e
    110c:	110e1b0e 	tstne	lr, lr, lsl #22
    1110:	10011201 	andne	r1, r1, r1, lsl #4
    1114:	02000006 	andeq	r0, r0, #6	; 0x6
    1118:	0b0b0024 	bleq	2c11b0 <__Stack_Size+0x2c0db0>
    111c:	0e030b3e 	vmoveq.16	d3[0], r0
    1120:	16030000 	strne	r0, [r3], -r0
    1124:	3a080300 	bcc	201d2c <__Stack_Size+0x20192c>
    1128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    112c:	04000013 	streq	r0, [r0], #-19
    1130:	13490035 	movtne	r0, #36917	; 0x9035
    1134:	04050000 	streq	r0, [r5]
    1138:	3a0b0b01 	bcc	2c3d44 <__Stack_Size+0x2c3944>
    113c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1140:	06000013 	undefined
    1144:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1148:	00000d1c 	andeq	r0, r0, ip, lsl sp
    114c:	03002807 	movweq	r2, #2055	; 0x807
    1150:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1154:	00160800 	andseq	r0, r6, r0, lsl #16
    1158:	0b3a0e03 	bleq	e8496c <__Stack_Size+0xe8456c>
    115c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1160:	24090000 	strcs	r0, [r9]
    1164:	3e0b0b00 	fmacdcc	d0, d11, d0
    1168:	0a00000b 	beq	119c <__Stack_Size+0xd9c>
    116c:	0b0b0113 	bleq	2c15c0 <__Stack_Size+0x2c11c0>
    1170:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1174:	00001301 	andeq	r1, r0, r1, lsl #6
    1178:	03000d0b 	movweq	r0, #3339	; 0xd0b
    117c:	3b0b3a08 	blcc	2cf9a4 <__Stack_Size+0x2cf5a4>
    1180:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1184:	0c00000a 	stceq	0, cr0, [r0], {10}
    1188:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1190:	0a381349 	beq	e05ebc <__Stack_Size+0xe05abc>
    1194:	130d0000 	movwne	r0, #53248	; 0xd000
    1198:	3a0b0b01 	bcc	2c3da4 <__Stack_Size+0x2c39a4>
    119c:	010b3b0b 	tsteq	fp, fp, lsl #22
    11a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    11a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11a8:	0b3b0b3a 	bleq	ec3e98 <__Stack_Size+0xec3a98>
    11ac:	0a381349 	beq	e05ed8 <__Stack_Size+0xe05ad8>
    11b0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    11b4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    11b8:	3b0b3a0e 	blcc	2cf9f8 <__Stack_Size+0x2cf5f8>
    11bc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    11c0:	010b2013 	tsteq	fp, r3, lsl r0
    11c4:	10000013 	andne	r0, r0, r3, lsl r0
    11c8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    11cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11d0:	00001349 	andeq	r1, r0, r9, asr #6
    11d4:	03003411 	movweq	r3, #1041	; 0x411
    11d8:	3b0b3a08 	blcc	2cfa00 <__Stack_Size+0x2cf600>
    11dc:	00134905 	andseq	r4, r3, r5, lsl #18
    11e0:	00341200 	eorseq	r1, r4, r0, lsl #4
    11e4:	0b3a0e03 	bleq	e849f8 <__Stack_Size+0xe845f8>
    11e8:	1349053b 	movtne	r0, #38203	; 0x953b
    11ec:	2e130000 	wxorcs	wr0, wr3, wr0
    11f0:	030c3f00 	movweq	r3, #52992	; 0xcf00
    11f4:	3b0b3a0e 	blcc	2cfa34 <__Stack_Size+0x2cf634>
    11f8:	110c270b 	tstne	ip, fp, lsl #14
    11fc:	40011201 	andmi	r1, r1, r1, lsl #4
    1200:	1400000a 	strne	r0, [r0], #-10
    1204:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1208:	0b3a0e03 	bleq	e84a1c <__Stack_Size+0xe8461c>
    120c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1210:	01120111 	tsteq	r2, r1, lsl r1
    1214:	13010a40 	movwne	r0, #6720	; 0x1a40
    1218:	05150000 	ldreq	r0, [r5]
    121c:	3a0e0300 	bcc	381e24 <__Stack_Size+0x381a24>
    1220:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1224:	000a0213 	andeq	r0, sl, r3, lsl r2
    1228:	012e1600 	teqeq	lr, r0, lsl #12
    122c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1230:	0b3b0b3a 	bleq	ec3f20 <__Stack_Size+0xec3b20>
    1234:	13490c27 	movtne	r0, #39975	; 0x9c27
    1238:	01120111 	tsteq	r2, r1, lsl r1
    123c:	13010640 	movwne	r0, #5696	; 0x1640
    1240:	34170000 	ldrcc	r0, [r7]
    1244:	3a0e0300 	bcc	381e4c <__Stack_Size+0x381a4c>
    1248:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    124c:	00060213 	andeq	r0, r6, r3, lsl r2
    1250:	00341800 	eorseq	r1, r4, r0, lsl #16
    1254:	0b3a0e03 	bleq	e84a68 <__Stack_Size+0xe84668>
    1258:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    125c:	1d190000 	ldcne	0, cr0, [r9]
    1260:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1264:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    1268:	010b590b 	tsteq	fp, fp, lsl #18
    126c:	1a000013 	bne	12c0 <__Stack_Size+0xec0>
    1270:	13310005 	teqne	r1, #5	; 0x5
    1274:	0b1b0000 	bleq	6c127c <__Stack_Size+0x6c0e7c>
    1278:	00065501 	andeq	r5, r6, r1, lsl #10
    127c:	00341c00 	eorseq	r1, r4, r0, lsl #24
    1280:	00001331 	andeq	r1, r0, r1, lsr r3
    1284:	3100341d 	tstcc	r0, sp, lsl r4
    1288:	000a0213 	andeq	r0, sl, r3, lsl r2
    128c:	011d1e00 	tsteq	sp, r0, lsl #28
    1290:	01111331 	tsteq	r1, r1, lsr r3
    1294:	0b580112 	bleq	16016e4 <__Stack_Size+0x16012e4>
    1298:	00000b59 	andeq	r0, r0, r9, asr fp
    129c:	11010b1f 	tstne	r1, pc, lsl fp
    12a0:	00011201 	andeq	r1, r1, r1, lsl #4
    12a4:	00342000 	eorseq	r2, r4, r0
    12a8:	06021331 	undefined
    12ac:	34210000 	strtcc	r0, [r1]
    12b0:	3a0e0300 	bcc	381eb8 <__Stack_Size+0x381ab8>
    12b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12b8:	000a0213 	andeq	r0, sl, r3, lsl r2
    12bc:	012e2200 	teqeq	lr, r0, lsl #4
    12c0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    12c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12c8:	01110c27 	tsteq	r1, r7, lsr #24
    12cc:	0a400112 	beq	100171c <__Stack_Size+0x100131c>
    12d0:	00001301 	andeq	r1, r0, r1, lsl #6
    12d4:	03000523 	movweq	r0, #1315	; 0x523
    12d8:	3b0b3a0e 	blcc	2cfb18 <__Stack_Size+0x2cf718>
    12dc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12e0:	2400000a 	strcs	r0, [r0], #-10
    12e4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12ec:	06021349 	streq	r1, [r2], -r9, asr #6
    12f0:	34250000 	strtcc	r0, [r5]
    12f4:	3a0e0300 	bcc	381efc <__Stack_Size+0x381afc>
    12f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12fc:	00060213 	andeq	r0, r6, r3, lsl r2
    1300:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1304:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1308:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    130c:	13490c27 	movtne	r0, #39975	; 0x9c27
    1310:	01120111 	tsteq	r2, r1, lsl r1
    1314:	00000a40 	andeq	r0, r0, r0, asr #20
    1318:	03003427 	movweq	r3, #1063	; 0x427
    131c:	3b0b3a0e 	blcc	2cfb5c <__Stack_Size+0x2cf75c>
    1320:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1324:	2800000a 	stmdacs	r0, {r1, r3}
    1328:	08030034 	stmdaeq	r3, {r2, r4, r5}
    132c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1330:	06021349 	streq	r1, [r2], -r9, asr #6
    1334:	0f290000 	svceq	0x00290000
    1338:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    133c:	2a000013 	bcs	1390 <__Stack_Size+0xf90>
    1340:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1344:	01120111 	tsteq	r2, r1, lsl r1
    1348:	13010a40 	movwne	r0, #6720	; 0x1a40
    134c:	052b0000 	streq	r0, [fp]!
    1350:	02133100 	andseq	r3, r3, #0	; 0x0
    1354:	2c000006 	stccs	0, cr0, [r0], {6}
    1358:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    135c:	0b3a0e03 	bleq	e84b70 <__Stack_Size+0xe84770>
    1360:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1364:	01120111 	tsteq	r2, r1, lsl r1
    1368:	00000a40 	andeq	r0, r0, r0, asr #20
    136c:	3f012e2d 	svccc	0x00012e2d
    1370:	3a0e030c 	bcc	381fa8 <__Stack_Size+0x381ba8>
    1374:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1378:	1113490c 	tstne	r3, ip, lsl #18
    137c:	40011201 	andmi	r1, r1, r1, lsl #4
    1380:	0013010a 	andseq	r0, r3, sl, lsl #2
    1384:	01012e00 	tsteq	r1, r0, lsl #28
    1388:	13011349 	movwne	r1, #4937	; 0x1349
    138c:	212f0000 	teqcs	pc, r0
    1390:	2f134900 	svccs	0x00134900
    1394:	3000000b 	andcc	r0, r0, fp
    1398:	13490026 	movtne	r0, #36902	; 0x9026
    139c:	01000000 	tsteq	r0, r0
    13a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    13a4:	0e030b13 	vmoveq.32	d3[0], r0
    13a8:	01110e1b 	tsteq	r1, fp, lsl lr
    13ac:	06100112 	undefined
    13b0:	24020000 	strcs	r0, [r2]
    13b4:	3e0b0b00 	fmacdcc	d0, d11, d0
    13b8:	000e030b 	andeq	r0, lr, fp, lsl #6
    13bc:	00160300 	andseq	r0, r6, r0, lsl #6
    13c0:	0b3a0803 	bleq	e833d4 <__Stack_Size+0xe82fd4>
    13c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13c8:	35040000 	strcc	r0, [r4]
    13cc:	00134900 	andseq	r4, r3, r0, lsl #18
    13d0:	00260500 	eoreq	r0, r6, r0, lsl #10
    13d4:	00001349 	andeq	r1, r0, r9, asr #6
    13d8:	0b010406 	bleq	423f8 <__Stack_Size+0x41ff8>
    13dc:	3b0b3a0b 	blcc	2cfc10 <__Stack_Size+0x2cf810>
    13e0:	0013010b 	andseq	r0, r3, fp, lsl #2
    13e4:	00280700 	eoreq	r0, r8, r0, lsl #14
    13e8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    13ec:	28080000 	stmdacs	r8, {}
    13f0:	1c080300 	stcne	3, cr0, [r8], {0}
    13f4:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    13f8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13fc:	0b3b0b3a 	bleq	ec40ec <__Stack_Size+0xec3cec>
    1400:	00001349 	andeq	r1, r0, r9, asr #6
    1404:	0b00240a 	bleq	a434 <__Stack_Size+0xa034>
    1408:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    140c:	01130b00 	tsteq	r3, r0, lsl #22
    1410:	0b3a0b0b 	bleq	e84044 <__Stack_Size+0xe83c44>
    1414:	1301053b 	movwne	r0, #5435	; 0x153b
    1418:	0d0c0000 	stceq	0, cr0, [ip]
    141c:	3a0e0300 	bcc	382024 <__Stack_Size+0x381c24>
    1420:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1424:	000a3813 	andeq	r3, sl, r3, lsl r8
    1428:	000d0d00 	andeq	r0, sp, r0, lsl #26
    142c:	0b3a0803 	bleq	e83440 <__Stack_Size+0xe83040>
    1430:	1349053b 	movtne	r0, #38203	; 0x953b
    1434:	00000a38 	andeq	r0, r0, r8, lsr sl
    1438:	3f012e0e 	svccc	0x00012e0e
    143c:	3a0e030c 	bcc	382074 <__Stack_Size+0x381c74>
    1440:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1444:	1201110c 	andne	r1, r1, #3	; 0x3
    1448:	010a4001 	tsteq	sl, r1
    144c:	0f000013 	svceq	0x00000013
    1450:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1454:	0b3b0b3a 	bleq	ec4144 <__Stack_Size+0xec3d44>
    1458:	0a021349 	beq	86184 <__Stack_Size+0x85d84>
    145c:	2e100000 	wxorcs	wr0, wr0, wr0
    1460:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1464:	3b0b3a0e 	blcc	2cfca4 <__Stack_Size+0x2cf8a4>
    1468:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    146c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1470:	000a4001 	andeq	r4, sl, r1
    1474:	012e1100 	teqeq	lr, r0, lsl #2
    1478:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    147c:	0b3b0b3a 	bleq	ec416c <__Stack_Size+0xec3d6c>
    1480:	13490c27 	movtne	r0, #39975	; 0x9c27
    1484:	01120111 	tsteq	r2, r1, lsl r1
    1488:	00000a40 	andeq	r0, r0, r0, asr #20
    148c:	03000512 	movweq	r0, #1298	; 0x512
    1490:	3b0b3a0e 	blcc	2cfcd0 <__Stack_Size+0x2cf8d0>
    1494:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1498:	13000006 	movwne	r0, #6	; 0x6
    149c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14a0:	0b3b0b3a 	bleq	ec4190 <__Stack_Size+0xec3d90>
    14a4:	06021349 	streq	r1, [r2], -r9, asr #6
    14a8:	34140000 	ldrcc	r0, [r4]
    14ac:	3a080300 	bcc	2020b4 <__Stack_Size+0x201cb4>
    14b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14b4:	15000013 	strne	r0, [r0, #-19]
    14b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14bc:	0b3b0b3a 	bleq	ec41ac <__Stack_Size+0xec3dac>
    14c0:	00001349 	andeq	r1, r0, r9, asr #6
    14c4:	01110100 	tsteq	r1, r0, lsl #2
    14c8:	0b130e25 	bleq	4c4d64 <__Stack_Size+0x4c4964>
    14cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    14d0:	01120111 	tsteq	r2, r1, lsl r1
    14d4:	00000610 	andeq	r0, r0, r0, lsl r6
    14d8:	0b002402 	bleq	a4e8 <__Stack_Size+0xa0e8>
    14dc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    14e0:	0300000e 	movweq	r0, #14	; 0xe
    14e4:	08030016 	stmdaeq	r3, {r1, r2, r4}
    14e8:	0b3b0b3a 	bleq	ec41d8 <__Stack_Size+0xec3dd8>
    14ec:	00001349 	andeq	r1, r0, r9, asr #6
    14f0:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    14f4:	05000013 	streq	r0, [r0, #-19]
    14f8:	0b0b0104 	bleq	2c1910 <__Stack_Size+0x2c1510>
    14fc:	0b3b0b3a 	bleq	ec41ec <__Stack_Size+0xec3dec>
    1500:	00001301 	andeq	r1, r0, r1, lsl #6
    1504:	03002806 	movweq	r2, #2054	; 0x806
    1508:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    150c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1510:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1514:	16080000 	strne	r0, [r8], -r0
    1518:	3a0e0300 	bcc	382120 <__Stack_Size+0x381d20>
    151c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1520:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1524:	0b0b0024 	bleq	2c15bc <__Stack_Size+0x2c11bc>
    1528:	00000b3e 	andeq	r0, r0, lr, lsr fp
    152c:	0b01130a 	bleq	4615c <__Stack_Size+0x45d5c>
    1530:	3b0b3a0b 	blcc	2cfd64 <__Stack_Size+0x2cf964>
    1534:	00130105 	andseq	r0, r3, r5, lsl #2
    1538:	000d0b00 	andeq	r0, sp, r0, lsl #22
    153c:	0b3a0803 	bleq	e83550 <__Stack_Size+0xe83150>
    1540:	1349053b 	movtne	r0, #38203	; 0x953b
    1544:	00000a38 	andeq	r0, r0, r8, lsr sl
    1548:	03000d0c 	movweq	r0, #3340	; 0xd0c
    154c:	3b0b3a0e 	blcc	2cfd8c <__Stack_Size+0x2cf98c>
    1550:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1554:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1558:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    155c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1560:	00001349 	andeq	r1, r0, r9, asr #6
    1564:	0b01130e 	bleq	461a4 <__Stack_Size+0x45da4>
    1568:	3b0b3a0b 	blcc	2cfd9c <__Stack_Size+0x2cf99c>
    156c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1570:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1574:	0b3a0e03 	bleq	e84d88 <__Stack_Size+0xe84988>
    1578:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    157c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1580:	3f012e10 	svccc	0x00012e10
    1584:	3a0e030c 	bcc	3821bc <__Stack_Size+0x381dbc>
    1588:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    158c:	010b200c 	tsteq	fp, ip
    1590:	11000013 	tstne	r0, r3, lsl r0
    1594:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1598:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    159c:	00001349 	andeq	r1, r0, r9, asr #6
    15a0:	03003412 	movweq	r3, #1042	; 0x412
    15a4:	3b0b3a0e 	blcc	2cfde4 <__Stack_Size+0x2cf9e4>
    15a8:	00134905 	andseq	r4, r3, r5, lsl #18
    15ac:	000f1300 	andeq	r1, pc, r0, lsl #6
    15b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    15b4:	2e140000 	wxorcs	wr0, wr4, wr0
    15b8:	3a0e0301 	bcc	3821c4 <__Stack_Size+0x381dc4>
    15bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15c0:	010b200c 	tsteq	fp, ip
    15c4:	15000013 	strne	r0, [r0, #-19]
    15c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    15cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15d0:	00001349 	andeq	r1, r0, r9, asr #6
    15d4:	3f012e16 	svccc	0x00012e16
    15d8:	3a0e030c 	bcc	382210 <__Stack_Size+0x381e10>
    15dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15e0:	1201110c 	andne	r1, r1, #3	; 0x3
    15e4:	01064001 	tsteq	r6, r1
    15e8:	17000013 	smladne	r0, r3, r0, r0
    15ec:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    15f0:	0b3b0b3a 	bleq	ec42e0 <__Stack_Size+0xec3ee0>
    15f4:	06021349 	streq	r1, [r2], -r9, asr #6
    15f8:	34180000 	ldrcc	r0, [r8]
    15fc:	3a0e0300 	bcc	382204 <__Stack_Size+0x381e04>
    1600:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1604:	00060213 	andeq	r0, r6, r3, lsl r2
    1608:	012e1900 	teqeq	lr, r0, lsl #18
    160c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1610:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1614:	01110c27 	tsteq	r1, r7, lsr #24
    1618:	06400112 	undefined
    161c:	00001301 	andeq	r1, r0, r1, lsl #6
    1620:	0300051a 	movweq	r0, #1306	; 0x51a
    1624:	3b0b3a0e 	blcc	2cfe64 <__Stack_Size+0x2cfa64>
    1628:	02134905 	andseq	r4, r3, #81920	; 0x14000
    162c:	1b000006 	blne	164c <__Stack_Size+0x124c>
    1630:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1634:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1638:	06021349 	streq	r1, [r2], -r9, asr #6
    163c:	1d1c0000 	ldcne	0, cr0, [ip]
    1640:	55133101 	ldrpl	r3, [r3, #-257]
    1644:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1648:	00130105 	andseq	r0, r3, r5, lsl #2
    164c:	00051d00 	andeq	r1, r5, r0, lsl #26
    1650:	00001331 	andeq	r1, r0, r1, lsr r3
    1654:	55010b1e 	strpl	r0, [r1, #-2846]
    1658:	1f000006 	svcne	0x00000006
    165c:	13310034 	teqne	r1, #52	; 0x34
    1660:	00000602 	andeq	r0, r0, r2, lsl #12
    1664:	31011d20 	tstcc	r1, r0, lsr #26
    1668:	55015213 	strpl	r5, [r1, #-531]
    166c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1670:	00130105 	andseq	r0, r3, r5, lsl #2
    1674:	00342100 	eorseq	r2, r4, r0, lsl #2
    1678:	00001331 	andeq	r1, r0, r1, lsr r3
    167c:	31011d22 	tstcc	r1, r2, lsr #26
    1680:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1684:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1688:	00130105 	andseq	r0, r3, r5, lsl #2
    168c:	010b2300 	tsteq	fp, r0, lsl #6
    1690:	01120111 	tsteq	r2, r1, lsl r1
    1694:	1d240000 	stcne	0, cr0, [r4]
    1698:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    169c:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    16a0:	0005590b 	andeq	r5, r5, fp, lsl #18
    16a4:	00052500 	andeq	r2, r5, r0, lsl #10
    16a8:	0b3a0e03 	bleq	e84ebc <__Stack_Size+0xe84abc>
    16ac:	1349053b 	movtne	r0, #38203	; 0x953b
    16b0:	00000a02 	andeq	r0, r0, r2, lsl #20
    16b4:	03003426 	movweq	r3, #1062	; 0x426
    16b8:	3b0b3a0e 	blcc	2cfef8 <__Stack_Size+0x2cfaf8>
    16bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16c0:	2700000a 	strcs	r0, [r0, -sl]
    16c4:	13310034 	teqne	r1, #52	; 0x34
    16c8:	00000a02 	andeq	r0, r0, r2, lsl #20
    16cc:	31011d28 	tstcc	r1, r8, lsr #26
    16d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    16d4:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    16d8:	29000005 	stmdbcs	r0, {r0, r2}
    16dc:	0c3f012e 	ldfeqs	f0, [pc], #-184
    16e0:	0b3a0e03 	bleq	e84ef4 <__Stack_Size+0xe84af4>
    16e4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    16e8:	01120111 	tsteq	r2, r1, lsl r1
    16ec:	13010a40 	movwne	r0, #6720	; 0x1a40
    16f0:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    16f4:	11133101 	tstne	r3, r1, lsl #2
    16f8:	40011201 	andmi	r1, r1, r1, lsl #4
    16fc:	0013010a 	andseq	r0, r3, sl, lsl #2
    1700:	00052b00 	andeq	r2, r5, r0, lsl #22
    1704:	0a021331 	beq	863d0 <__Stack_Size+0x85fd0>
    1708:	052c0000 	streq	r0, [ip]!
    170c:	02133100 	andseq	r3, r3, #0	; 0x0
    1710:	2d000006 	stccs	0, cr0, [r0, #-24]
    1714:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1718:	0b3a0e03 	bleq	e84f2c <__Stack_Size+0xe84b2c>
    171c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1720:	01111349 	tsteq	r1, r9, asr #6
    1724:	0a400112 	beq	1001b74 <__Stack_Size+0x1001774>
    1728:	00001301 	andeq	r1, r0, r1, lsl #6
    172c:	3f012e2e 	svccc	0x00012e2e
    1730:	3a0e030c 	bcc	382368 <__Stack_Size+0x381f68>
    1734:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1738:	1201110c 	andne	r1, r1, #3	; 0x3
    173c:	00064001 	andeq	r4, r6, r1
    1740:	11010000 	tstne	r1, r0
    1744:	130e2501 	movwne	r2, #58625	; 0xe501
    1748:	1b0e030b 	blne	38237c <__Stack_Size+0x381f7c>
    174c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1750:	00061001 	andeq	r1, r6, r1
    1754:	00240200 	eoreq	r0, r4, r0, lsl #4
    1758:	0b3e0b0b 	bleq	f8438c <__Stack_Size+0xf83f8c>
    175c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1760:	03001603 	movweq	r1, #1539	; 0x603
    1764:	3b0b3a08 	blcc	2cff8c <__Stack_Size+0x2cfb8c>
    1768:	0013490b 	andseq	r4, r3, fp, lsl #18
    176c:	00350400 	eorseq	r0, r5, r0, lsl #8
    1770:	00001349 	andeq	r1, r0, r9, asr #6
    1774:	0b010405 	bleq	42790 <__Stack_Size+0x42390>
    1778:	3b0b3a0b 	blcc	2cffac <__Stack_Size+0x2cfbac>
    177c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1780:	00280600 	eoreq	r0, r8, r0, lsl #12
    1784:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1788:	28070000 	stmdacs	r7, {}
    178c:	1c080300 	stcne	3, cr0, [r8], {0}
    1790:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1794:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1798:	0b3b0b3a 	bleq	ec4488 <__Stack_Size+0xec4088>
    179c:	00001349 	andeq	r1, r0, r9, asr #6
    17a0:	0b002409 	bleq	a7cc <__Stack_Size+0xa3cc>
    17a4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    17a8:	01130a00 	tsteq	r3, r0, lsl #20
    17ac:	0b3a0b0b 	bleq	e843e0 <__Stack_Size+0xe83fe0>
    17b0:	1301053b 	movwne	r0, #5435	; 0x153b
    17b4:	0d0b0000 	stceq	0, cr0, [fp]
    17b8:	3a080300 	bcc	2023c0 <__Stack_Size+0x201fc0>
    17bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    17c0:	000a3813 	andeq	r3, sl, r3, lsl r8
    17c4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    17c8:	0b3a0e03 	bleq	e84fdc <__Stack_Size+0xe84bdc>
    17cc:	1349053b 	movtne	r0, #38203	; 0x953b
    17d0:	00000a38 	andeq	r0, r0, r8, lsr sl
    17d4:	0300160d 	movweq	r1, #1549	; 0x60d
    17d8:	3b0b3a0e 	blcc	2d0018 <__Stack_Size+0x2cfc18>
    17dc:	00134905 	andseq	r4, r3, r5, lsl #18
    17e0:	01130e00 	tsteq	r3, r0, lsl #28
    17e4:	0b3a0b0b 	bleq	e84418 <__Stack_Size+0xe84018>
    17e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    17ec:	0d0f0000 	stceq	0, cr0, [pc]
    17f0:	3a0e0300 	bcc	3823f8 <__Stack_Size+0x381ff8>
    17f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17f8:	000a3813 	andeq	r3, sl, r3, lsl r8
    17fc:	012e1000 	teqeq	lr, r0
    1800:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1804:	0b3b0b3a 	bleq	ec44f4 <__Stack_Size+0xec40f4>
    1808:	01110c27 	tsteq	r1, r7, lsr #24
    180c:	0a400112 	beq	1001c5c <__Stack_Size+0x100185c>
    1810:	00001301 	andeq	r1, r0, r1, lsl #6
    1814:	03000511 	movweq	r0, #1297	; 0x511
    1818:	3b0b3a0e 	blcc	2d0058 <__Stack_Size+0x2cfc58>
    181c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1820:	1200000a 	andne	r0, r0, #10	; 0xa
    1824:	0b0b000f 	bleq	2c1868 <__Stack_Size+0x2c1468>
    1828:	00001349 	andeq	r1, r0, r9, asr #6
    182c:	3f012e13 	svccc	0x00012e13
    1830:	3a0e030c 	bcc	382468 <__Stack_Size+0x382068>
    1834:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1838:	1201110c 	andne	r1, r1, #3	; 0x3
    183c:	010a4001 	tsteq	sl, r1
    1840:	14000013 	strne	r0, [r0], #-19
    1844:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1848:	0b3b0b3a 	bleq	ec4538 <__Stack_Size+0xec4138>
    184c:	06021349 	streq	r1, [r2], -r9, asr #6
    1850:	34150000 	ldrcc	r0, [r5]
    1854:	3a0e0300 	bcc	38245c <__Stack_Size+0x38205c>
    1858:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    185c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1860:	00051600 	andeq	r1, r5, r0, lsl #12
    1864:	0b3a0e03 	bleq	e85078 <__Stack_Size+0xe84c78>
    1868:	1349053b 	movtne	r0, #38203	; 0x953b
    186c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1870:	3f012e17 	svccc	0x00012e17
    1874:	3a0e030c 	bcc	3824ac <__Stack_Size+0x3820ac>
    1878:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    187c:	1201110c 	andne	r1, r1, #3	; 0x3
    1880:	01064001 	tsteq	r6, r1
    1884:	18000013 	stmdane	r0, {r0, r1, r4}
    1888:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    188c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1890:	06021349 	streq	r1, [r2], -r9, asr #6
    1894:	34190000 	ldrcc	r0, [r9]
    1898:	3a0e0300 	bcc	3824a0 <__Stack_Size+0x3820a0>
    189c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18a0:	1a000013 	bne	18f4 <__Stack_Size+0x14f4>
    18a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18ac:	06021349 	streq	r1, [r2], -r9, asr #6
    18b0:	2e1b0000 	wxorcs	wr0, wr11, wr0
    18b4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    18b8:	3b0b3a0e 	blcc	2d00f8 <__Stack_Size+0x2cfcf8>
    18bc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    18c0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    18c4:	010a4001 	tsteq	sl, r1
    18c8:	1c000013 	stcne	0, cr0, [r0], {19}
    18cc:	0c3f012e 	ldfeqs	f0, [pc], #-184
    18d0:	0b3a0e03 	bleq	e850e4 <__Stack_Size+0xe84ce4>
    18d4:	0c270b3b 	stceq	11, cr0, [r7], #-236
    18d8:	01120111 	tsteq	r2, r1, lsl r1
    18dc:	13010640 	movwne	r0, #5696	; 0x1640
    18e0:	341d0000 	ldrcc	r0, [sp]
    18e4:	3a0e0300 	bcc	3824ec <__Stack_Size+0x3820ec>
    18e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18ec:	00060213 	andeq	r0, r6, r3, lsl r2
    18f0:	00341e00 	eorseq	r1, r4, r0, lsl #28
    18f4:	0b3a0e03 	bleq	e85108 <__Stack_Size+0xe84d08>
    18f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    18fc:	00000a02 	andeq	r0, r0, r2, lsl #20
    1900:	0300341f 	movweq	r3, #1055	; 0x41f
    1904:	3b0b3a0e 	blcc	2d0144 <__Stack_Size+0x2cfd44>
    1908:	0013490b 	andseq	r4, r3, fp, lsl #18
    190c:	012e2000 	teqeq	lr, r0
    1910:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1914:	0b3b0b3a 	bleq	ec4604 <__Stack_Size+0xec4204>
    1918:	01110c27 	tsteq	r1, r7, lsr #24
    191c:	06400112 	undefined
    1920:	01000000 	tsteq	r0, r0
    1924:	06100011 	undefined
    1928:	01120111 	tsteq	r2, r1, lsl r1
    192c:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1930:	05130825 	ldreq	r0, [r3, #-2085]
    1934:	01000000 	tsteq	r0, r0
    1938:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    193c:	0e030b13 	vmoveq.32	d3[0], r0
    1940:	01110e1b 	tsteq	r1, fp, lsl lr
    1944:	06100112 	undefined
    1948:	24020000 	strcs	r0, [r2]
    194c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1950:	000e030b 	andeq	r0, lr, fp, lsl #6
    1954:	00240300 	eoreq	r0, r4, r0, lsl #6
    1958:	0b3e0b0b 	bleq	f8458c <__Stack_Size+0xf8418c>
    195c:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    1960:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1964:	3b0b3a0e 	blcc	2d01a4 <__Stack_Size+0x2cfda4>
    1968:	110c270b 	tstne	ip, fp, lsl #14
    196c:	40011201 	andmi	r1, r1, r1, lsl #4
    1970:	00130106 	andseq	r0, r3, r6, lsl #2
    1974:	00340500 	eorseq	r0, r4, r0, lsl #10
    1978:	0b3a0e03 	bleq	e8518c <__Stack_Size+0xe84d8c>
    197c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1980:	34060000 	strcc	r0, [r6]
    1984:	3a0e0300 	bcc	38258c <__Stack_Size+0x38218c>
    1988:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    198c:	00060213 	andeq	r0, r6, r3, lsl r2
    1990:	000f0700 	andeq	r0, pc, r0, lsl #14
    1994:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1998:	34080000 	strcc	r0, [r8]
    199c:	3a0e0300 	bcc	3825a4 <__Stack_Size+0x3821a4>
    19a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    19a4:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    19a8:	0900000c 	stmdbeq	r0, {r2, r3}
    19ac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    19b0:	0b3b0b3a 	bleq	ec46a0 <__Stack_Size+0xec42a0>
    19b4:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    19b8:	010a0000 	tsteq	sl, r0
    19bc:	01134901 	tsteq	r3, r1, lsl #18
    19c0:	0b000013 	bleq	1a14 <__Stack_Size+0x1614>
    19c4:	13490021 	movtne	r0, #36897	; 0x9021
    19c8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    19cc:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    19d0:	0d00000c 	stceq	0, cr0, [r0, #-48]
    19d4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    19d8:	0b3b0b3a 	bleq	ec46c8 <__Stack_Size+0xec42c8>
    19dc:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    19e0:	00000a02 	andeq	r0, r0, r2, lsl #20
    19e4:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    19e8:	00000013 	andeq	r0, r0, r3, lsl r0
    19ec:	25011101 	strcs	r1, [r1, #-257]
    19f0:	030b130e 	movweq	r1, #45838	; 0xb30e
    19f4:	110e1b0e 	tstne	lr, lr, lsl #22
    19f8:	10011201 	andne	r1, r1, r1, lsl #4
    19fc:	02000006 	andeq	r0, r0, #6	; 0x6
    1a00:	0b0b0024 	bleq	2c1a98 <__Stack_Size+0x2c1698>
    1a04:	0e030b3e 	vmoveq.16	d3[0], r0
    1a08:	24030000 	strcs	r0, [r3]
    1a0c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a10:	0008030b 	andeq	r0, r8, fp, lsl #6
    1a14:	00240400 	eoreq	r0, r4, r0, lsl #8
    1a18:	0b3e0b0b 	bleq	f8464c <__Stack_Size+0xf8424c>
    1a1c:	15050000 	strne	r0, [r5]
    1a20:	000c2700 	andeq	r2, ip, r0, lsl #14
    1a24:	000f0600 	andeq	r0, pc, r0, lsl #12
    1a28:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1a2c:	04070000 	streq	r0, [r7]
    1a30:	0b0e0301 	bleq	38263c <__Stack_Size+0x38223c>
    1a34:	3b0b3a0b 	blcc	2d0268 <__Stack_Size+0x2cfe68>
    1a38:	0013010b 	andseq	r0, r3, fp, lsl #2
    1a3c:	00280800 	eoreq	r0, r8, r0, lsl #16
    1a40:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1a44:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
    1a48:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a4c:	3b0b3a0e 	blcc	2d028c <__Stack_Size+0x2cfe8c>
    1a50:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1a54:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1a58:	00064001 	andeq	r4, r6, r1
    1a5c:	00050a00 	andeq	r0, r5, r0, lsl #20
    1a60:	0b3a0803 	bleq	e83a74 <__Stack_Size+0xe83674>
    1a64:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a68:	00000602 	andeq	r0, r0, r2, lsl #12
    1a6c:	01110100 	tsteq	r1, r0, lsl #2
    1a70:	0b130e25 	bleq	4c530c <__Stack_Size+0x4c4f0c>
    1a74:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1a78:	01120111 	tsteq	r2, r1, lsl r1
    1a7c:	00000610 	andeq	r0, r0, r0, lsl r6
    1a80:	0b002402 	bleq	aa90 <__Stack_Size+0xa690>
    1a84:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a88:	0300000e 	movweq	r0, #14	; 0xe
    1a8c:	0b0b0024 	bleq	2c1b24 <__Stack_Size+0x2c1724>
    1a90:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1a94:	16040000 	strne	r0, [r4], -r0
    1a98:	3a0e0300 	bcc	3826a0 <__Stack_Size+0x3822a0>
    1a9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aa0:	05000013 	streq	r0, [r0, #-19]
    1aa4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1aa8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1aac:	00001349 	andeq	r1, r0, r9, asr #6
    1ab0:	0b011706 	bleq	476d0 <__Stack_Size+0x472d0>
    1ab4:	3b0b3a0b 	blcc	2d02e8 <__Stack_Size+0x2cfee8>
    1ab8:	0013010b 	andseq	r0, r3, fp, lsl #2
    1abc:	000d0700 	andeq	r0, sp, r0, lsl #14
    1ac0:	0b3a0e03 	bleq	e852d4 <__Stack_Size+0xe84ed4>
    1ac4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ac8:	01080000 	tsteq	r8, r0
    1acc:	01134901 	tsteq	r3, r1, lsl #18
    1ad0:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1ad4:	13490021 	movtne	r0, #36897	; 0x9021
    1ad8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1adc:	0b00240a 	bleq	ab0c <__Stack_Size+0xa70c>
    1ae0:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1ae4:	01130b00 	tsteq	r3, r0, lsl #22
    1ae8:	0b3a0b0b 	bleq	e8471c <__Stack_Size+0xe8431c>
    1aec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1af0:	0d0c0000 	stceq	0, cr0, [ip]
    1af4:	3a0e0300 	bcc	3826fc <__Stack_Size+0x3822fc>
    1af8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1afc:	000a3813 	andeq	r3, sl, r3, lsl r8
    1b00:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1b04:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1b08:	0301130e 	movweq	r1, #4878	; 0x130e
    1b0c:	3a0b0b0e 	bcc	2c474c <__Stack_Size+0x2c434c>
    1b10:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b14:	0f000013 	svceq	0x00000013
    1b18:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1b1c:	0b3b0b3a 	bleq	ec480c <__Stack_Size+0xec440c>
    1b20:	0a381349 	beq	e0684c <__Stack_Size+0xe0644c>
    1b24:	0f100000 	svceq	0x00100000
    1b28:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1b2c:	11000013 	tstne	r0, r3, lsl r0
    1b30:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1b34:	0b3a050b 	bleq	e82f68 <__Stack_Size+0xe82b68>
    1b38:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1b3c:	15120000 	ldrne	r0, [r2]
    1b40:	000c2700 	andeq	r2, ip, r0, lsl #14
    1b44:	01151300 	tsteq	r5, r0, lsl #6
    1b48:	13490c27 	movtne	r0, #39975	; 0x9c27
    1b4c:	00001301 	andeq	r1, r0, r1, lsl #6
    1b50:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1b54:	15000013 	strne	r0, [r0, #-19]
    1b58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b60:	0a381349 	beq	e0688c <__Stack_Size+0xe0648c>
    1b64:	26160000 	ldrcs	r0, [r6], -r0
    1b68:	00134900 	andseq	r4, r3, r0, lsl #18
    1b6c:	01131700 	tsteq	r3, r0, lsl #14
    1b70:	0b0b0e03 	bleq	2c5384 <__Stack_Size+0x2c4f84>
    1b74:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b78:	00001301 	andeq	r1, r0, r1, lsl #6
    1b7c:	0b011318 	bleq	467e4 <__Stack_Size+0x463e4>
    1b80:	3b0b3a0b 	blcc	2d03b4 <__Stack_Size+0x2cffb4>
    1b84:	00130105 	andseq	r0, r3, r5, lsl #2
    1b88:	01171900 	tsteq	r7, r0, lsl #18
    1b8c:	0b3a0b0b 	bleq	e847c0 <__Stack_Size+0xe843c0>
    1b90:	1301053b 	movwne	r0, #5435	; 0x153b
    1b94:	0d1a0000 	ldceq	0, cr0, [sl]
    1b98:	3a0e0300 	bcc	3827a0 <__Stack_Size+0x3823a0>
    1b9c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ba0:	1b000013 	blne	1bf4 <__Stack_Size+0x17f4>
    1ba4:	0c270115 	stfeqs	f0, [r7], #-84
    1ba8:	00001301 	andeq	r1, r0, r1, lsl #6
    1bac:	3f012e1c 	svccc	0x00012e1c
    1bb0:	3a0e030c 	bcc	3827e8 <__Stack_Size+0x3823e8>
    1bb4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1bb8:	1201110c 	andne	r1, r1, #3	; 0x3
    1bbc:	010a4001 	tsteq	sl, r1
    1bc0:	1d000013 	stcne	0, cr0, [r0, #-76]
    1bc4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1bc8:	0b3b0b3a 	bleq	ec48b8 <__Stack_Size+0xec44b8>
    1bcc:	06021349 	streq	r1, [r2], -r9, asr #6
    1bd0:	341e0000 	ldrcc	r0, [lr]
    1bd4:	3a0e0300 	bcc	3827dc <__Stack_Size+0x3823dc>
    1bd8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bdc:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1be0:	0000000c 	andeq	r0, r0, ip
    1be4:	25011101 	strcs	r1, [r1, #-257]
    1be8:	030b130e 	movweq	r1, #45838	; 0xb30e
    1bec:	110e1b0e 	tstne	lr, lr, lsl #22
    1bf0:	10011201 	andne	r1, r1, r1, lsl #4
    1bf4:	02000006 	andeq	r0, r0, #6	; 0x6
    1bf8:	0b0b0024 	bleq	2c1c90 <__Stack_Size+0x2c1890>
    1bfc:	0e030b3e 	vmoveq.16	d3[0], r0
    1c00:	24030000 	strcs	r0, [r3]
    1c04:	3e0b0b00 	fmacdcc	d0, d11, d0
    1c08:	0008030b 	andeq	r0, r8, fp, lsl #6
    1c0c:	00160400 	andseq	r0, r6, r0, lsl #8
    1c10:	0b3a0e03 	bleq	e85424 <__Stack_Size+0xe85024>
    1c14:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c18:	16050000 	strne	r0, [r5], -r0
    1c1c:	3a0e0300 	bcc	382824 <__Stack_Size+0x382424>
    1c20:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c24:	06000013 	undefined
    1c28:	0b0b0117 	bleq	2c208c <__Stack_Size+0x2c1c8c>
    1c2c:	0b3b0b3a 	bleq	ec491c <__Stack_Size+0xec451c>
    1c30:	00001301 	andeq	r1, r0, r1, lsl #6
    1c34:	03000d07 	movweq	r0, #3335	; 0xd07
    1c38:	3b0b3a0e 	blcc	2d0478 <__Stack_Size+0x2d0078>
    1c3c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1c40:	01010800 	tsteq	r1, r0, lsl #16
    1c44:	13011349 	movwne	r1, #4937	; 0x1349
    1c48:	21090000 	tstcs	r9, r0
    1c4c:	2f134900 	svccs	0x00134900
    1c50:	0a00000b 	beq	1c84 <__Stack_Size+0x1884>
    1c54:	0b0b0024 	bleq	2c1cec <__Stack_Size+0x2c18ec>
    1c58:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1c5c:	0b01130b 	bleq	46890 <__Stack_Size+0x46490>
    1c60:	3b0b3a0b 	blcc	2d0494 <__Stack_Size+0x2d0094>
    1c64:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c68:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1c6c:	0b3a0e03 	bleq	e85480 <__Stack_Size+0xe85080>
    1c70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c74:	00000a38 	andeq	r0, r0, r8, lsr sl
    1c78:	0b000f0d 	bleq	58b4 <__Stack_Size+0x54b4>
    1c7c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1c80:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1c84:	0b3a0b0b 	bleq	e848b8 <__Stack_Size+0xe844b8>
    1c88:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c8c:	0d0f0000 	stceq	0, cr0, [pc]
    1c90:	3a080300 	bcc	202898 <__Stack_Size+0x202498>
    1c94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c98:	000a3813 	andeq	r3, sl, r3, lsl r8
    1c9c:	000f1000 	andeq	r1, pc, r0
    1ca0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1ca4:	13110000 	tstne	r1, #0	; 0x0
    1ca8:	0b0e0301 	bleq	3828b4 <__Stack_Size+0x3824b4>
    1cac:	3b0b3a05 	blcc	2d04c8 <__Stack_Size+0x2d00c8>
    1cb0:	0013010b 	andseq	r0, r3, fp, lsl #2
    1cb4:	00151200 	andseq	r1, r5, r0, lsl #4
    1cb8:	00000c27 	andeq	r0, r0, r7, lsr #24
    1cbc:	27011513 	smladcs	r1, r3, r5, r1
    1cc0:	0113490c 	tsteq	r3, ip, lsl #18
    1cc4:	14000013 	strne	r0, [r0], #-19
    1cc8:	13490005 	movtne	r0, #36869	; 0x9005
    1ccc:	0d150000 	ldceq	0, cr0, [r5]
    1cd0:	3a0e0300 	bcc	3828d8 <__Stack_Size+0x3824d8>
    1cd4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cd8:	000a3813 	andeq	r3, sl, r3, lsl r8
    1cdc:	00261600 	eoreq	r1, r6, r0, lsl #12
    1ce0:	00001349 	andeq	r1, r0, r9, asr #6
    1ce4:	03011317 	movweq	r1, #4887	; 0x1317
    1ce8:	3a0b0b0e 	bcc	2c4928 <__Stack_Size+0x2c4528>
    1cec:	01053b0b 	tsteq	r5, fp, lsl #22
    1cf0:	18000013 	stmdane	r0, {r0, r1, r4}
    1cf4:	0b0b0113 	bleq	2c2148 <__Stack_Size+0x2c1d48>
    1cf8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1cfc:	00001301 	andeq	r1, r0, r1, lsl #6
    1d00:	0b011719 	bleq	4796c <__Stack_Size+0x4756c>
    1d04:	3b0b3a0b 	blcc	2d0538 <__Stack_Size+0x2d0138>
    1d08:	00130105 	andseq	r0, r3, r5, lsl #2
    1d0c:	000d1a00 	andeq	r1, sp, r0, lsl #20
    1d10:	0b3a0e03 	bleq	e85524 <__Stack_Size+0xe85124>
    1d14:	1349053b 	movtne	r0, #38203	; 0x953b
    1d18:	151b0000 	ldrne	r0, [fp]
    1d1c:	010c2701 	tsteq	ip, r1, lsl #14
    1d20:	1c000013 	stcne	0, cr0, [r0], {19}
    1d24:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d28:	0b3b0b3a 	bleq	ec4a18 <__Stack_Size+0xec4618>
    1d2c:	0a021349 	beq	86a58 <__Stack_Size+0x86658>
    1d30:	341d0000 	ldrcc	r0, [sp]
    1d34:	3a0e0300 	bcc	38293c <__Stack_Size+0x38253c>
    1d38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d3c:	020c3f13 	andeq	r3, ip, #76	; 0x4c
    1d40:	0000000a 	andeq	r0, r0, sl
    1d44:	25011101 	strcs	r1, [r1, #-257]
    1d48:	030b130e 	movweq	r1, #45838	; 0xb30e
    1d4c:	110e1b0e 	tstne	lr, lr, lsl #22
    1d50:	10011201 	andne	r1, r1, r1, lsl #4
    1d54:	02000006 	andeq	r0, r0, #6	; 0x6
    1d58:	0b0b0024 	bleq	2c1df0 <__Stack_Size+0x2c19f0>
    1d5c:	0e030b3e 	vmoveq.16	d3[0], r0
    1d60:	24030000 	strcs	r0, [r3]
    1d64:	3e0b0b00 	fmacdcc	d0, d11, d0
    1d68:	0008030b 	andeq	r0, r8, fp, lsl #6
    1d6c:	00240400 	eoreq	r0, r4, r0, lsl #8
    1d70:	0b3e0b0b 	bleq	f849a4 <__Stack_Size+0xf845a4>
    1d74:	16050000 	strne	r0, [r5], -r0
    1d78:	3a0e0300 	bcc	382980 <__Stack_Size+0x382580>
    1d7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d80:	06000013 	undefined
    1d84:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1d88:	0b3a0e03 	bleq	e8559c <__Stack_Size+0xe8519c>
    1d8c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1d90:	01120111 	tsteq	r2, r1, lsl r1
    1d94:	13010640 	movwne	r0, #5696	; 0x1640
    1d98:	34070000 	strcc	r0, [r7]
    1d9c:	3a0e0300 	bcc	3829a4 <__Stack_Size+0x3825a4>
    1da0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1da4:	000a0213 	andeq	r0, sl, r3, lsl r2
    1da8:	00340800 	eorseq	r0, r4, r0, lsl #16
    1dac:	0b3a0803 	bleq	e83dc0 <__Stack_Size+0xe839c0>
    1db0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1db4:	00000a02 	andeq	r0, r0, r2, lsl #20
    1db8:	49010109 	stmdbmi	r1, {r0, r3, r8}
    1dbc:	00130113 	andseq	r0, r3, r3, lsl r1
    1dc0:	00210a00 	eoreq	r0, r1, r0, lsl #20
    1dc4:	150b0000 	strne	r0, [fp]
    1dc8:	000c2700 	andeq	r2, ip, r0, lsl #14
    1dcc:	000f0c00 	andeq	r0, pc, r0, lsl #24
    1dd0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1dd4:	340d0000 	strcc	r0, [sp]
    1dd8:	3a0e0300 	bcc	3829e0 <__Stack_Size+0x3825e0>
    1ddc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1de0:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1de4:	0000000c 	andeq	r0, r0, ip
    1de8:	25011101 	strcs	r1, [r1, #-257]
    1dec:	030b130e 	movweq	r1, #45838	; 0xb30e
    1df0:	110e1b0e 	tstne	lr, lr, lsl #22
    1df4:	10011201 	andne	r1, r1, r1, lsl #4
    1df8:	02000006 	andeq	r0, r0, #6	; 0x6
    1dfc:	0b0b0024 	bleq	2c1e94 <__Stack_Size+0x2c1a94>
    1e00:	0e030b3e 	vmoveq.16	d3[0], r0
    1e04:	24030000 	strcs	r0, [r3]
    1e08:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e0c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e10:	00240400 	eoreq	r0, r4, r0, lsl #8
    1e14:	0b3e0b0b 	bleq	f84a48 <__Stack_Size+0xf84648>
    1e18:	0f050000 	svceq	0x00050000
    1e1c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1e20:	000f0600 	andeq	r0, pc, r0, lsl #12
    1e24:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1e28:	16070000 	strne	r0, [r7], -r0
    1e2c:	3a0e0300 	bcc	382a34 <__Stack_Size+0x382634>
    1e30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e34:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1e38:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1e3c:	0b3a0e03 	bleq	e85650 <__Stack_Size+0xe85250>
    1e40:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1e44:	01111349 	tsteq	r1, r9, asr #6
    1e48:	06400112 	undefined
    1e4c:	00001301 	andeq	r1, r0, r1, lsl #6
    1e50:	03000509 	movweq	r0, #1289	; 0x509
    1e54:	3b0b3a08 	blcc	2d067c <__Stack_Size+0x2d027c>
    1e58:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e5c:	0a000006 	beq	1e7c <__Stack_Size+0x1a7c>
    1e60:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1e64:	0b3b0b3a 	bleq	ec4b54 <__Stack_Size+0xec4754>
    1e68:	06021349 	streq	r1, [r2], -r9, asr #6
    1e6c:	340b0000 	strcc	r0, [fp]
    1e70:	3a080300 	bcc	202a78 <__Stack_Size+0x202678>
    1e74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e78:	0c000013 	stceq	0, cr0, [r0], {19}
    1e7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e80:	0b3b0b3a 	bleq	ec4b70 <__Stack_Size+0xec4770>
    1e84:	06021349 	streq	r1, [r2], -r9, asr #6
    1e88:	340d0000 	strcc	r0, [sp]
    1e8c:	3a080300 	bcc	202a94 <__Stack_Size+0x202694>
    1e90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e94:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e98:	11010000 	tstne	r1, r0
    1e9c:	130e2501 	movwne	r2, #58625	; 0xe501
    1ea0:	1b0e030b 	blne	382ad4 <__Stack_Size+0x3826d4>
    1ea4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1ea8:	00061001 	andeq	r1, r6, r1
    1eac:	00240200 	eoreq	r0, r4, r0, lsl #4
    1eb0:	0b3e0b0b 	bleq	f84ae4 <__Stack_Size+0xf846e4>
    1eb4:	00000803 	andeq	r0, r0, r3, lsl #16
    1eb8:	0b002403 	bleq	aecc <__Stack_Size+0xaacc>
    1ebc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1ec0:	0400000e 	streq	r0, [r0], #-14
    1ec4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1ec8:	0b3b0b3a 	bleq	ec4bb8 <__Stack_Size+0xec47b8>
    1ecc:	00001349 	andeq	r1, r0, r9, asr #6
    1ed0:	03001605 	movweq	r1, #1541	; 0x605
    1ed4:	3b0b3a0e 	blcc	2d0714 <__Stack_Size+0x2d0314>
    1ed8:	00134905 	andseq	r4, r3, r5, lsl #18
    1edc:	01170600 	tsteq	r7, r0, lsl #12
    1ee0:	0b3a0b0b 	bleq	e84b14 <__Stack_Size+0xe84714>
    1ee4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ee8:	0d070000 	stceq	0, cr0, [r7]
    1eec:	3a0e0300 	bcc	382af4 <__Stack_Size+0x3826f4>
    1ef0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ef4:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1ef8:	13490101 	movtne	r0, #37121	; 0x9101
    1efc:	00001301 	andeq	r1, r0, r1, lsl #6
    1f00:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1f04:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1f08:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1f0c:	0b3e0b0b 	bleq	f84b40 <__Stack_Size+0xf84740>
    1f10:	130b0000 	movwne	r0, #45056	; 0xb000
    1f14:	3a0b0b01 	bcc	2c4b20 <__Stack_Size+0x2c4720>
    1f18:	010b3b0b 	tsteq	fp, fp, lsl #22
    1f1c:	0c000013 	stceq	0, cr0, [r0], {19}
    1f20:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4814>
    1f28:	0a381349 	beq	e06c54 <__Stack_Size+0xe06854>
    1f2c:	0f0d0000 	svceq	0x000d0000
    1f30:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1f34:	01130e00 	tsteq	r3, r0, lsl #28
    1f38:	0b0b0e03 	bleq	2c574c <__Stack_Size+0x2c534c>
    1f3c:	0b3b0b3a 	bleq	ec4c2c <__Stack_Size+0xec482c>
    1f40:	00001301 	andeq	r1, r0, r1, lsl #6
    1f44:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1f48:	3b0b3a08 	blcc	2d0770 <__Stack_Size+0x2d0370>
    1f4c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f50:	1000000a 	andne	r0, r0, sl
    1f54:	0b0b000f 	bleq	2c1f98 <__Stack_Size+0x2c1b98>
    1f58:	00001349 	andeq	r1, r0, r9, asr #6
    1f5c:	03011311 	movweq	r1, #4881	; 0x1311
    1f60:	3a050b0e 	bcc	144ba0 <__Stack_Size+0x1447a0>
    1f64:	010b3b0b 	tsteq	fp, fp, lsl #22
    1f68:	12000013 	andne	r0, r0, #19	; 0x13
    1f6c:	0c270015 	stceq	0, cr0, [r7], #-84
    1f70:	15130000 	ldrne	r0, [r3]
    1f74:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1f78:	00130113 	andseq	r0, r3, r3, lsl r1
    1f7c:	00051400 	andeq	r1, r5, r0, lsl #8
    1f80:	00001349 	andeq	r1, r0, r9, asr #6
    1f84:	03000d15 	movweq	r0, #3349	; 0xd15
    1f88:	3b0b3a0e 	blcc	2d07c8 <__Stack_Size+0x2d03c8>
    1f8c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1f90:	1600000a 	strne	r0, [r0], -sl
    1f94:	13490026 	movtne	r0, #36902	; 0x9026
    1f98:	13170000 	tstne	r7, #0	; 0x0
    1f9c:	0b0e0301 	bleq	382ba8 <__Stack_Size+0x3827a8>
    1fa0:	3b0b3a0b 	blcc	2d07d4 <__Stack_Size+0x2d03d4>
    1fa4:	00130105 	andseq	r0, r3, r5, lsl #2
    1fa8:	01131800 	tsteq	r3, r0, lsl #16
    1fac:	0b3a0b0b 	bleq	e84be0 <__Stack_Size+0xe847e0>
    1fb0:	1301053b 	movwne	r0, #5435	; 0x153b
    1fb4:	17190000 	ldrne	r0, [r9, -r0]
    1fb8:	3a0b0b01 	bcc	2c4bc4 <__Stack_Size+0x2c47c4>
    1fbc:	01053b0b 	tsteq	r5, fp, lsl #22
    1fc0:	1a000013 	bne	2014 <__Stack_Size+0x1c14>
    1fc4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1fc8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1fcc:	00001349 	andeq	r1, r0, r9, asr #6
    1fd0:	2701151b 	smladcs	r1, fp, r5, r1
    1fd4:	0013010c 	andseq	r0, r3, ip, lsl #2
    1fd8:	01041c00 	tsteq	r4, r0, lsl #24
    1fdc:	0b0b0e03 	bleq	2c57f0 <__Stack_Size+0x2c53f0>
    1fe0:	0b3b0b3a 	bleq	ec4cd0 <__Stack_Size+0xec48d0>
    1fe4:	00001301 	andeq	r1, r0, r1, lsl #6
    1fe8:	0300281d 	movweq	r2, #2077	; 0x81d
    1fec:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1ff0:	012e1e00 	teqeq	lr, r0, lsl #28
    1ff4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1ff8:	0b3b0b3a 	bleq	ec4ce8 <__Stack_Size+0xec48e8>
    1ffc:	13490c27 	movtne	r0, #39975	; 0x9c27
    2000:	01120111 	tsteq	r2, r1, lsl r1
    2004:	13010640 	movwne	r0, #5696	; 0x1640
    2008:	051f0000 	ldreq	r0, [pc, #0]	; 2010 <__Stack_Size+0x1c10>
    200c:	3a0e0300 	bcc	382c14 <__Stack_Size+0x382814>
    2010:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2014:	00060213 	andeq	r0, r6, r3, lsl r2
    2018:	00052000 	andeq	r2, r5, r0
    201c:	0b3a0803 	bleq	e84030 <__Stack_Size+0xe83c30>
    2020:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2024:	00000602 	andeq	r0, r0, r2, lsl #12
    2028:	03003421 	movweq	r3, #1057	; 0x421
    202c:	3b0b3a0e 	blcc	2d086c <__Stack_Size+0x2d046c>
    2030:	0013490b 	andseq	r4, r3, fp, lsl #18
    2034:	00342200 	eorseq	r2, r4, r0, lsl #4
    2038:	0b3a0803 	bleq	e8404c <__Stack_Size+0xe83c4c>
    203c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2040:	00000a02 	andeq	r0, r0, r2, lsl #20
    2044:	03003423 	movweq	r3, #1059	; 0x423
    2048:	3b0b3a0e 	blcc	2d0888 <__Stack_Size+0x2d0488>
    204c:	3f134905 	svccc	0x00134905
    2050:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2054:	11010000 	tstne	r1, r0
    2058:	130e2501 	movwne	r2, #58625	; 0xe501
    205c:	1b0e030b 	blne	382c90 <__Stack_Size+0x382890>
    2060:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2064:	00061001 	andeq	r1, r6, r1
    2068:	00240200 	eoreq	r0, r4, r0, lsl #4
    206c:	0b3e0b0b 	bleq	f84ca0 <__Stack_Size+0xf848a0>
    2070:	00000e03 	andeq	r0, r0, r3, lsl #28
    2074:	0b002403 	bleq	b088 <__Stack_Size+0xac88>
    2078:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    207c:	04000008 	streq	r0, [r0], #-8
    2080:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2084:	0b3b0b3a 	bleq	ec4d74 <__Stack_Size+0xec4974>
    2088:	00001349 	andeq	r1, r0, r9, asr #6
    208c:	03001605 	movweq	r1, #1541	; 0x605
    2090:	3b0b3a0e 	blcc	2d08d0 <__Stack_Size+0x2d04d0>
    2094:	00134905 	andseq	r4, r3, r5, lsl #18
    2098:	01170600 	tsteq	r7, r0, lsl #12
    209c:	0b3a0b0b 	bleq	e84cd0 <__Stack_Size+0xe848d0>
    20a0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    20a4:	0d070000 	stceq	0, cr0, [r7]
    20a8:	3a0e0300 	bcc	382cb0 <__Stack_Size+0x3828b0>
    20ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    20b0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    20b4:	13490101 	movtne	r0, #37121	; 0x9101
    20b8:	00001301 	andeq	r1, r0, r1, lsl #6
    20bc:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    20c0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    20c4:	00240a00 	eoreq	r0, r4, r0, lsl #20
    20c8:	0b3e0b0b 	bleq	f84cfc <__Stack_Size+0xf848fc>
    20cc:	130b0000 	movwne	r0, #45056	; 0xb000
    20d0:	3a0b0b01 	bcc	2c4cdc <__Stack_Size+0x2c48dc>
    20d4:	010b3b0b 	tsteq	fp, fp, lsl #22
    20d8:	0c000013 	stceq	0, cr0, [r0], {19}
    20dc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    20e0:	0b3b0b3a 	bleq	ec4dd0 <__Stack_Size+0xec49d0>
    20e4:	0a381349 	beq	e06e10 <__Stack_Size+0xe06a10>
    20e8:	0f0d0000 	svceq	0x000d0000
    20ec:	000b0b00 	andeq	r0, fp, r0, lsl #22
    20f0:	01130e00 	tsteq	r3, r0, lsl #28
    20f4:	0b0b0e03 	bleq	2c5908 <__Stack_Size+0x2c5508>
    20f8:	0b3b0b3a 	bleq	ec4de8 <__Stack_Size+0xec49e8>
    20fc:	00001301 	andeq	r1, r0, r1, lsl #6
    2100:	03000d0f 	movweq	r0, #3343	; 0xd0f
    2104:	3b0b3a08 	blcc	2d092c <__Stack_Size+0x2d052c>
    2108:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    210c:	1000000a 	andne	r0, r0, sl
    2110:	0b0b000f 	bleq	2c2154 <__Stack_Size+0x2c1d54>
    2114:	00001349 	andeq	r1, r0, r9, asr #6
    2118:	03011311 	movweq	r1, #4881	; 0x1311
    211c:	3a050b0e 	bcc	144d5c <__Stack_Size+0x14495c>
    2120:	010b3b0b 	tsteq	fp, fp, lsl #22
    2124:	12000013 	andne	r0, r0, #19	; 0x13
    2128:	0c270015 	stceq	0, cr0, [r7], #-84
    212c:	15130000 	ldrne	r0, [r3]
    2130:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    2134:	00130113 	andseq	r0, r3, r3, lsl r1
    2138:	00051400 	andeq	r1, r5, r0, lsl #8
    213c:	00001349 	andeq	r1, r0, r9, asr #6
    2140:	03000d15 	movweq	r0, #3349	; 0xd15
    2144:	3b0b3a0e 	blcc	2d0984 <__Stack_Size+0x2d0584>
    2148:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    214c:	1600000a 	strne	r0, [r0], -sl
    2150:	13490026 	movtne	r0, #36902	; 0x9026
    2154:	13170000 	tstne	r7, #0	; 0x0
    2158:	0b0e0301 	bleq	382d64 <__Stack_Size+0x382964>
    215c:	3b0b3a0b 	blcc	2d0990 <__Stack_Size+0x2d0590>
    2160:	00130105 	andseq	r0, r3, r5, lsl #2
    2164:	01131800 	tsteq	r3, r0, lsl #16
    2168:	0b3a0b0b 	bleq	e84d9c <__Stack_Size+0xe8499c>
    216c:	1301053b 	movwne	r0, #5435	; 0x153b
    2170:	17190000 	ldrne	r0, [r9, -r0]
    2174:	3a0b0b01 	bcc	2c4d80 <__Stack_Size+0x2c4980>
    2178:	01053b0b 	tsteq	r5, fp, lsl #22
    217c:	1a000013 	bne	21d0 <__Stack_Size+0x1dd0>
    2180:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2184:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2188:	00001349 	andeq	r1, r0, r9, asr #6
    218c:	2701151b 	smladcs	r1, fp, r5, r1
    2190:	0013010c 	andseq	r0, r3, ip, lsl #2
    2194:	012e1c00 	teqeq	lr, r0, lsl #24
    2198:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    219c:	0b3b0b3a 	bleq	ec4e8c <__Stack_Size+0xec4a8c>
    21a0:	01110c27 	tsteq	r1, r7, lsr #24
    21a4:	06400112 	undefined
    21a8:	00001301 	andeq	r1, r0, r1, lsl #6
    21ac:	0300051d 	movweq	r0, #1309	; 0x51d
    21b0:	3b0b3a0e 	blcc	2d09f0 <__Stack_Size+0x2d05f0>
    21b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    21b8:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    21bc:	08030005 	stmdaeq	r3, {r0, r2}
    21c0:	0b3b0b3a 	bleq	ec4eb0 <__Stack_Size+0xec4ab0>
    21c4:	06021349 	streq	r1, [r2], -r9, asr #6
    21c8:	341f0000 	ldrcc	r0, [pc], #0	; 21d0 <__Stack_Size+0x1dd0>
    21cc:	3a080300 	bcc	202dd4 <__Stack_Size+0x2029d4>
    21d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21d4:	000a0213 	andeq	r0, sl, r3, lsl r2
    21d8:	00342000 	eorseq	r2, r4, r0
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    21e4:	34210000 	strtcc	r0, [r1]
    21e8:	3a080300 	bcc	202df0 <__Stack_Size+0x2029f0>
    21ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21f0:	22000013 	andcs	r0, r0, #19	; 0x13
    21f4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    21f8:	0b3b0b3a 	bleq	ec4ee8 <__Stack_Size+0xec4ae8>
    21fc:	06021349 	streq	r1, [r2], -r9, asr #6
    2200:	0a230000 	beq	8c2208 <__Stack_Size+0x8c1e08>
    2204:	3a0e0300 	bcc	382e0c <__Stack_Size+0x382a0c>
    2208:	000b3b0b 	andeq	r3, fp, fp, lsl #22
    220c:	010b2400 	tsteq	fp, r0, lsl #8
    2210:	00000655 	andeq	r0, r0, r5, asr r6
    2214:	03003425 	movweq	r3, #1061	; 0x425
    2218:	3b0b3a0e 	blcc	2d0a58 <__Stack_Size+0x2d0658>
    221c:	3f134905 	svccc	0x00134905
    2220:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2224:	11010000 	tstne	r1, r0
    2228:	55061000 	strpl	r1, [r6]
    222c:	1b080306 	blne	202e4c <__Stack_Size+0x202a4c>
    2230:	13082508 	movwne	r2, #34056	; 0x8508
    2234:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	f5010100 	undefined instruction 0xf5010100
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	130101fa 	movwne	r0, #4602	; 0x11fa
     174:	144c3d3d 	strbne	r3, [ip], #-3389
     178:	2e0e033d 	mcrcs	3, 0, r0, cr14, cr13, {1}
     17c:	be033e3d 	mcrlt	14, 0, r3, cr3, cr13, {1}
     180:	2d21587f 	stccs	8, cr5, [r1, #-508]!
     184:	03286a21 	teqeq	r8, #135168	; 0x21000
     188:	674b2078 	smlsldxvs	r2, fp, r8, r0
     18c:	4b4c5b42 	blmi	1316e9c <__Stack_Size+0x1316a9c>
     190:	1d3f4b40 	vldmdbne	pc!, {d4-<overflow reg d35>}
     194:	3d678423 	cfstrdcc	mvd8, [r7, #-140]!
     198:	7eba035e 	mrcvc	3, 5, r0, cr10, cr14, {2}
     19c:	313132ba 	ldrhcc	r3, [r1, -sl]!
     1a0:	5a3e3031 	bpl	f8c26c <__Stack_Size+0xf8be6c>
     1a4:	303e3d30 	eorscc	r3, lr, r0, lsr sp
     1a8:	01b60359 	undefined instruction 0x01b60359
     1ac:	0e032158 	mcreq	1, 0, r2, cr3, cr8, {2}
     1b0:	2e72033c 	mrccs	3, 3, r0, cr2, cr12, {1}
     1b4:	200f031f 	andcs	r0, pc, pc, lsl r3
     1b8:	7ec30321 	cdpvc	3, 12, cr0, cr3, cr1, {1}
     1bc:	3e1d233c 	mrccc	3, 0, r2, cr13, cr12, {1}
     1c0:	59693d3d 	stmdbpl	r9!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}^
     1c4:	a903384b 	stmdbge	r3, {r0, r1, r3, r6, fp, ip, sp}
     1c8:	211f8201 	tstcs	pc, r1, lsl #4
     1cc:	200f031f 	andcs	r0, pc, pc, lsl r3
     1d0:	03212d4b 	teqeq	r1, #4800	; 0x12c0
     1d4:	02207ed5 	eoreq	r7, r0, #3408	; 0xd50
     1d8:	01010019 	tsteq	r1, r9, lsl r0
     1dc:	00000156 	andeq	r0, r0, r6, asr r1
     1e0:	002d0002 	eoreq	r0, sp, r2
     1e4:	01020000 	tsteq	r2, r0
     1e8:	000d0efb 	strdeq	r0, [sp], -fp
     1ec:	01010101 	tsteq	r1, r1, lsl #2
     1f0:	01000000 	tsteq	r0, r0
     1f4:	41010000 	tstmi	r1, r0
     1f8:	732f5050 	teqvc	pc, #80	; 0x50
     1fc:	00006372 	andeq	r6, r0, r2, ror r3
     200:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     204:	30316632 	eorscc	r6, r1, r2, lsr r6
     208:	74695f78 	strbtvc	r5, [r9], #-3960
     20c:	0100632e 	tsteq	r0, lr, lsr #6
     210:	00000000 	andeq	r0, r0, r0
     214:	33080205 	movwcc	r0, #33285	; 0x8205
     218:	24030800 	strcs	r0, [r3], #-2048
     21c:	0a031301 	beq	c4e28 <__Stack_Size+0xc4a28>
     220:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     224:	032e0f03 	teqeq	lr, #12	; 0xc
     228:	0f032e0f 	svceq	0x00032e0f
     22c:	0a03132e 	beq	c4eec <__Stack_Size+0xc4aec>
     230:	0a03132e 	beq	c4ef0 <__Stack_Size+0xc4af0>
     234:	1603132e 	strne	r1, [r3], -lr, lsr #6
     238:	0a03132e 	beq	c4ef8 <__Stack_Size+0xc4af8>
     23c:	0a03132e 	beq	c4efc <__Stack_Size+0xc4afc>
     240:	0a03132e 	beq	c4f00 <__Stack_Size+0xc4b00>
     244:	0a03132e 	beq	c4f04 <__Stack_Size+0xc4b04>
     248:	0a03132e 	beq	c4f08 <__Stack_Size+0xc4b08>
     24c:	0a03132e 	beq	c4f0c <__Stack_Size+0xc4b0c>
     250:	0a03132e 	beq	c4f10 <__Stack_Size+0xc4b10>
     254:	0a03132e 	beq	c4f14 <__Stack_Size+0xc4b14>
     258:	0a03132e 	beq	c4f18 <__Stack_Size+0xc4b18>
     25c:	0a03132e 	beq	c4f1c <__Stack_Size+0xc4b1c>
     260:	0a03132e 	beq	c4f20 <__Stack_Size+0xc4b20>
     264:	0a03132e 	beq	c4f24 <__Stack_Size+0xc4b24>
     268:	0a03132e 	beq	c4f28 <__Stack_Size+0xc4b28>
     26c:	0a03132e 	beq	c4f2c <__Stack_Size+0xc4b2c>
     270:	0a03132e 	beq	c4f30 <__Stack_Size+0xc4b30>
     274:	0a03132e 	beq	c4f34 <__Stack_Size+0xc4b34>
     278:	0a03132e 	beq	c4f38 <__Stack_Size+0xc4b38>
     27c:	0b03132e 	bleq	c4f3c <__Stack_Size+0xc4b3c>
     280:	0b03132e 	bleq	c4f40 <__Stack_Size+0xc4b40>
     284:	0b03132e 	bleq	c4f44 <__Stack_Size+0xc4b44>
     288:	0a03132e 	beq	c4f48 <__Stack_Size+0xc4b48>
     28c:	0a03132e 	beq	c4f4c <__Stack_Size+0xc4b4c>
     290:	0a03132e 	beq	c4f50 <__Stack_Size+0xc4b50>
     294:	0a03132e 	beq	c4f54 <__Stack_Size+0xc4b54>
     298:	0b03132e 	bleq	c4f58 <__Stack_Size+0xc4b58>
     29c:	0b03132e 	bleq	c4f5c <__Stack_Size+0xc4b5c>
     2a0:	0a03132e 	beq	c4f60 <__Stack_Size+0xc4b60>
     2a4:	1603132e 	strne	r1, [r3], -lr, lsr #6
     2a8:	0a03132e 	beq	c4f68 <__Stack_Size+0xc4b68>
     2ac:	0a03132e 	beq	c4f6c <__Stack_Size+0xc4b6c>
     2b0:	0a03132e 	beq	c4f70 <__Stack_Size+0xc4b70>
     2b4:	0a03132e 	beq	c4f74 <__Stack_Size+0xc4b74>
     2b8:	0a03132e 	beq	c4f78 <__Stack_Size+0xc4b78>
     2bc:	0a03132e 	beq	c4f7c <__Stack_Size+0xc4b7c>
     2c0:	0a03132e 	beq	c4f80 <__Stack_Size+0xc4b80>
     2c4:	1703132e 	strne	r1, [r3, -lr, lsr #6]
     2c8:	1603132e 	strne	r1, [r3], -lr, lsr #6
     2cc:	0a03132e 	beq	c4f8c <__Stack_Size+0xc4b8c>
     2d0:	0a03132e 	beq	c4f90 <__Stack_Size+0xc4b90>
     2d4:	0a03132e 	beq	c4f94 <__Stack_Size+0xc4b94>
     2d8:	0b03132e 	bleq	c4f98 <__Stack_Size+0xc4b98>
     2dc:	0b03132e 	bleq	c4f9c <__Stack_Size+0xc4b9c>
     2e0:	0a03132e 	beq	c4fa0 <__Stack_Size+0xc4ba0>
     2e4:	0a03132e 	beq	c4fa4 <__Stack_Size+0xc4ba4>
     2e8:	0a03132e 	beq	c4fa8 <__Stack_Size+0xc4ba8>
     2ec:	0a03132e 	beq	c4fac <__Stack_Size+0xc4bac>
     2f0:	0a03132e 	beq	c4fb0 <__Stack_Size+0xc4bb0>
     2f4:	0a03132e 	beq	c4fb4 <__Stack_Size+0xc4bb4>
     2f8:	0a03132e 	beq	c4fb8 <__Stack_Size+0xc4bb8>
     2fc:	0a03132e 	beq	c4fbc <__Stack_Size+0xc4bbc>
     300:	0a03132e 	beq	c4fc0 <__Stack_Size+0xc4bc0>
     304:	0a03132e 	beq	c4fc4 <__Stack_Size+0xc4bc4>
     308:	0a03132e 	beq	c4fc8 <__Stack_Size+0xc4bc8>
     30c:	0a03132e 	beq	c4fcc <__Stack_Size+0xc4bcc>
     310:	0a03132e 	beq	c4fd0 <__Stack_Size+0xc4bd0>
     314:	0b03132e 	bleq	c4fd4 <__Stack_Size+0xc4bd4>
     318:	9f03132e 	svcls	0x0003132e
     31c:	2f2f2e7e 	svccs	0x002f2e7e
     320:	302e6603 	eorcc	r6, lr, r3, lsl #12
     324:	7f99032f 	svcvc	0x0099032f
     328:	032f2f2e 	teqeq	pc, #184	; 0xb8
     32c:	2f2e7db9 	svccs	0x002e7db9
     330:	0002022f 	andeq	r0, r2, pc, lsr #4
     334:	01220101 	teqeq	r2, r1, lsl #2
     338:	00020000 	andeq	r0, r2, r0
     33c:	0000008a 	andeq	r0, r0, sl, lsl #1
     340:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     344:	0101000d 	tsteq	r1, sp
     348:	00000101 	andeq	r0, r0, r1, lsl #2
     34c:	00000100 	andeq	r0, r0, r0, lsl #2
     350:	50504101 	subspl	r4, r0, r1, lsl #2
     354:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     358:	6d747300 	ldclvs	3, cr7, [r4]
     35c:	31663233 	cmncc	r6, r3, lsr r2
     360:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     364:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     368:	0000636e 	andeq	r6, r0, lr, ror #6
     36c:	5f737973 	svcpl	0x00737973
     370:	74696e69 	strbtvc	r6, [r9], #-3689
     374:	0100632e 	tsteq	r0, lr, lsr #6
     378:	74730000 	ldrbtvc	r0, [r3]
     37c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     380:	5f783031 	svcpl	0x00783031
     384:	65707974 	ldrbvs	r7, [r0, #-2420]!
     388:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     38c:	74730000 	ldrbtvc	r0, [r3]
     390:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     394:	5f783031 	svcpl	0x00783031
     398:	2e70616d 	rpwcssz	f6, f0, #5.0
     39c:	00020068 	andeq	r0, r2, r8, rrx
     3a0:	6d747300 	ldclvs	3, cr7, [r4]
     3a4:	31663233 	cmncc	r6, r3, lsr r2
     3a8:	675f7830 	smmlarvs	pc, r0, r8, r7
     3ac:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     3b0:	00020068 	andeq	r0, r2, r8, rrx
     3b4:	6d747300 	ldclvs	3, cr7, [r4]
     3b8:	31663233 	cmncc	r6, r3, lsr r2
     3bc:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     3c0:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     3c4:	00020068 	andeq	r0, r2, r8, rrx
     3c8:	05000000 	streq	r0, [r0]
     3cc:	00343c02 	eorseq	r3, r4, r2, lsl #24
     3d0:	01b50308 	undefined instruction 0x01b50308
     3d4:	3d591301 	ldclcc	3, cr1, [r9, #-4]
     3d8:	3d3d3d3e 	ldccc	13, cr3, [sp, #-248]!
     3dc:	206d033e 	rsbcs	r0, sp, lr, lsr r3
     3e0:	31221e22 	teqcc	r2, r2, lsr #28
     3e4:	2e46033d 	mcrcs	3, 2, r0, cr6, cr13, {1}
     3e8:	200d0330 	andcs	r0, sp, r0, lsr r3
     3ec:	41207303 	teqmi	r0, r3, lsl #6
     3f0:	2b311e21 	blcs	c47c7c <__Stack_Size+0xc4787c>
     3f4:	312f2f2f 	teqcc	pc, pc, lsr #30
     3f8:	2f2f2b31 	svccs	0x002f2b31
     3fc:	1f4c302f 	svcne	0x004c302f
     400:	302f1f21 	eorcc	r1, pc, r1, lsr #30
     404:	1f211f4d 	svcne	0x00211f4d
     408:	4b30302d 	blmi	c0c4c4 <__Stack_Size+0xc0c0c4>
     40c:	304e4b4c 	subcc	r4, lr, ip, asr #22
     410:	352b3171 	strcc	r3, [fp, #-369]!
     414:	30312f1b 	eorscc	r2, r1, fp, lsl pc
     418:	302f2f2c 	eorcc	r2, pc, ip, lsr #30
     41c:	2f2f2c30 	svccs	0x002f2c30
     420:	7fab0331 	svcvc	0x00ab0331
     424:	78032890 	stmdavc	r3, {r4, r7, fp, sp}
     428:	0b03282e 	bleq	ca4e8 <__Stack_Size+0xca0e8>
     42c:	2079034a 	rsbscs	r0, r9, sl, asr #6
     430:	21231f4e 	teqcs	r3, lr, asr #30
     434:	2f2f2f1c 	svccs	0x002f2f1c
     438:	1c24312f 	stfnes	f3, [r4], #-188
     43c:	2f2f2f2f 	svccs	0x002f2f2f
     440:	7fa1032f 	svcvc	0x00a1032f
     444:	4d31313c 	ldfmis	f3, [r1, #-240]!
     448:	3f3f3130 	svccc	0x003f3130
     44c:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     450:	523f5d3f 	eorspl	r5, pc, #4032	; 0xfc0
     454:	023d4c5c 	eorseq	r4, sp, #23552	; 0x5c00
     458:	01010005 	tsteq	r1, r5
     45c:	000000ed 	andeq	r0, r0, sp, ror #1
     460:	00750002 	rsbseq	r0, r5, r2
     464:	01020000 	tsteq	r2, r0
     468:	000d0efb 	strdeq	r0, [sp], -fp
     46c:	01010101 	tsteq	r1, r1, lsl #2
     470:	01000000 	tsteq	r0, r0
     474:	41010000 	tstmi	r1, r0
     478:	732f5050 	teqvc	pc, #80	; 0x50
     47c:	73006372 	movwvc	r6, #882	; 0x372
     480:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     484:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     488:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     48c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     490:	43500000 	cmpmi	r0, #0	; 0x0
     494:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     498:	0100632e 	tsteq	r0, lr, lsr #6
     49c:	74730000 	ldrbtvc	r0, [r3]
     4a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4a4:	5f783031 	svcpl	0x00783031
     4a8:	65707974 	ldrbvs	r7, [r0, #-2420]!
     4ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4b0:	74730000 	ldrbtvc	r0, [r3]
     4b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4b8:	5f783031 	svcpl	0x00783031
     4bc:	2e70616d 	rpwcssz	f6, f0, #5.0
     4c0:	00020068 	andeq	r0, r2, r8, rrx
     4c4:	6d747300 	ldclvs	3, cr7, [r4]
     4c8:	31663233 	cmncc	r6, r3, lsr r2
     4cc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffca4 <SCS_BASE+0x1fff1ca4>
     4d0:	74726173 	ldrbtvc	r6, [r2], #-371
     4d4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4d8:	00000000 	andeq	r0, r0, r0
     4dc:	364c0205 	strbcc	r0, [ip], -r5, lsl #4
     4e0:	81030800 	tsthi	r3, r0, lsl #16
     4e4:	68210101 	stmdavs	r1!, {r0, r8}
     4e8:	69034083 	stmdbvs	r3, {r0, r1, r7, lr}
     4ec:	3e22209e 	mcrcc	0, 1, r2, cr2, cr14, {4}
     4f0:	3d4c4d30 	stclcc	13, cr4, [ip, #-192]
     4f4:	214a6f03 	cmpcs	sl, r3, lsl #30
     4f8:	033d2149 	teqeq	sp, #1073741842	; 0x40000012
     4fc:	1f213c78 	svcne	0x00213c78
     500:	03673d21 	cmneq	r7, #2112	; 0x840
     504:	22204a6c 	eorcs	r4, r0, #442368	; 0x6c000
     508:	223d3d1f 	eorscs	r3, sp, #1984	; 0x7c0
     50c:	21251b25 	teqcs	r5, r5, lsr #22
     510:	42207a03 	eormi	r7, r0, #12288	; 0x3000
     514:	4b3d3d3a 	blmi	f4fa04 <__Stack_Size+0xf4f604>
     518:	3529251b 	strcc	r2, [r9, #-1307]!
     51c:	20746a03 	rsbscs	r6, r4, r3, lsl #20
     520:	03403a4e 	movteq	r3, #2638	; 0xa4e
     524:	303c2075 	eorscc	r2, ip, r5, ror r0
     528:	4d034c2d 	stcmi	12, cr4, [r3, #-180]
     52c:	1c242e3c 	stcne	14, cr2, [r4], #-240
     530:	2f4b3224 	svccs	0x004b3224
     534:	78032f2f 	stmdavc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     538:	3125232e 	teqcc	r5, lr, lsr #6
     53c:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!
     540:	3d30316a 	ldfccs	f3, [r0, #-424]!
     544:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248
     548:	01000602 	tsteq	r0, r2, lsl #12
     54c:	0000fe01 	andeq	pc, r0, r1, lsl #28
     550:	72000200 	andvc	r0, r0, #0	; 0x0
     554:	02000000 	andeq	r0, r0, #0	; 0x0
     558:	0d0efb01 	vstreq	d15, [lr, #-4]
     55c:	01010100 	tsteq	r1, r0, lsl #2
     560:	00000001 	andeq	r0, r0, r1
     564:	01000001 	tsteq	r0, r1
     568:	2f505041 	svccs	0x00505041
     56c:	00637273 	rsbeq	r7, r3, r3, ror r2
     570:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     574:	30316632 	eorscc	r6, r1, r2, lsr r6
     578:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     57c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     580:	44000063 	strmi	r0, [r0], #-99
     584:	632e4c58 	teqvs	lr, #22528	; 0x5800
     588:	00000100 	andeq	r0, r0, r0, lsl #2
     58c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     590:	30316632 	eorscc	r6, r1, r2, lsr r6
     594:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     598:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     59c:	00000200 	andeq	r0, r0, r0, lsl #4
     5a0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5a4:	30316632 	eorscc	r6, r1, r2, lsr r6
     5a8:	616d5f78 	smcvs	54776
     5ac:	00682e70 	rsbeq	r2, r8, r0, ror lr
     5b0:	73000002 	movwvc	r0, #2	; 0x2
     5b4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     5b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5bc:	6173755f 	cmnvs	r3, pc, asr r5
     5c0:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     5c4:	00000200 	andeq	r0, r0, r0, lsl #4
     5c8:	02050000 	andeq	r0, r5, #0	; 0x0
     5cc:	08003800 	stmdaeq	r0, {fp, ip, sp}
     5d0:	0101b803 	tsteq	r1, r3, lsl #16
     5d4:	283f242e 	ldmdacs	pc!, {r1, r2, r3, r5, sl, sp}
     5d8:	4b207903 	blmi	81e9ec <__Stack_Size+0x81e5ec>
     5dc:	1d322f2f 	ldcne	15, cr2, [r2, #-188]!
     5e0:	4d3e2f4d 	ldcmi	15, cr2, [lr, #-308]!
     5e4:	2e6b036a 	cdpcs	3, 6, cr0, cr11, cr10, {3}
     5e8:	30201503 	eorcc	r1, r0, r3, lsl #10
     5ec:	587ed403 	ldmdapl	lr!, {r0, r1, sl, ip, lr, pc}^
     5f0:	83032f2f 	movwhi	r2, #16175	; 0x3f2f
     5f4:	1f212e01 	svcne	0x00212e01
     5f8:	3e835a21 	fdivscc	s10, s6, s3
     5fc:	907fb103 	rsbsls	fp, pc, r3, lsl #2
     600:	41221e22 	teqmi	r2, r2, lsr #28
     604:	6a4b4e1c 	bvs	12d3e7c <__Stack_Size+0x12d3a7c>
     608:	155f4c4b 	ldrbne	r4, [pc, #-3147]	; fffff9c5 <SCS_BASE+0x1fff19c5>
     60c:	4b22232b 	blmi	8892c0 <__Stack_Size+0x888ec0>
     610:	03313024 	teqeq	r1, #36	; 0x24
     614:	03262079 	teqeq	r6, #121	; 0x79
     618:	0f032072 	svceq	0x00032072
     61c:	565a2520 	ldrbpl	r2, [sl], -r0, lsr #10
     620:	3f1d506b 	svccc	0x001d506b
     624:	03335632 	teqeq	r3, #52428800	; 0x3200000
     628:	86033c0a 	strhi	r3, [r3], -sl, lsl #24
     62c:	6723667f 	undefined
     630:	26294434 	undefined
     634:	6d03301e 	stcvs	0, cr3, [r3, #-120]
     638:	0334272e 	teqeq	r4, #12058624	; 0xb80000
     63c:	565a2e0a 	ldrbpl	r2, [sl], -sl, lsl #28
     640:	311d425d 	tstcc	sp, sp, asr r2
     644:	30415632 	subcc	r5, r1, r2, lsr r6
     648:	07024f1e 	smladeq	r2, lr, pc, r4
     64c:	aa010100 	bge	40a54 <__Stack_Size+0x40654>
     650:	02000000 	andeq	r0, r0, #0	; 0x0
     654:	00005300 	andeq	r5, r0, r0, lsl #6
     658:	fb010200 	blx	40e62 <__Stack_Size+0x40a62>
     65c:	01000d0e 	tsteq	r0, lr, lsl #26
     660:	00010101 	andeq	r0, r1, r1, lsl #2
     664:	00010000 	andeq	r0, r1, r0
     668:	50410100 	subpl	r0, r1, r0, lsl #2
     66c:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     670:	74730063 	ldrbtvc	r0, [r3], #-99
     674:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     678:	5f783031 	svcpl	0x00783031
     67c:	2f62696c 	svccs	0x0062696c
     680:	00636e69 	rsbeq	r6, r3, r9, ror #28
     684:	746f4d00 	strbtvc	r4, [pc], #3328	; 68c <__Stack_Size+0x28c>
     688:	6f43726f 	svcvs	0x0043726f
     68c:	6f72746e 	svcvs	0x0072746e
     690:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     694:	73000001 	movwvc	r0, #1	; 0x1
     698:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     69c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6a0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     6a4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	ec020500 	cfstr32	mvfx0, [r2], {0}
     6b0:	03080039 	movweq	r0, #32825	; 0x8039
     6b4:	160100db 	undefined
     6b8:	282e6e03 	stmdacs	lr!, {r0, r1, r9, sl, fp, sp, lr}
     6bc:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     6c0:	44207803 	strtmi	r7, [r0], #-2051
     6c4:	67037667 	strvs	r7, [r3, -r7, ror #12]
     6c8:	1e227a3c 	mcrne	10, 1, r7, cr2, cr12, {1}
     6cc:	77032f22 	strvc	r2, [r3, -r2, lsr #30]
     6d0:	2009033c 	andcs	r0, r9, ip, lsr r3
     6d4:	035a2f1f 	cmpeq	sl, #124	; 0x7c
     6d8:	6e204a66 	fnmulsvs	s8, s0, s13
     6dc:	2d221f21 	stccs	15, cr1, [r2, #-132]!
     6e0:	5a2f1f2f 	bpl	bc83a4 <__Stack_Size+0xbc7fa4>
     6e4:	204a6503 	subcs	r6, sl, r3, lsl #10
     6e8:	211f2f6e 	tstcs	pc, lr, ror #30
     6ec:	03594b21 	cmpeq	r9, #33792	; 0x8400
     6f0:	03343c69 	teqeq	r4, #26880	; 0x6900
     6f4:	76262e7a 	undefined
     6f8:	01000202 	tsteq	r0, r2, lsl #4
     6fc:	0000f801 	andeq	pc, r0, r1, lsl #16
     700:	70000200 	andvc	r0, r0, r0, lsl #4
     704:	02000000 	andeq	r0, r0, #0	; 0x0
     708:	0d0efb01 	vstreq	d15, [lr, #-4]
     70c:	01010100 	tsteq	r1, r0, lsl #2
     710:	00000001 	andeq	r0, r0, r1
     714:	01000001 	tsteq	r0, r1
     718:	2f505041 	svccs	0x00505041
     71c:	00637273 	rsbeq	r7, r3, r3, ror r2
     720:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     724:	30316632 	eorscc	r6, r1, r2, lsr r6
     728:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     72c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     730:	41000063 	tstmi	r0, r3, rrx
     734:	632e4344 	teqvs	lr, #268435457	; 0x10000001
     738:	00000100 	andeq	r0, r0, r0, lsl #2
     73c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     740:	30316632 	eorscc	r6, r1, r2, lsr r6
     744:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     748:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     74c:	00000200 	andeq	r0, r0, r0, lsl #4
     750:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     754:	30316632 	eorscc	r6, r1, r2, lsr r6
     758:	616d5f78 	smcvs	54776
     75c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     760:	73000002 	movwvc	r0, #2	; 0x2
     764:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     768:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     76c:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     770:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     774:	00000000 	andeq	r0, r0, r0
     778:	3ad80205 	bcc	ff600f94 <SCS_BASE+0x1f5f2f94>
     77c:	c0030800 	andgt	r0, r3, r0, lsl #16
     780:	50310101 	eorspl	r0, r1, r1, lsl #2
     784:	1e24232b 	cdpne	3, 2, cr2, cr4, cr11, {1}
     788:	20790322 	rsbscs	r0, r9, r2, lsr #6
     78c:	21302f21 	teqcs	r0, r1, lsr #30
     790:	4e6d3130 	mcrmi	1, 3, r3, cr13, cr0, {1}
     794:	5c675d3d 	stclpl	13, cr5, [r7], #-244
     798:	7ea60375 	mcrvc	3, 5, r0, cr6, cr5, {3}
     79c:	3dbe2458 	cfldrscc	mvf2, [lr, #352]!
     7a0:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     7a4:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     7a8:	3d211f3d 	stccc	15, cr1, [r1, #-244]!
     7ac:	4b4c4b43 	blmi	13134c0 <__Stack_Size+0x13130c0>
     7b0:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7b4:	211f3d3e 	tstcs	pc, lr, lsr sp
     7b8:	580a033d 	stmdapl	sl, {r0, r2, r3, r4, r5, r8, r9}
     7bc:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     7c0:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     7c4:	3d211f3d 	stccc	15, cr1, [r1, #-244]!
     7c8:	593c0903 	ldmdbpl	ip!, {r0, r1, r8, fp}
     7cc:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     7d0:	3d3e4d3f 	ldccc	13, cr4, [lr, #-252]!
     7d4:	033d212d 	teqeq	sp, #1073741835	; 0x4000000b
     7d8:	5a594a09 	bpl	1653004 <__Stack_Size+0x1652c04>
     7dc:	3f684c4b 	svccc	0x00684c4b
     7e0:	2d3d3e4d 	ldccs	14, cr3, [sp, #-308]!
     7e4:	0a033d21 	beq	cfc70 <__Stack_Size+0xcf870>
     7e8:	4b5a594a 	blmi	1696d18 <__Stack_Size+0x1696918>
     7ec:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     7f0:	4a10033e 	bmi	4014f0 <__Stack_Size+0x4010f0>
     7f4:	01000d02 	tsteq	r0, r2, lsl #26
     7f8:	00020d01 	andeq	r0, r2, r1, lsl #26
     7fc:	84000200 	strhi	r0, [r0], #-512
     800:	02000000 	andeq	r0, r0, #0	; 0x0
     804:	0d0efb01 	vstreq	d15, [lr, #-4]
     808:	01010100 	tsteq	r1, r0, lsl #2
     80c:	00000001 	andeq	r0, r0, r1
     810:	01000001 	tsteq	r0, r1
     814:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     818:	30316632 	eorscc	r6, r1, r2, lsr r6
     81c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     820:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     824:	74730063 	ldrbtvc	r0, [r3], #-99
     828:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     82c:	5f783031 	svcpl	0x00783031
     830:	2f62696c 	svccs	0x0062696c
     834:	00636e69 	rsbeq	r6, r3, r9, ror #28
     838:	6d747300 	ldclvs	3, cr7, [r4]
     83c:	31663233 	cmncc	r6, r3, lsr r2
     840:	615f7830 	cmpvs	pc, r0, lsr r8
     844:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     848:	00000100 	andeq	r0, r0, r0, lsl #2
     84c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     850:	30316632 	eorscc	r6, r1, r2, lsr r6
     854:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     858:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     85c:	00000200 	andeq	r0, r0, r0, lsl #4
     860:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     864:	30316632 	eorscc	r6, r1, r2, lsr r6
     868:	616d5f78 	smcvs	54776
     86c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     870:	73000002 	movwvc	r0, #2	; 0x2
     874:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     878:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     87c:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     880:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     884:	00000000 	andeq	r0, r0, r0
     888:	3da00205 	sfmcc	f0, 4, [r0, #20]!
     88c:	ae030800 	cdpge	8, 0, cr0, cr3, cr0, {0}
     890:	0f030101 	svceq	0x00030101
     894:	03922601 	orrseq	r2, r2, #1048576	; 0x100000
     898:	7903200b 	stmdbvc	r3, {r0, r1, r3, sp}
     89c:	0385352e 	orreq	r3, r5, #192937984	; 0xb800000
     8a0:	7a03200a 	bvc	c88d0 <__Stack_Size+0xc84d0>
     8a4:	321c2620 	andscc	r2, ip, #33554432	; 0x2000000
     8a8:	0b03213e 	bleq	c8da8 <__Stack_Size+0xc89a8>
     8ac:	2331153c 	teqcs	r1, #251658240	; 0xf000000
     8b0:	2f232323 	svccs	0x00232323
     8b4:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     8b8:	034c4f23 	movteq	r4, #53027	; 0xcf23
     8bc:	2317200d 	tstcs	r7, #13	; 0xd
     8c0:	12034c4f 	andne	r4, r3, #20224	; 0x4f00
     8c4:	01090320 	tsteq	r9, r0, lsr #6
     8c8:	4c4f2322 	mcrrmi	3, 2, r2, pc, cr2
     8cc:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     8d0:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     8d4:	4a0d0319 	bmi	341540 <__Stack_Size+0x341140>
     8d8:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     8dc:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     8e0:	4a0d0319 	bmi	34154c <__Stack_Size+0x34114c>
     8e4:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     8e8:	034c5024 	movteq	r5, #49188	; 0xc024
     8ec:	0319200a 	tsteq	r9, #10	; 0xa
     8f0:	0d034a0d 	fstseq	s8, [r3, #-52]
     8f4:	0109032e 	tsteq	r9, lr, lsr #6
     8f8:	30311d25 	eorscc	r1, r1, r5, lsr #26
     8fc:	200e0321 	andcs	r0, lr, r1, lsr #6
     900:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     904:	03202c03 	teqeq	r0, #768	; 0x300
     908:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     90c:	0a032020 	beq	c8994 <__Stack_Size+0xc8594>
     910:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     914:	242e7803 	strtcs	r7, [lr], #-2051
     918:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     91c:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     920:	23223224 	teqcs	r2, #1073741826	; 0x40000002
     924:	03323e41 	teqeq	r2, #1040	; 0x410
     928:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     92c:	305d3122 	subscc	r3, sp, r2, lsr #2
     930:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     934:	36223224 	strtcc	r3, [r2], -r4, lsr #4
     938:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
     93c:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     940:	2e0d0322 	cdpcs	3, 0, cr0, cr13, cr2, {1}
     944:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     948:	17200a03 	strne	r0, [r0, -r3, lsl #20]!
     94c:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
     950:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
     954:	4f23174a 	svcmi	0x0023174a
     958:	200e034c 	andcs	r0, lr, ip, asr #6
     95c:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     960:	1a202903 	bne	80ad74 <__Stack_Size+0x80a974>
     964:	21223022 	teqcs	r2, r2, lsr #32
     968:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     96c:	034c4f23 	movteq	r4, #53027	; 0xcf23
     970:	2417200e 	ldrcs	r2, [r7], #-14
     974:	0a034c50 	beq	d3abc <__Stack_Size+0xd36bc>
     978:	0d031920 	stceq	9, cr1, [r3, #-128]
     97c:	2e2c034a 	cdpcs	3, 2, cr0, cr12, cr10, {2}
     980:	03010a03 	movweq	r0, #6659	; 0x1a03
     984:	03202076 	teqeq	r0, #118	; 0x76
     988:	3025580a 	eorcc	r5, r5, sl, lsl #16
     98c:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     990:	35223224 	strcc	r3, [r2, #-548]!
     994:	78033222 	stmdavc	r3, {r1, r5, r9, ip, sp}
     998:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     99c:	921e2625 	andsls	r2, lr, #38797312	; 0x2500000
     9a0:	22322a24 	eorscs	r2, r2, #147456	; 0x24000
     9a4:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
     9a8:	25010903 	strcs	r0, [r1, #-2307]
     9ac:	2130311d 	teqcs	r0, sp, lsl r1
     9b0:	27201303 	strcs	r1, [r0, -r3, lsl #6]!
     9b4:	2e100321 	cdpcs	3, 1, cr0, cr0, cr1, {1}
     9b8:	033d2620 	teqeq	sp, #33554432	; 0x2000000
     9bc:	221a3c1b 	andscs	r3, sl, #6912	; 0x1b00
     9c0:	0321224c 	teqeq	r1, #-1073741820	; 0xc0000004
     9c4:	2219200f 	andscs	r2, r9, #15	; 0xf
     9c8:	2e1f0321 	cdpcs	3, 1, cr0, cr15, cr1, {1}
     9cc:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
     9d0:	200b0321 	andcs	r0, fp, r1, lsr #6
     9d4:	5a5d2316 	bpl	1749634 <__Stack_Size+0x1749234>
     9d8:	1a3c1103 	bne	f04dec <__Stack_Size+0xf049ec>
     9dc:	03580d03 	cmpeq	r8, #192	; 0xc0
     9e0:	3d182011 	ldccc	0, cr2, [r8, #-68]
     9e4:	03200f03 	teqeq	r0, #12	; 0xc
     9e8:	0323010c 	teqeq	r3, #3	; 0x3
     9ec:	0f03ac0d 	svceq	0x0003ac0d
     9f0:	010b032e 	tsteq	fp, lr, lsr #6
     9f4:	768b033d 	undefined
     9f8:	241c2420 	ldrcs	r2, [ip], #-1056
     9fc:	5a94241c 	bpl	fe509a74 <SCS_BASE+0x1e4fba74>
     a00:	5a415a41 	bpl	105730c <__Stack_Size+0x1056f0c>
     a04:	0004025e 	andeq	r0, r4, lr, asr r2
     a08:	021f0101 	andseq	r0, pc, #1073741824	; 0x40000000
     a0c:	00020000 	andeq	r0, r2, r0
     a10:	00000088 	andeq	r0, r0, r8, lsl #1
     a14:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     a18:	0101000d 	tsteq	r1, sp
     a1c:	00000101 	andeq	r0, r0, r1, lsl #2
     a20:	00000100 	andeq	r0, r0, r0, lsl #2
     a24:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     a28:	31663233 	cmncc	r6, r3, lsr r2
     a2c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     a30:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     a34:	73006372 	movwvc	r6, #882	; 0x372
     a38:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a40:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     a44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     a48:	74730000 	ldrbtvc	r0, [r3]
     a4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a50:	5f783031 	svcpl	0x00783031
     a54:	73616c66 	cmnvc	r1, #26112	; 0x6600
     a58:	00632e68 	rsbeq	r2, r3, r8, ror #28
     a5c:	73000001 	movwvc	r0, #1	; 0x1
     a60:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a68:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a6c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a70:	73000002 	movwvc	r0, #2	; 0x2
     a74:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a7c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     a80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a84:	74730000 	ldrbtvc	r0, [r3]
     a88:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a8c:	5f783031 	svcpl	0x00783031
     a90:	73616c66 	cmnvc	r1, #26112	; 0x6600
     a94:	00682e68 	rsbeq	r2, r8, r8, ror #28
     a98:	00000002 	andeq	r0, r0, r2
     a9c:	34020500 	strcc	r0, [r2], #-1280
     aa0:	03080041 	movweq	r0, #32833	; 0x8041
     aa4:	170100d6 	undefined
     aa8:	0d033d59 	stceq	13, cr3, [r3, #-356]
     aac:	3d59174a 	ldclcc	7, cr1, [r9, #-296]
     ab0:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
     ab4:	0b033d59 	bleq	d0020 <__Stack_Size+0xcfc20>
     ab8:	3d3d144a 	cfldrscc	mvf1, [sp, #-296]!
     abc:	14660a03 	strbtne	r0, [r6], #-2563
     ac0:	03f50359 	mvnseq	r0, #1677721601	; 0x64000001
     ac4:	033d143c 	teqeq	sp, #1006632960	; 0x3c000000
     ac8:	2f143c0a 	svccs	0x00143c0a
     acc:	154a0b03 	strbne	r0, [sl, #-2819]
     ad0:	03580903 	cmpeq	r8, #49152	; 0xc000
     ad4:	03153c0a 	tsteq	r5, #2560	; 0xa00
     ad8:	0e03580a 	cdpeq	8, 0, cr5, cr3, cr10, {0}
     adc:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
     ae0:	3c10035a 	ldccc	3, cr0, [r0], {90}
     ae4:	0b033018 	bleq	ccb4c <__Stack_Size+0xcc74c>
     ae8:	660b0358 	undefined
     aec:	173c0f03 	ldrne	r0, [ip, -r3, lsl #30]!
     af0:	4a0b032f 	bmi	2c17b4 <__Stack_Size+0x2c13b4>
     af4:	036c7a15 	cmneq	ip, #86016	; 0x15000
     af8:	0c03660c 	stceq	6, cr6, [r3], {12}
     afc:	205c033c 	subscs	r0, ip, ip, lsr r3
     b00:	03202403 	teqeq	r0, #50331648	; 0x3000000
     b04:	2403205c 	strcs	r2, [r3], #-92
     b08:	205c0320 	subscs	r0, ip, r0, lsr #6
     b0c:	38036c5e 	stmdacc	r3, {r1, r2, r3, r4, r6, sl, fp, sp, lr}
     b10:	ba032274 	blt	c94e8 <__Stack_Size+0xc90e8>
     b14:	6c6c907f 	stclvs	0, cr9, [ip], #-508
     b18:	03662303 	cmneq	r6, #201326592	; 0xc000000
     b1c:	c4032e51 	strgt	r2, [r3], #-3665
     b20:	03222000 	teqeq	r2, #0	; 0x0
     b24:	43a52e65 	undefined instruction 0x43a52e65
     b28:	4a7def03 	bmi	1f7c73c <__Stack_Size+0x1f7c33c>
     b2c:	03200903 	teqeq	r0, #49152	; 0xc000
     b30:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     b34:	76032120 	strvc	r2, [r3], -r0, lsr #2
     b38:	200a032e 	andcs	r0, sl, lr, lsr #6
     b3c:	20730323 	rsbscs	r0, r3, r3, lsr #6
     b40:	302e0d03 	eorcc	r0, lr, r3, lsl #26
     b44:	3e1e2231 	mrccc	2, 0, r2, cr14, cr1, {1}
     b48:	6b233e77 	blvs	8d052c <__Stack_Size+0x8d012c>
     b4c:	827f8e03 	rsbshi	r8, pc, #48	; 0x30
     b50:	35314c42 	ldrcc	r4, [r1, #-3138]!
     b54:	212e7903 	teqcs	lr, r3, lsl #18
     b58:	3d1c243e 	cfldrscc	mvf2, [ip, #-248]
     b5c:	6931304d 	ldmdbvs	r1!, {r0, r2, r3, r6, ip, sp}
     b60:	4e4e224c 	cdpmi	2, 4, cr2, cr14, cr12, {2}
     b64:	2387314c 	orrcs	r3, r7, #19	; 0x13
     b68:	7ef8036c 	cdpvc	3, 15, cr0, cr8, cr12, {3}
     b6c:	0f032082 	svceq	0x00032082
     b70:	03313e20 	teqeq	r1, #512	; 0x200
     b74:	0c032e74 	stceq	14, cr2, [r3], {116}
     b78:	033d212e 	teqeq	sp, #-2147483637	; 0x8000000b
     b7c:	0d032073 	stceq	0, cr2, [r3, #-460]
     b80:	221e3020 	andscs	r3, lr, #32	; 0x20
     b84:	231d2322 	tstcs	sp, #-2013265920	; 0x88000000
     b88:	032e6d03 	teqeq	lr, #192	; 0xc0
     b8c:	23a03c15 	movcs	r3, #5376	; 0x1500
     b90:	6703231d 	smladvs	r3, sp, r3, r2
     b94:	3c1c032e 	ldccc	3, cr0, [ip], {46}
     b98:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
     b9c:	032e6003 	teqeq	lr, #3	; 0x3
     ba0:	23a02023 	movcs	r2, #35	; 0x23
     ba4:	2331231d 	teqcs	r1, #1946157056	; 0x74000000
     ba8:	7f900387 	svcvc	0x00900387
     bac:	03262082 	teqeq	r6, #130	; 0x82
     bb0:	3026207a 	eorcc	r2, r6, sl, ror r0
     bb4:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     bb8:	4b3f2120 	blmi	fc9040 <__Stack_Size+0xfc8c40>
     bbc:	6b233023 	blvs	8ccc50 <__Stack_Size+0x8cc850>
     bc0:	587fbb03 	ldmdapl	pc!, {r0, r1, r8, r9, fp, ip, sp, pc}^
     bc4:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     bc8:	31302720 	teqcc	r0, r0, lsr #14
     bcc:	224c1c24 	subcs	r1, ip, #9216	; 0x2400
     bd0:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     bd4:	204a7fab 	subcs	r7, sl, fp, lsr #31
     bd8:	20790327 	rsbscs	r0, r9, r7, lsr #6
     bdc:	25323027 	ldrcs	r3, [r2, #-39]!
     be0:	30314c1b 	eorscc	r4, r1, fp, lsl ip
     be4:	0a033132 	beq	cd0b4 <__Stack_Size+0xcccb4>
     be8:	036c233c 	cmneq	ip, #-268435456	; 0xf0000000
     bec:	244a7f93 	strbcs	r7, [sl], #-3987
     bf0:	0336314c 	teqeq	r6, #19	; 0x13
     bf4:	3f212e78 	svccc	0x00212e78
     bf8:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     bfc:	23693130 	cmncs	r9, #12	; 0xc
     c00:	1d233f2b 	stcne	15, cr3, [r3, #-172]!
     c04:	2e0a0323 	cdpcs	3, 0, cr0, cr10, cr3, {1}
     c08:	ab036c23 	blge	dbc9c <__Stack_Size+0xdb89c>
     c0c:	4c24827f 	sfmmi	f0, 1, [r4], #-508
     c10:	2b234b31 	blcs	8d38dc <__Stack_Size+0x8d34dc>
     c14:	6b233e3f 	blvs	8d0518 <__Stack_Size+0x8d0118>
     c18:	433c4203 	teqmi	ip, #805306368	; 0x30000000
     c1c:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
     c20:	213d1b25 	teqcs	sp, r5, lsr #22
     c24:	6b23304d 	blvs	8ccd60 <__Stack_Size+0x8cc960>
     c28:	01000502 	tsteq	r0, r2, lsl #10
     c2c:	00017401 	andeq	r7, r1, r1, lsl #8
     c30:	86000200 	strhi	r0, [r0], -r0, lsl #4
     c34:	02000000 	andeq	r0, r0, #0	; 0x0
     c38:	0d0efb01 	vstreq	d15, [lr, #-4]
     c3c:	01010100 	tsteq	r1, r0, lsl #2
     c40:	00000001 	andeq	r0, r0, r1
     c44:	01000001 	tsteq	r0, r1
     c48:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c4c:	30316632 	eorscc	r6, r1, r2, lsr r6
     c50:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     c58:	74730063 	ldrbtvc	r0, [r3], #-99
     c5c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c60:	5f783031 	svcpl	0x00783031
     c64:	2f62696c 	svccs	0x0062696c
     c68:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c6c:	6d747300 	ldclvs	3, cr7, [r4]
     c70:	31663233 	cmncc	r6, r3, lsr r2
     c74:	675f7830 	smmlarvs	pc, r0, r8, r7
     c78:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     c7c:	00010063 	andeq	r0, r1, r3, rrx
     c80:	6d747300 	ldclvs	3, cr7, [r4]
     c84:	31663233 	cmncc	r6, r3, lsr r2
     c88:	745f7830 	ldrbvc	r7, [pc], #2096	; c90 <__Stack_Size+0x890>
     c8c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c90:	00020068 	andeq	r0, r2, r8, rrx
     c94:	6d747300 	ldclvs	3, cr7, [r4]
     c98:	31663233 	cmncc	r6, r3, lsr r2
     c9c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     ca0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     ca4:	00000200 	andeq	r0, r0, r0, lsl #4
     ca8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cac:	30316632 	eorscc	r6, r1, r2, lsr r6
     cb0:	70675f78 	rsbvc	r5, r7, r8, ror pc
     cb4:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     cb8:	00000200 	andeq	r0, r0, r0, lsl #4
     cbc:	02050000 	andeq	r0, r5, #0	; 0x0
     cc0:	0800465c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, lr}
     cc4:	0100fc03 	tstpeq	r0, r3, lsl #24
     cc8:	03200a03 	teqeq	r0, #12288	; 0x3000
     ccc:	7603200c 	strvc	r2, [r3], -ip
     cd0:	79033320 	stmdbvc	r3, {r5, r8, r9, ip, sp}
     cd4:	0333352e 	teqeq	r3, #192937984	; 0xb800000
     cd8:	16032e6a 	strne	r2, [r3], -sl, ror #28
     cdc:	3e322220 	cdpcc	2, 3, cr2, cr2, cr0, {1}
     ce0:	31213230 	teqcc	r1, r0, lsr r2
     ce4:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     ce8:	3a28207a 	bcc	a08ed8 <__Stack_Size+0xa08ad8>
     cec:	66032227 	strvs	r2, [r3], -r7, lsr #4
     cf0:	3c1f033c 	ldccc	3, cr0, [pc], {60}
     cf4:	5a313025 	bpl	c4cd90 <__Stack_Size+0xc4c990>
     cf8:	3121322f 	teqcc	r1, pc, lsr #4
     cfc:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     d00:	3a28207a 	bcc	a08ef0 <__Stack_Size+0xa08af0>
     d04:	69032225 	stmdbvs	r3, {r0, r2, r5, r9, sp}
     d08:	3c1b033c 	ldccc	3, cr0, [fp], {60}
     d0c:	3c0b0322 	stccc	3, cr0, [fp], {34}
     d10:	2f2f3d14 	svccs	0x002f3d14
     d14:	19200c03 	stmdbne	r0!, {r0, r1, sl, fp}
     d18:	03580903 	cmpeq	r8, #49152	; 0xc000
     d1c:	2f16200a 	svccs	0x0016200a
     d20:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
     d24:	03580903 	cmpeq	r8, #49152	; 0xc000
     d28:	2f16200a 	svccs	0x0016200a
     d2c:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     d30:	200d0321 	andcs	r0, sp, r1, lsr #6
     d34:	10032117 	andne	r2, r3, r7, lsl r1
     d38:	32221820 	eorcc	r1, r2, #2097152	; 0x200000
     d3c:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
     d40:	0d032116 	stfeqs	f2, [r3, #-88]
     d44:	22301920 	eorscs	r1, r0, #524288	; 0x80000
     d48:	21222222 	teqcs	r2, r2, lsr #4
     d4c:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
     d50:	2d312c30 	ldccs	12, cr2, [r1, #-192]!
     d54:	032f2230 	teqeq	pc, #3	; 0x3
     d58:	2f163c0b 	svccs	0x00163c0b
     d5c:	034a2603 	movteq	r2, #42499	; 0xa603
     d60:	032c200c 	teqeq	ip, #12	; 0xc
     d64:	23272076 	teqcs	r7, #118	; 0x76
     d68:	23332922 	teqcs	r3, #557056	; 0x88000
     d6c:	3f4c2f1f 	svccc	0x004c2f1f
     d70:	2231676b 	eorscs	r6, r1, #28049408	; 0x1ac0000
     d74:	0f032f5b 	svceq	0x00032f5b
     d78:	2f3e274a 	svccs	0x003e274a
     d7c:	03599f1f 	cmpeq	r9, #124	; 0x7c
     d80:	214a7ca7 	smlaltbcs	r7, sl, r7, ip
     d84:	4b2f212d 	blmi	bc9240 <__Stack_Size+0xbc8e40>
     d88:	242e4503 	strtcs	r4, [lr], #-1283
     d8c:	241c241c 	ldrcs	r2, [ip], #-1052
     d90:	324ba108 	subcc	sl, fp, #2	; 0x2
     d94:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     d98:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     d9c:	5e59324b 	cdppl	2, 5, cr3, cr9, cr11, {2}
     da0:	01000602 	tsteq	r0, r2, lsl #12
     da4:	0001a601 	andeq	sl, r1, r1, lsl #12
     da8:	86000200 	strhi	r0, [r0], -r0, lsl #4
     dac:	02000000 	andeq	r0, r0, #0	; 0x0
     db0:	0d0efb01 	vstreq	d15, [lr, #-4]
     db4:	01010100 	tsteq	r1, r0, lsl #2
     db8:	00000001 	andeq	r0, r0, r1
     dbc:	01000001 	tsteq	r0, r1
     dc0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     dc4:	30316632 	eorscc	r6, r1, r2, lsr r6
     dc8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     dcc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     dd0:	74730063 	ldrbtvc	r0, [r3], #-99
     dd4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     dd8:	5f783031 	svcpl	0x00783031
     ddc:	2f62696c 	svccs	0x0062696c
     de0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     de4:	6d747300 	ldclvs	3, cr7, [r4]
     de8:	31663233 	cmncc	r6, r3, lsr r2
     dec:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     df0:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     df4:	00010063 	andeq	r0, r1, r3, rrx
     df8:	6d747300 	ldclvs	3, cr7, [r4]
     dfc:	31663233 	cmncc	r6, r3, lsr r2
     e00:	745f7830 	ldrbvc	r7, [pc], #2096	; e08 <__Stack_Size+0xa08>
     e04:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     e08:	00020068 	andeq	r0, r2, r8, rrx
     e0c:	6d747300 	ldclvs	3, cr7, [r4]
     e10:	31663233 	cmncc	r6, r3, lsr r2
     e14:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     e18:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     e1c:	00000200 	andeq	r0, r0, r0, lsl #4
     e20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e24:	30316632 	eorscc	r6, r1, r2, lsr r6
     e28:	766e5f78 	uqsub16vc	r5, lr, r8
     e2c:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     e30:	00000200 	andeq	r0, r0, r0, lsl #4
     e34:	02050000 	andeq	r0, r5, #0	; 0x0
     e38:	080048e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, lr}
     e3c:	15012403 	strne	r2, [r1, #-1027]
     e40:	03352d3d 	teqeq	r5, #3904	; 0xf40
     e44:	2f2f207a 	svccs	0x002f207a
     e48:	2c241c32 	stccs	12, cr1, [r4], #-200
     e4c:	03242c30 	teqeq	r4, #12288	; 0x3000
     e50:	3e153c0b 	cdpcc	12, 1, cr3, cr5, cr11, {0}
     e54:	212f211e 	teqcs	pc, lr, lsl r1
     e58:	213e2321 	teqcs	lr, r1, lsr #6
     e5c:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
     e60:	67176616 	undefined
     e64:	034a0d03 	movteq	r0, #44291	; 0xad03
     e68:	243f200a 	ldrtcs	r2, [pc], #10	; e70 <__Stack_Size+0xa70>
     e6c:	200a031c 	andcs	r0, sl, ip, lsl r3
     e70:	5c207603 	stcpl	6, cr7, [r0], #-12
     e74:	312b3f3d 	teqcc	fp, sp, lsr pc
     e78:	222b241f 	eorcs	r2, fp, #520093696	; 0x1f000000
     e7c:	22301e6a 	eorscs	r1, r0, #1696	; 0x6a0
     e80:	03938831 	orrseq	r8, r3, #3211264	; 0x310000
     e84:	2f14580b 	svccs	0x0014580b
     e88:	03212121 	teqeq	r1, #1073741832	; 0x40000008
     e8c:	132000d7 	teqne	r0, #215	; 0xd7
     e90:	660b0367 	strvs	r0, [fp], -r7, ror #6
     e94:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
     e98:	4a0a039e 	bmi	281d18 <__Stack_Size+0x281918>
     e9c:	0a032f16 	beq	ccafc <__Stack_Size+0xcc6fc>
     ea0:	0391164a 	orrseq	r1, r1, #77594624	; 0x4a00000
     ea4:	4b133c0b 	blmi	4cfed8 <__Stack_Size+0x4cfad8>
     ea8:	194a0b03 	stmdbne	sl, {r0, r1, r8, r9, fp}^
     eac:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     eb0:	134a0b03 	movtne	r0, #43779	; 0xab03
     eb4:	4a10032f 	bmi	401b78 <__Stack_Size+0x401778>
     eb8:	0a037517 	beq	de31c <__Stack_Size+0xddf1c>
     ebc:	033d133c 	teqeq	sp, #-268435456	; 0xf0000000
     ec0:	3d13580a 	ldccc	8, cr5, [r3, #-40]
     ec4:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
     ec8:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     ecc:	5a193c11 	bpl	64ff18 <__Stack_Size+0x64fb18>
     ed0:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     ed4:	09034a18 	stmdbeq	r3, {r3, r4, r9, fp, lr}
     ed8:	694b7820 	stmdbvs	fp, {r5, fp, ip, sp, lr}^
     edc:	79033f31 	stmdbvc	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp}
     ee0:	7a03282e 	bvc	cafa0 <__Stack_Size+0xcaba0>
     ee4:	59752520 	ldmdbpl	r5!, {r5, r8, sl, sp}^
     ee8:	194a1003 	stmdbne	sl, {r0, r1, ip}^
     eec:	0b034c23 	bleq	d3f80 <__Stack_Size+0xd3b80>
     ef0:	3c0f0382 	stccc	3, cr0, [pc], {130}
     ef4:	83010903 	movwhi	r0, #6403	; 0x1903
     ef8:	034a0e03 	movteq	r0, #44547	; 0xae03
     efc:	03910109 	orrseq	r0, r1, #1073741826	; 0x40000002
     f00:	0a033c14 	beq	cff58 <__Stack_Size+0xcfb58>
     f04:	0b035a01 	bleq	d7710 <__Stack_Size+0xd7310>
     f08:	3c110382 	ldccc	3, cr0, [r1], {130}
     f0c:	3e3e2319 	mrccc	3, 1, r2, cr14, cr9, {0}
     f10:	58780330 	ldmdapl	r8!, {r4, r5, r8, r9}^
     f14:	20780328 	rsbscs	r0, r8, r8, lsr #6
     f18:	40224b36 	eormi	r4, r2, r6, lsr fp
     f1c:	0f033141 	svceq	0x00033141
     f20:	0109033c 	tsteq	r9, ip, lsr r3
     f24:	241c3230 	ldrcs	r3, [ip], #-560
     f28:	7c8d0323 	stcvc	3, cr0, [sp], {35}
     f2c:	032f2f3c 	teqeq	pc, #240	; 0xf0
     f30:	1c242e6f 	stcne	14, cr2, [r4], #-444
     f34:	6d032f24 	stcvs	15, cr2, [r3, #-144]
     f38:	032f2f3c 	teqeq	pc, #240	; 0xf0
     f3c:	2f2f2e72 	svccs	0x002f2e72
     f40:	2f2e7203 	svccs	0x002e7203
     f44:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
     f48:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     f4c:	d2010100 	andle	r0, r1, #0	; 0x0
     f50:	02000000 	andeq	r0, r0, #0	; 0x0
     f54:	00007100 	andeq	r7, r0, r0, lsl #2
     f58:	fb010200 	blx	41762 <__Stack_Size+0x41362>
     f5c:	01000d0e 	tsteq	r0, lr, lsl #26
     f60:	00010101 	andeq	r0, r1, r1, lsl #2
     f64:	00010000 	andeq	r0, r1, r0
     f68:	74730100 	ldrbtvc	r0, [r3], #-256
     f6c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f70:	5f783031 	svcpl	0x00783031
     f74:	2f62696c 	svccs	0x0062696c
     f78:	00637273 	rsbeq	r7, r3, r3, ror r2
     f7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f80:	30316632 	eorscc	r6, r1, r2, lsr r6
     f84:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f88:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f8c:	73000063 	movwvc	r0, #99	; 0x63
     f90:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f94:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f98:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     f9c:	0100632e 	tsteq	r0, lr, lsr #6
     fa0:	74730000 	ldrbtvc	r0, [r3]
     fa4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fa8:	5f783031 	svcpl	0x00783031
     fac:	65707974 	ldrbvs	r7, [r0, #-2420]!
     fb0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fb4:	74730000 	ldrbtvc	r0, [r3]
     fb8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fbc:	5f783031 	svcpl	0x00783031
     fc0:	2e70616d 	rpwcssz	f6, f0, #5.0
     fc4:	00020068 	andeq	r0, r2, r8, rrx
     fc8:	05000000 	streq	r0, [r0]
     fcc:	004c6802 	subeq	r6, ip, r2, lsl #16
     fd0:	00d10308 	sbcseq	r0, r1, r8, lsl #6
     fd4:	032f1601 	teqeq	pc, #1048576	; 0x100000
     fd8:	2f164a0b 	svccs	0x00164a0b
     fdc:	184a1403 	stmdane	sl, {r0, r1, sl, ip}^
     fe0:	21233131 	teqcs	r3, r1, lsr r1
     fe4:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
     fe8:	00d8032f 	sbcseq	r0, r8, pc, lsr #6
     fec:	0b03184a 	bleq	c711c <__Stack_Size+0xc6d1c>
     ff0:	4a0d0366 	bmi	341d90 <__Stack_Size+0x341990>
     ff4:	43035916 	movwmi	r5, #14614	; 0x3916
     ff8:	221e143c 	andscs	r1, lr, #1006632960	; 0x3c000000
     ffc:	4d3f221e 	lfmmi	f2, 4, [pc, #-120]!
    1000:	49032f93 	stmdbmi	r3, {r0, r1, r4, r7, r8, r9, sl, fp, sp}
    1004:	78031a4a 	stmdavc	r3, {r1, r3, r6, r9, fp, ip}
    1008:	78032820 	stmdavc	r3, {r5, fp, sp}
    100c:	200b0320 	andcs	r0, fp, r0, lsr #6
    1010:	69232331 	stmdbvs	r3!, {r0, r4, r5, r8, r9, sp}
    1014:	41233f1d 	teqmi	r3, sp, lsl pc
    1018:	7ef50330 	mrcvc	3, 7, r0, cr5, cr0, {1}
    101c:	4b67214a 	blmi	19c954c <__Stack_Size+0x19c914c>
    1020:	01000102 	tsteq	r0, r2, lsl #2
    1024:	0001b401 	andeq	fp, r1, r1, lsl #8
    1028:	84000200 	strhi	r0, [r0], #-512
    102c:	02000000 	andeq	r0, r0, #0	; 0x0
    1030:	0d0efb01 	vstreq	d15, [lr, #-4]
    1034:	01010100 	tsteq	r1, r0, lsl #2
    1038:	00000001 	andeq	r0, r0, r1
    103c:	01000001 	tsteq	r0, r1
    1040:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1044:	30316632 	eorscc	r6, r1, r2, lsr r6
    1048:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    104c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1050:	74730063 	ldrbtvc	r0, [r3], #-99
    1054:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1058:	5f783031 	svcpl	0x00783031
    105c:	2f62696c 	svccs	0x0062696c
    1060:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1064:	6d747300 	ldclvs	3, cr7, [r4]
    1068:	31663233 	cmncc	r6, r3, lsr r2
    106c:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1070:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1074:	00000100 	andeq	r0, r0, r0, lsl #2
    1078:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    107c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1080:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1084:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1088:	00000200 	andeq	r0, r0, r0, lsl #4
    108c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1090:	30316632 	eorscc	r6, r1, r2, lsr r6
    1094:	616d5f78 	smcvs	54776
    1098:	00682e70 	rsbeq	r2, r8, r0, ror lr
    109c:	73000002 	movwvc	r0, #2	; 0x2
    10a0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10a8:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    10ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	4d480205 	sfmmi	f0, 2, [r8, #-20]
    10b8:	fc030800 	stc2	8, cr0, [r3], {0}
    10bc:	5b140100 	blpl	5014c4 <__Stack_Size+0x5010c4>
    10c0:	4d4d695b 	stclmi	9, cr6, [sp, #-364]
    10c4:	6611032f 	ldrvs	r0, [r1], -pc, lsr #6
    10c8:	7a032618 	bvc	ca930 <__Stack_Size+0xca530>
    10cc:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    10d0:	0c035041 	stceq	0, cr5, [r3], {65}
    10d4:	a303213c 	movwge	r2, #12604	; 0x313c
    10d8:	dd032006 	stcle	0, cr2, [r3, #-24]
    10dc:	a3032079 	movwge	r2, #12409	; 0x3079
    10e0:	e5032006 	str	r2, [r3, #-6]
    10e4:	2d2f2079 	stccs	0, cr2, [pc, #-484]!
    10e8:	069a0321 	ldreq	r0, [sl], r1, lsr #6
    10ec:	79f30358 	ldmibvc	r3!, {r3, r4, r6, r8, r9}^
    10f0:	4a0c0358 	bmi	301e58 <__Stack_Size+0x301a58>
    10f4:	31313118 	teqcc	r1, r8, lsl r1
    10f8:	3c0d0321 	stccc	3, cr0, [sp], {33}
    10fc:	14032f16 	strne	r2, [r3], #-3862
    1100:	4d34194a 	ldcmi	9, cr1, [r4, #-296]!
    1104:	3c0c0321 	stccc	3, cr0, [ip], {33}
    1108:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    110c:	3131184a 	teqcc	r1, sl, asr #16
    1110:	0e032123 	adfeqsp	f2, f3, f3
    1114:	034b134a 	movteq	r1, #45898	; 0xb34a
    1118:	31184a15 	tstcc	r8, r5, lsl sl
    111c:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1120:	31184a11 	tstcc	r8, r1, lsl sl
    1124:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1128:	31184a11 	tstcc	r8, r1, lsl sl
    112c:	03213131 	teqeq	r1, #1073741836	; 0x4000000c
    1130:	23173c13 	tstcs	r7, #4864	; 0x1300
    1134:	10035a5d 	andne	r5, r3, sp, asr sl
    1138:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    113c:	31184a10 	tstcc	r8, r0, lsl sl
    1140:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1144:	34184a0f 	ldrcc	r4, [r8], #-2575
    1148:	23207a03 	teqcs	r0, #12288	; 0x3000
    114c:	09032a27 	stmdbeq	r3, {r0, r1, r2, r5, r9, fp, sp}
    1150:	0c03343c 	cfstrseq	mvf3, [r3], {60}
    1154:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    1158:	4b174a11 	blmi	5d39a4 <__Stack_Size+0x5d35a4>
    115c:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    1160:	4a0b032f 	bmi	2c1e24 <__Stack_Size+0x2c1a24>
    1164:	22241c16 	eorcs	r1, r4, #5632	; 0x1600
    1168:	21660c03 	cmncs	r6, r3, lsl #24
    116c:	3a30224c 	bcc	c09aa4 <__Stack_Size+0xc096a4>
    1170:	7a786927 	bvc	1e1b614 <__Stack_Size+0x1e1b214>
    1174:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1178:	331b2534 	tstcc	fp, #218103808	; 0xd000000
    117c:	41694177 	smcmi	37911
    1180:	20780336 	rsbscs	r0, r8, r6, lsr r3
    1184:	0367413f 	cmneq	r7, #-1073741809	; 0xc000000f
    1188:	22179015 	andscs	r9, r7, #21	; 0x15
    118c:	14035a5c 	strne	r5, [r3], #-2652
    1190:	5c22173c 	stcpl	7, cr1, [r2], #-240
    1194:	3c15035a 	ldccc	3, cr0, [r5], {90}
    1198:	5a5c2217 	bpl	17099fc <__Stack_Size+0x17095fc>
    119c:	173c1303 	ldrne	r1, [ip, -r3, lsl #6]!
    11a0:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    11a4:	22173c14 	andscs	r3, r7, #5120	; 0x1400
    11a8:	0b035a5c 	bleq	d7b20 <__Stack_Size+0xd7720>
    11ac:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    11b0:	2f164a0b 	svccs	0x00164a0b
    11b4:	174a1003 	strbne	r1, [sl, -r3]
    11b8:	4a16032f 	bmi	581e7c <__Stack_Size+0x581a7c>
    11bc:	22010903 	andcs	r0, r1, #49152	; 0xc000
    11c0:	94309230 	ldrtls	r9, [r0], #-560
    11c4:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    11c8:	59143c0d 	ldmdbpl	r4, {r0, r2, r3, sl, fp, ip, sp}
    11cc:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
    11d0:	03660b03 	cmneq	r6, #3072	; 0xc00
    11d4:	2f184a11 	svccs	0x00184a11
    11d8:	01000402 	tsteq	r0, r2, lsl #8
    11dc:	0000b901 	andeq	fp, r0, r1, lsl #18
    11e0:	75000200 	strvc	r0, [r0, #-512]
    11e4:	02000000 	andeq	r0, r0, #0	; 0x0
    11e8:	0d0efb01 	vstreq	d15, [lr, #-4]
    11ec:	01010100 	tsteq	r1, r0, lsl #2
    11f0:	00000001 	andeq	r0, r0, r1
    11f4:	01000001 	tsteq	r0, r1
    11f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1200:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1204:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1208:	74730063 	ldrbtvc	r0, [r3], #-99
    120c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1210:	5f783031 	svcpl	0x00783031
    1214:	2f62696c 	svccs	0x0062696c
    1218:	00636e69 	rsbeq	r6, r3, r9, ror #28
    121c:	6d747300 	ldclvs	3, cr7, [r4]
    1220:	31663233 	cmncc	r6, r3, lsr r2
    1224:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    1228:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    122c:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    1230:	00000100 	andeq	r0, r0, r0, lsl #2
    1234:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1238:	30316632 	eorscc	r6, r1, r2, lsr r6
    123c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1240:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1244:	00000200 	andeq	r0, r0, r0, lsl #4
    1248:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    124c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1250:	616d5f78 	smcvs	54776
    1254:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1258:	00000002 	andeq	r0, r0, r2
    125c:	ec020500 	cfstr32	mvfx0, [r2], {0}
    1260:	03080050 	movweq	r0, #32848	; 0x8050
    1264:	3016012b 	andscc	r0, r6, fp, lsr #2
    1268:	0b035a4e 	bleq	d7ba8 <__Stack_Size+0xd77a8>
    126c:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    1270:	30164a0e 	andscc	r4, r6, lr, lsl #20
    1274:	3e6a3e4c 	cdpcc	14, 6, cr3, cr10, cr12, {2}
    1278:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    127c:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1280:	2f133c0a 	svccs	0x00133c0a
    1284:	034a0e03 	movteq	r0, #44547	; 0xae03
    1288:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    128c:	200a032e 	andcs	r0, sl, lr, lsr #6
    1290:	0c037822 	stceq	8, cr7, [r3], {34}
    1294:	00040258 	andeq	r0, r4, r8, asr r2
    1298:	05eb0101 	strbeq	r0, [fp, #257]!
    129c:	00020000 	andeq	r0, r2, r0
    12a0:	00000084 	andeq	r0, r0, r4, lsl #1
    12a4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    12a8:	0101000d 	tsteq	r1, sp
    12ac:	00000101 	andeq	r0, r0, r1, lsl #2
    12b0:	00000100 	andeq	r0, r0, r0, lsl #2
    12b4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    12b8:	31663233 	cmncc	r6, r3, lsr r2
    12bc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    12c0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    12c4:	73006372 	movwvc	r6, #882	; 0x372
    12c8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    12cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    12d0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    12d4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    12d8:	74730000 	ldrbtvc	r0, [r3]
    12dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12e0:	5f783031 	svcpl	0x00783031
    12e4:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    12e8:	00010063 	andeq	r0, r1, r3, rrx
    12ec:	6d747300 	ldclvs	3, cr7, [r4]
    12f0:	31663233 	cmncc	r6, r3, lsr r2
    12f4:	745f7830 	ldrbvc	r7, [pc], #2096	; 12fc <__Stack_Size+0xefc>
    12f8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    12fc:	00020068 	andeq	r0, r2, r8, rrx
    1300:	6d747300 	ldclvs	3, cr7, [r4]
    1304:	31663233 	cmncc	r6, r3, lsr r2
    1308:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    130c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1310:	00000200 	andeq	r0, r0, r0, lsl #4
    1314:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1318:	30316632 	eorscc	r6, r1, r2, lsr r6
    131c:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1320:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    1324:	00000002 	andeq	r0, r0, r2
    1328:	90020500 	andls	r0, r2, r0, lsl #10
    132c:	03080051 	movweq	r0, #32849	; 0x8051
    1330:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    1334:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1338:	5878033d 	ldmdapl	r8!, {r0, r2, r3, r4, r5, r8, r9}^
    133c:	03283f28 	teqeq	r8, #160	; 0xa0
    1340:	03232078 	teqeq	r3, #120	; 0x78
    1344:	0e032072 	mcreq	0, 0, r2, cr3, cr2, {3}
    1348:	a13e2320 	teqge	lr, r0, lsr #6
    134c:	660f033e 	undefined
    1350:	03010a03 	movweq	r0, #6659	; 0x1a03
    1354:	0a032076 	beq	c9534 <__Stack_Size+0xc9134>
    1358:	03235b20 	teqeq	r3, #32768	; 0x8000
    135c:	10032070 	andne	r2, r3, r0, ror r0
    1360:	0c032320 	stceq	3, cr2, [r3], {32}
    1364:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    1368:	2b200c03 	blcs	80437c <__Stack_Size+0x803f7c>
    136c:	1d231d31 	stcne	13, cr1, [r3, #-196]!
    1370:	74033126 	strvc	r3, [r3], #-294
    1374:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
    1378:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    137c:	03202703 	teqeq	r0, #786432	; 0xc0000
    1380:	27034a59 	smlsdcs	r3, r9, sl, r4
    1384:	2b4d2820 	blcs	134b40c <__Stack_Size+0x134b00c>
    1388:	324d233f 	subcc	r2, sp, #-67108864	; 0xfc000000
    138c:	3147352a 	cmpcc	r7, sl, lsr #10
    1390:	2e540331 	mrccs	3, 2, r0, cr4, cr1, {1}
    1394:	202c034d 	eorcs	r0, ip, sp, asr #6
    1398:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    139c:	0a03740f 	beq	de3e0 <__Stack_Size+0xddfe0>
    13a0:	20760301 	rsbscs	r0, r6, r1, lsl #6
    13a4:	5b200a03 	blpl	803bb8 <__Stack_Size+0x8037b8>
    13a8:	200c0323 	andcs	r0, ip, r3, lsr #6
    13ac:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    13b0:	03200903 	teqeq	r0, #49152	; 0xc000
    13b4:	0c032077 	stceq	0, cr2, [r3], {119}
    13b8:	31231d20 	teqcc	r3, r0, lsr #26
    13bc:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    13c0:	0c032074 	stceq	0, cr2, [r3], {116}
    13c4:	59032220 	stmdbpl	r3, {r5, r9, sp}
    13c8:	20270366 	eorcs	r0, r7, r6, ror #6
    13cc:	034a5903 	movteq	r5, #43267	; 0xa903
    13d0:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    13d4:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    13d8:	314d2b5f 	cmpcc	sp, pc, asr fp
    13dc:	5403232b 	strpl	r2, [r3], #-811
    13e0:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    13e4:	2123233c 	teqcs	r3, ip, lsr r3
    13e8:	03740f03 	cmneq	r4, #12	; 0xc
    13ec:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    13f0:	200a0320 	andcs	r0, sl, r0, lsr #6
    13f4:	0c03235b 	stceq	3, cr2, [r3], {91}
    13f8:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    13fc:	20090323 	andcs	r0, r9, r3, lsr #6
    1400:	03207703 	teqeq	r0, #786432	; 0xc0000
    1404:	231d200c 	tstcs	sp, #12	; 0xc
    1408:	3f231d31 	svccc	0x00231d31
    140c:	03207403 	teqeq	r0, #50331648	; 0x3000000
    1410:	0322200c 	teqeq	r2, #12	; 0xc
    1414:	27036659 	smlsdcs	r3, r9, r6, r6
    1418:	4a590320 	bmi	16420a0 <__Stack_Size+0x1641ca0>
    141c:	282e2703 	stmdacs	lr!, {r0, r1, r8, r9, sl, sp}
    1420:	313f2b4d 	teqcc	pc, sp, asr #22
    1424:	4d2b5f4d 	stcmi	15, cr5, [fp, #-308]!
    1428:	03232b31 	teqeq	r3, #50176	; 0xc400
    142c:	034d3c54 	movteq	r3, #56404	; 0xdc54
    1430:	2323202d 	teqcs	r3, #45	; 0x2d
    1434:	740f0321 	strvc	r0, [pc], #801	; 143c <__Stack_Size+0x103c>
    1438:	03010a03 	movweq	r0, #6659	; 0x1a03
    143c:	0a032076 	beq	c961c <__Stack_Size+0xc921c>
    1440:	73035b20 	movwvc	r5, #15136	; 0x3b20
    1444:	200d0320 	andcs	r0, sp, r0, lsr #6
    1448:	20120331 	andscs	r0, r2, r1, lsr r3
    144c:	31206e03 	teqcc	r0, r3, lsl #28
    1450:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1454:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1458:	3026207a 	eorcc	r2, r6, sl, ror r0
    145c:	5903251b 	stmdbpl	r3, {r0, r1, r3, r4, r8, sl, sp}
    1460:	2e270390 	mcrcs	3, 1, r0, cr7, cr0, {4}
    1464:	231d3125 	tstcs	sp, #1073741833	; 0x40000009
    1468:	4d4a6703 	stclmi	7, cr6, [sl, #-12]
    146c:	2017033f 	andscs	r0, r7, pc, lsr r3
    1470:	20660331 	rsbcs	r0, r6, r1, lsr r3
    1474:	231d314d 	tstcs	sp, #1073741843	; 0x40000013
    1478:	213c1703 	teqcs	ip, r3, lsl #14
    147c:	03740f03 	cmneq	r4, #12	; 0xc
    1480:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1484:	09032020 	stmdbeq	r3, {r5, sp}
    1488:	13a0032e 	movne	r0, #-1207959552	; 0xb8000000
    148c:	6ce30320 	stclvs	3, cr0, [r3], #128
    1490:	139d0320 	orrsne	r0, sp, #-2147483648	; 0x80000000
    1494:	6ce30320 	stclvs	3, cr0, [r3], #128
    1498:	139d034a 	orrsne	r0, sp, #671088641	; 0x28000001
    149c:	2421223c 	strtcs	r2, [r1], #-572
    14a0:	1d312b4d 	fldmdbxne	r1!, {d2-d39}
    14a4:	322a2123 	eorcc	r2, sl, #-1073741816	; 0xc0000008
    14a8:	ef032123 	svc	0x00032123
    14ac:	ea03207c 	b	c96a4 <__Stack_Size+0xc92a4>
    14b0:	9603206f 	strls	r2, [r3], -pc, rrx
    14b4:	035b2010 	cmpeq	fp, #16	; 0x10
    14b8:	034a6fe9 	movteq	r6, #45033	; 0xafe9
    14bc:	032e13c4 	teqeq	lr, #268435459	; 0x10000003
    14c0:	03206cbf 	teqeq	r0, #48896	; 0xbf00
    14c4:	032e13c1 	teqeq	lr, #67108867	; 0x4000003
    14c8:	034a6cbf 	movteq	r6, #44223	; 0xacbf
    14cc:	222e13c1 	eorcs	r1, lr, #67108867	; 0x4000003
    14d0:	03422421 	movteq	r2, #9249	; 0x2421
    14d4:	1b262e7a 	blne	98cec4 <__Stack_Size+0x98cac4>
    14d8:	2a251b33 	bcs	9481ac <__Stack_Size+0x947dac>
    14dc:	31241c32 	teqcc	r4, r2, lsr ip
    14e0:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    14e4:	6fd80320 	svcvs	0x00d80320
    14e8:	10a80320 	adcne	r0, r8, r0, lsr #6
    14ec:	d7035b20 	strle	r5, [r3, -r0, lsr #22]
    14f0:	ea03746f 	b	de6b4 <__Stack_Size+0xde2b4>
    14f4:	21686613 	cmncs	r8, r3, lsl r6
    14f8:	242a3225 	strtcs	r3, [sl], #-549
    14fc:	321c241c 	andscc	r2, ip, #469762048	; 0x1c000000
    1500:	241c242a 	ldrcs	r2, [ip], #-1066
    1504:	c8032131 	stmdagt	r3, {r0, r4, r5, r8, sp}
    1508:	c603207c 	undefined
    150c:	ba03206f 	blt	c96d0 <__Stack_Size+0xc92d0>
    1510:	035b2010 	cmpeq	fp, #16	; 0x10
    1514:	684a03d4 	stmdavs	sl, {r2, r4, r6, r7, r8, r9}^
    1518:	2a402521 	bcs	100a9a4 <__Stack_Size+0x100a5a4>
    151c:	1c321c24 	ldcne	12, cr1, [r2], #-144
    1520:	1c322a24 	ldcne	10, cr2, [r2], #-144
    1524:	03213124 	teqeq	r1, #9	; 0x9
    1528:	03207cb5 	teqeq	r0, #46336	; 0xb500
    152c:	03206fb4 	teqeq	r0, #720	; 0x2d0
    1530:	5b2010cc 	blpl	805868 <__Stack_Size+0x805468>
    1534:	666fb303 	strbtvs	fp, [pc], -r3, lsl #6
    1538:	03201003 	teqeq	r0, #3	; 0x3
    153c:	6d032e1b 	stcvs	14, cr2, [r3, #-108]
    1540:	200a032e 	andcs	r0, sl, lr, lsr #6
    1544:	03207603 	teqeq	r0, #3145728	; 0x300000
    1548:	09034a0a 	stmdbeq	r3, {r1, r3, r9, fp, lr}
    154c:	12cd0366 	sbcne	r0, sp, #-1744830463	; 0x98000001
    1550:	2421682e 	strtcs	r6, [r1], #-2094
    1554:	1d232b69 	fstmdbxne	r3!, {d2-d53}
    1558:	213f2123 	teqcs	pc, r3, lsr #2
    155c:	207cef03 	rsbscs	lr, ip, r3, lsl #30
    1560:	2070bc03 	rsbscs	fp, r0, r3, lsl #24
    1564:	2e0fc403 	cdpcs	4, 0, cr12, cr15, cr3, {0}
    1568:	03ad035b 	undefined instruction 0x03ad035b
    156c:	2421684a 	strtcs	r6, [r1], #-2122
    1570:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1574:	1b331b26 	blne	cc8214 <__Stack_Size+0xcc7e14>
    1578:	31322a25 	teqcc	r2, r5, lsr #20
    157c:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    1580:	91036920 	tstls	r3, r0, lsr #18
    1584:	21686603 	cmncs	r8, r3, lsl #12
    1588:	7a034224 	bvc	d1e20 <__Stack_Size+0xd1a20>
    158c:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    1590:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    1594:	2131241c 	teqcs	r1, ip, lsl r4
    1598:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    159c:	2070af03 	rsbscs	sl, r0, r3, lsl #30
    15a0:	2e0fd103 	mvfcse	f5, f3
    15a4:	02e3035b 	rsceq	r0, r3, #1811939329	; 0x6c000001
    15a8:	24216866 	strtcs	r6, [r1], #-2150
    15ac:	1c242a40 	stcne	10, cr2, [r4], #-256
    15b0:	2a241c32 	bcs	908680 <__Stack_Size+0x908280>
    15b4:	03212324 	teqeq	r1, #-1879048192	; 0x90000000
    15b8:	69207cef 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr}
    15bc:	4a70d003 	bmi	1c355d0 <__Stack_Size+0x1c351d0>
    15c0:	032e0e03 	teqeq	lr, #48	; 0x30
    15c4:	03f7010d 	mvnseq	r0, #1073741827	; 0x40000003
    15c8:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    15cc:	2f21213d 	svccs	0x0021213d
    15d0:	142e0b03 	strtne	r0, [lr], #-2819
    15d4:	2121213d 	teqcs	r1, sp, lsr r1
    15d8:	21212121 	teqcs	r1, r1, lsr #2
    15dc:	142e0b03 	strtne	r0, [lr], #-2819
    15e0:	3d3d213d 	ldfccs	f2, [sp, #-244]!
    15e4:	200b0321 	andcs	r0, fp, r1, lsr #6
    15e8:	21213d14 	teqcs	r1, r4, lsl sp
    15ec:	21212121 	teqcs	r1, r1, lsr #2
    15f0:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    15f4:	03685d23 	cmneq	r8, #2240	; 0x8c0
    15f8:	23172e0c 	tstcs	r7, #192	; 0xc0
    15fc:	1703686b 	strne	r6, [r3, -fp, ror #16]
    1600:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    1604:	2012035a 	andscs	r0, r2, sl, asr r3
    1608:	17032119 	smladne	r3, r9, r1, r2
    160c:	033d1920 	teqeq	sp, #524288	; 0x80000
    1610:	23192015 	tstcs	r9, #21	; 0x15
    1614:	0b035a5d 	bleq	d7f90 <__Stack_Size+0xd7b90>
    1618:	03671720 	cmneq	r7, #8388608	; 0x800000
    161c:	92032e10 	andls	r2, r3, #256	; 0x100
    1620:	4d230102 	stfmis	f0, [r3, #-8]!
    1624:	7dee0323 	stclvc	3, cr0, [lr, #140]!
    1628:	16035920 	strne	r5, [r3], -r0, lsr #18
    162c:	0328202e 	teqeq	r8, #46	; 0x2e
    1630:	03362078 	teqeq	r6, #120	; 0x78
    1634:	68200fea 	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, fp}
    1638:	03342421 	teqeq	r4, #553648128	; 0x21000000
    163c:	03262e7a 	teqeq	r6, #1952	; 0x7a0
    1640:	1b26207a 	blne	989830 <__Stack_Size+0x989430>
    1644:	2a322a33 	bcs	c8bf18 <__Stack_Size+0xc8bb18>
    1648:	2e450324 	cdpcs	3, 4, cr0, cr5, cr4, {1}
    164c:	40242168 	eormi	r2, r4, r8, ror #2
    1650:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    1654:	242a321c 	strtcs	r3, [sl], #-540
    1658:	9f032123 	svcls	0x00032123
    165c:	4d232072 	stcmi	0, cr2, [r3, #-456]!
    1660:	7e9a0331 	mrcvc	3, 4, r0, cr10, cr1, {1}
    1664:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    1668:	00df032e 	sbcseq	r0, pc, lr, lsr #6
    166c:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    1670:	25207fa5 	strcs	r7, [r0, #-4005]!
    1674:	0321314e 	teqeq	r1, #-2147483629	; 0x80000013
    1678:	2d032018 	stccs	0, cr2, [r3, #-96]
    167c:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    1680:	03592055 	cmpeq	r9, #85	; 0x55
    1684:	09032e18 	stmdbeq	r3, {r3, r4, r9, sl, fp, sp}
    1688:	21853401 	orrcs	r3, r5, r1, lsl #8
    168c:	18201103 	stmdane	r0!, {r0, r1, r8, ip}
    1690:	12032123 	andne	r2, r3, #-1073741816	; 0xc0000008
    1694:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1698:	15032123 	strne	r2, [r3, #-291]
    169c:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    16a0:	1c032123 	stfnes	f2, [r3], {35}
    16a4:	010c0320 	tsteq	ip, r0, lsr #6
    16a8:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    16ac:	2723200f 	strcs	r2, [r3, -pc]!
    16b0:	03332933 	teqeq	r3, #835584	; 0xcc000
    16b4:	25322077 	ldrcs	r2, [r2, #-119]!
    16b8:	32207703 	eorcc	r7, r0, #786432	; 0xc0000
    16bc:	20770325 	rsbscs	r0, r7, r5, lsr #6
    16c0:	78033233 	stmdavc	r3, {r0, r1, r4, r5, r9, ip, sp}
    16c4:	2332322e 	teqcs	r2, #-536870910	; 0xe0000002
    16c8:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    16cc:	23192e11 	tstcs	r9, #272	; 0x110
    16d0:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16d4:	23192011 	tstcs	r9, #17	; 0x11
    16d8:	03213f4d 	teqeq	r1, #308	; 0x134
    16dc:	23192011 	tstcs	r9, #17	; 0x11
    16e0:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16e4:	23182011 	tstcs	r8, #17	; 0x11
    16e8:	03213f4d 	teqeq	r1, #308	; 0x134
    16ec:	2317200d 	tstcs	r7, #13	; 0xd
    16f0:	0c03685d 	stceq	8, cr6, [r3], {93}
    16f4:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    16f8:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    16fc:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1700:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1704:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1708:	23192e10 	tstcs	r9, #256	; 0x100
    170c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1710:	23192010 	tstcs	r9, #16	; 0x10
    1714:	03213f4d 	teqeq	r1, #308	; 0x134
    1718:	23192010 	tstcs	r9, #16	; 0x10
    171c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1720:	23192010 	tstcs	r9, #16	; 0x10
    1724:	03213f4d 	teqeq	r1, #308	; 0x134
    1728:	231a200f 	tstcs	sl, #15	; 0xf
    172c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1730:	231a200f 	tstcs	sl, #15	; 0xf
    1734:	03213f4d 	teqeq	r1, #308	; 0x134
    1738:	231a200f 	tstcs	sl, #15	; 0xf
    173c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1740:	231a200f 	tstcs	sl, #15	; 0xf
    1744:	03213f4d 	teqeq	r1, #308	; 0x134
    1748:	2319200f 	tstcs	r9, #15	; 0xf
    174c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1750:	2319200f 	tstcs	r9, #15	; 0xf
    1754:	03213f31 	teqeq	r1, #196	; 0xc4
    1758:	2319200f 	tstcs	r9, #15	; 0xf
    175c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1760:	2319200f 	tstcs	r9, #15	; 0xf
    1764:	03213f31 	teqeq	r1, #196	; 0xc4
    1768:	2319200f 	tstcs	r9, #15	; 0xf
    176c:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    1770:	2319200e 	tstcs	r9, #14	; 0xe
    1774:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    1778:	2319200f 	tstcs	r9, #15	; 0xf
    177c:	03213f4b 	teqeq	r1, #300	; 0x12c
    1780:	2319200e 	tstcs	r9, #14	; 0xe
    1784:	03213f4b 	teqeq	r1, #300	; 0x12c
    1788:	2319200f 	tstcs	r9, #15	; 0xf
    178c:	03213f4b 	teqeq	r1, #300	; 0x12c
    1790:	2319200e 	tstcs	r9, #14	; 0xe
    1794:	03213f4b 	teqeq	r1, #300	; 0x12c
    1798:	2319200f 	tstcs	r9, #15	; 0xf
    179c:	03213f4b 	teqeq	r1, #300	; 0x12c
    17a0:	31192013 	tstcc	r9, r3, lsl r0
    17a4:	034b851d 	movteq	r8, #46365	; 0xb51d
    17a8:	31192011 	tstcc	r9, r1, lsl r0
    17ac:	034b851d 	movteq	r8, #46365	; 0xb51d
    17b0:	0319201d 	tsteq	r9, #29	; 0x1d
    17b4:	03272e79 	teqeq	r7, #1936	; 0x790
    17b8:	3e272079 	mcrcc	0, 1, r2, cr7, cr9, {3}
    17bc:	27827703 	strcs	r7, [r2, r3, lsl #14]
    17c0:	5e932322 	cdppl	3, 9, cr2, cr3, cr2, {1}
    17c4:	0c0368af 	stceq	8, cr6, [r3], {175}
    17c8:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    17cc:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    17d0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    17d4:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    17d8:	03685d23 	cmneq	r8, #2240	; 0x8c0
    17dc:	69182e0e 	ldmdbvs	r8, {r1, r2, r3, r9, sl, fp, sp}
    17e0:	2e17034b 	cdpcs	3, 1, cr0, cr7, cr11, {2}
    17e4:	034b6919 	movteq	r6, #47385	; 0xb919
    17e8:	69182e11 	ldmdbvs	r8, {r0, r4, r9, sl, fp, sp}
    17ec:	2e10034b 	cdpcs	3, 1, cr0, cr0, cr11, {2}
    17f0:	034b6918 	movteq	r6, #47384	; 0xb918
    17f4:	21172e0b 	tstcs	r7, fp, lsl #28
    17f8:	17200b03 	strne	r0, [r0, -r3, lsl #22]!
    17fc:	200c0321 	andcs	r0, ip, r1, lsr #6
    1800:	0c032117 	stfeqs	f2, [r3], {23}
    1804:	03211720 	teqeq	r1, #8388608	; 0x800000
    1808:	2117200c 	tstcs	r7, ip
    180c:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1810:	2e12032f 	cdpcs	3, 1, cr0, cr2, cr15, {1}
    1814:	034b6918 	movteq	r6, #47384	; 0xb918
    1818:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    181c:	2e120367 	cdpcs	3, 1, cr0, cr2, cr7, {3}
    1820:	034b6918 	movteq	r6, #47384	; 0xb918
    1824:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    1828:	2e100367 	cdpcs	3, 1, cr0, cr0, cr7, {3}
    182c:	034b3f18 	movteq	r3, #48920	; 0xbf18
    1830:	2f17200a 	svccs	0x0017200a
    1834:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    1838:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    183c:	0b032f17 	bleq	cd4a0 <__Stack_Size+0xcd0a0>
    1840:	033d172e 	teqeq	sp, #12058624	; 0xb80000
    1844:	2f17200a 	svccs	0x0017200a
    1848:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    184c:	2e18032f 	cdpcs	3, 1, cr0, cr8, cr15, {1}
    1850:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    1854:	18201803 	stmdane	r0!, {r0, r1, fp, ip}
    1858:	2e15034b 	cdpcs	3, 1, cr0, cr5, cr11, {2}
    185c:	22010903 	andcs	r0, r1, #49152	; 0xc000
    1860:	90090322 	andls	r0, r9, r2, lsr #6
    1864:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    1868:	69b2034b 	ldmibvs	r2!, {r0, r1, r3, r6, r8, r9}
    186c:	241c242e 	ldrcs	r2, [ip], #-1070
    1870:	d908241c 	stmdble	r8, {r2, r3, r4, sl, sp}
    1874:	324b4059 	subcc	r4, fp, #89	; 0x59
    1878:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    187c:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1880:	5e595c4b 	cdppl	12, 5, cr5, cr9, cr11, {2}
    1884:	01000902 	tsteq	r0, r2, lsl #18
    1888:	0001fa01 	andeq	pc, r1, r1, lsl #20
    188c:	9b000200 	blls	2094 <__Stack_Size+0x1c94>
    1890:	02000000 	andeq	r0, r0, #0	; 0x0
    1894:	0d0efb01 	vstreq	d15, [lr, #-4]
    1898:	01010100 	tsteq	r1, r0, lsl #2
    189c:	00000001 	andeq	r0, r0, r1
    18a0:	01000001 	tsteq	r0, r1
    18a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    18ac:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    18b0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    18b4:	74730063 	ldrbtvc	r0, [r3], #-99
    18b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18bc:	5f783031 	svcpl	0x00783031
    18c0:	2f62696c 	svccs	0x0062696c
    18c4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    18c8:	6d747300 	ldclvs	3, cr7, [r4]
    18cc:	31663233 	cmncc	r6, r3, lsr r2
    18d0:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 10a8 <__Stack_Size+0xca8>
    18d4:	74726173 	ldrbtvc	r6, [r2], #-371
    18d8:	0100632e 	tsteq	r0, lr, lsr #6
    18dc:	74730000 	ldrbtvc	r0, [r3]
    18e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18e4:	5f783031 	svcpl	0x00783031
    18e8:	65707974 	ldrbvs	r7, [r0, #-2420]!
    18ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18f0:	74730000 	ldrbtvc	r0, [r3]
    18f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18f8:	5f783031 	svcpl	0x00783031
    18fc:	2e70616d 	rpwcssz	f6, f0, #5.0
    1900:	00020068 	andeq	r0, r2, r8, rrx
    1904:	6d747300 	ldclvs	3, cr7, [r4]
    1908:	31663233 	cmncc	r6, r3, lsr r2
    190c:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 10e4 <__Stack_Size+0xce4>
    1910:	74726173 	ldrbtvc	r6, [r2], #-371
    1914:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1918:	74730000 	ldrbtvc	r0, [r3]
    191c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1920:	5f783031 	svcpl	0x00783031
    1924:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1928:	00020068 	andeq	r0, r2, r8, rrx
    192c:	05000000 	streq	r0, [r0]
    1930:	005f1802 	subseq	r1, pc, r2, lsl #16
    1934:	01e80308 	mvneq	r0, r8, lsl #6
    1938:	3d3d1401 	cfldrscc	mvf1, [sp, #-4]!
    193c:	3d3d2121 	ldfccs	f2, [sp, #-132]!
    1940:	032e0f03 	teqeq	lr, #12	; 0xc
    1944:	73030118 	movwvc	r0, #12568	; 0x3118
    1948:	200d033c 	andcs	r0, sp, ip, lsr r3
    194c:	03587503 	cmpeq	r8, #12582912	; 0xc00000
    1950:	75032e0b 	strvc	r2, [r3, #-3595]
    1954:	200b032e 	andcs	r0, fp, lr, lsr #6
    1958:	03207503 	teqeq	r0, #12582912	; 0xc00000
    195c:	033d200b 	teqeq	sp, #11	; 0xb
    1960:	3d14200b 	ldccc	0, cr2, [r4, #-44]
    1964:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1968:	23172e0e 	tstcs	r7, #224	; 0xe0
    196c:	1c03685d 	stcne	8, cr6, [r3], {93}
    1970:	010d032e 	tsteq	sp, lr, lsr #6
    1974:	3c6e0341 	stclcc	3, cr0, [lr], #-260
    1978:	30201203 	eorcc	r1, r0, r3, lsl #4
    197c:	032e6c03 	teqeq	lr, #768	; 0x300
    1980:	30222014 	eorcc	r2, r2, r4, lsl r0
    1984:	2222323e 	eorcs	r3, r2, #-536870909	; 0xe0000003
    1988:	13034c40 	movwne	r4, #15424	; 0x3c40
    198c:	5e24183c 	mcrpl	8, 1, r1, cr4, cr12, {1}
    1990:	200d035a 	andcs	r0, sp, sl, asr r3
    1994:	034b6818 	movteq	r6, #47128	; 0xb818
    1998:	67172e10 	undefined
    199c:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    19a0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    19a4:	172e1103 	strne	r1, [lr, -r3, lsl #2]!
    19a8:	0e034b67 	fnmacdeq	d4, d3, d23
    19ac:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19b0:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    19b4:	0c033d18 	stceq	13, cr3, [r3], {24}
    19b8:	033d1720 	teqeq	sp, #8388608	; 0x800000
    19bc:	5917200c 	ldmdbpl	r7, {r2, r3, sp}
    19c0:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
    19c4:	0e03593e 	mcreq	9, 0, r5, cr3, cr14, {1}
    19c8:	4b4c172e 	blmi	1307688 <__Stack_Size+0x1307288>
    19cc:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    19d0:	03685d23 	cmneq	r8, #2240	; 0x8c0
    19d4:	23172e0e 	tstcs	r7, #224	; 0xe0
    19d8:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    19dc:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    19e0:	2e100368 	cdpcs	3, 1, cr0, cr0, cr8, {3}
    19e4:	034b6717 	movteq	r6, #46871	; 0xb717
    19e8:	23172e0e 	tstcs	r7, #224	; 0xe0
    19ec:	1903685d 	stmdbne	r3, {r0, r2, r3, r4, r6, fp, sp, lr}
    19f0:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    19f4:	20230358 	eorcs	r0, r3, r8, asr r3
    19f8:	1a034b18 	bne	d4660 <__Stack_Size+0xd4260>
    19fc:	010a032e 	tsteq	sl, lr, lsr #6
    1a00:	2c305a41 	ldccs	10, cr5, [r0], #-260
    1a04:	4f323024 	svcmi	0x00323024
    1a08:	0a03303d 	beq	cdb04 <__Stack_Size+0xcd704>
    1a0c:	2e23039e 	mcrcs	3, 1, r0, cr3, cr14, {4}
    1a10:	75010b03 	strvc	r0, [r1, #-2819]
    1a14:	2079a603 	rsbscs	sl, r9, r3, lsl #12
    1a18:	03011503 	movweq	r1, #5379	; 0x1503
    1a1c:	79032009 	stmdbvc	r3, {r0, r3, sp}
    1a20:	03315120 	teqeq	r1, #8	; 0x8
    1a24:	2d03205f 	stccs	0, cr2, [r3, #-380]
    1a28:	20530320 	subscs	r0, r3, r0, lsr #6
    1a2c:	03202d03 	teqeq	r0, #192	; 0xc0
    1a30:	0a032076 	beq	c9c10 <__Stack_Size+0xc9810>
    1a34:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    1a38:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1a3c:	0a032076 	beq	c9c1c <__Stack_Size+0xc981c>
    1a40:	09033f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, ip, sp}
    1a44:	20790320 	rsbscs	r0, r9, r0, lsr #6
    1a48:	034a4e03 	movteq	r4, #44547	; 0xae03
    1a4c:	47032039 	smladxmi	r3, r9, r0, r2
    1a50:	20390320 	eorscs	r0, r9, r0, lsr #6
    1a54:	03204703 	teqeq	r0, #786432	; 0xc0000
    1a58:	2b032012 	blcs	c9aa8 <__Stack_Size+0xc96a8>
    1a5c:	0b033d20 	bleq	d0ee4 <__Stack_Size+0xd0ae4>
    1a60:	20750320 	rsbscs	r0, r5, r0, lsr #6
    1a64:	83243222 	teqhi	r4, #536870914	; 0x20000002
    1a68:	93321c32 	teqls	r2, #12800	; 0x3200
    1a6c:	7efd034b 	cdpvc	3, 15, cr0, cr13, cr11, {2}
    1a70:	241c2466 	ldrcs	r2, [ip], #-1126
    1a74:	2308241c 	movwcs	r2, #33820	; 0x841c
    1a78:	40596a59 	subsmi	r6, r9, r9, asr sl
    1a7c:	40594059 	subsmi	r4, r9, r9, asr r0
    1a80:	06025e59 	undefined
    1a84:	a0010100 	andge	r0, r1, r0, lsl #2
    1a88:	02000000 	andeq	r0, r0, #0	; 0x0
    1a8c:	00003900 	andeq	r3, r0, r0, lsl #18
    1a90:	fb010200 	blx	4229a <__Stack_Size+0x41e9a>
    1a94:	01000d0e 	tsteq	r0, lr, lsl #26
    1a98:	00010101 	andeq	r0, r1, r1, lsl #2
    1a9c:	00010000 	andeq	r0, r1, r0
    1aa0:	74730100 	ldrbtvc	r0, [r3], #-256
    1aa4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1aa8:	5f783031 	svcpl	0x00783031
    1aac:	2f62696c 	svccs	0x0062696c
    1ab0:	00637273 	rsbeq	r7, r3, r3, ror r2
    1ab4:	726f6300 	rsbvc	r6, pc, #0	; 0x0
    1ab8:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    1abc:	616d5f33 	cmnvs	sp, r3, lsr pc
    1ac0:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1ac4:	00010073 	andeq	r0, r1, r3, ror r0
    1ac8:	05000000 	streq	r0, [r0]
    1acc:	0062d402 	rsbeq	sp, r2, r2, lsl #8
    1ad0:	01340308 	teqeq	r4, r8, lsl #6
    1ad4:	200b0321 	andcs	r0, fp, r1, lsr #6
    1ad8:	200b0321 	andcs	r0, fp, r1, lsr #6
    1adc:	200b0321 	andcs	r0, fp, r1, lsr #6
    1ae0:	200b032f 	andcs	r0, fp, pc, lsr #6
    1ae4:	200b032f 	andcs	r0, fp, pc, lsr #6
    1ae8:	200b032f 	andcs	r0, fp, pc, lsr #6
    1aec:	200b0321 	andcs	r0, fp, r1, lsr #6
    1af0:	200b032f 	andcs	r0, fp, pc, lsr #6
    1af4:	0a032f2f 	beq	cd7b8 <__Stack_Size+0xcd3b8>
    1af8:	0b032f20 	bleq	cd780 <__Stack_Size+0xcd380>
    1afc:	0b032f20 	bleq	cd784 <__Stack_Size+0xcd384>
    1b00:	0b032f20 	bleq	cd788 <__Stack_Size+0xcd388>
    1b04:	0a032f20 	beq	cd78c <__Stack_Size+0xcd38c>
    1b08:	0b032120 	bleq	c9f90 <__Stack_Size+0xc9b90>
    1b0c:	0b032120 	bleq	c9f94 <__Stack_Size+0xc9b94>
    1b10:	0b032120 	bleq	c9f98 <__Stack_Size+0xc9b98>
    1b14:	0b032120 	bleq	c9f9c <__Stack_Size+0xc9b9c>
    1b18:	0b032f20 	bleq	cd7a0 <__Stack_Size+0xcd3a0>
    1b1c:	0a032f20 	beq	cd7a4 <__Stack_Size+0xcd3a4>
    1b20:	0b032120 	bleq	c9fa8 <__Stack_Size+0xc9ba8>
    1b24:	01022120 	tsteq	r2, r0, lsr #2
    1b28:	5a010100 	bpl	41f30 <__Stack_Size+0x41b30>
    1b2c:	02000000 	andeq	r0, r0, #0	; 0x0
    1b30:	00003b00 	andeq	r3, r0, r0, lsl #22
    1b34:	fb010200 	blx	4233e <__Stack_Size+0x41f3e>
    1b38:	01000d0e 	tsteq	r0, lr, lsl #26
    1b3c:	00010101 	andeq	r0, r1, r1, lsl #2
    1b40:	00010000 	andeq	r0, r1, r0
    1b44:	74730100 	ldrbtvc	r0, [r3], #-256
    1b48:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b4c:	5f783031 	svcpl	0x00783031
    1b50:	2f62696c 	svccs	0x0062696c
    1b54:	00637273 	rsbeq	r7, r3, r3, ror r2
    1b58:	6d747300 	ldclvs	3, cr7, [r4]
    1b5c:	31663233 	cmncc	r6, r3, lsr r2
    1b60:	765f7830 	undefined
    1b64:	6f746365 	svcvs	0x00746365
    1b68:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1b6c:	00000001 	andeq	r0, r0, r1
    1b70:	44020500 	strmi	r0, [r2], #-1280
    1b74:	03080063 	movweq	r0, #32867	; 0x8063
    1b78:	58010191 	stmdapl	r1, {r0, r4, r7, r8}
    1b7c:	60563e27 	subsvs	r3, r6, r7, lsr #28
    1b80:	2f364822 	svccs	0x00364822
    1b84:	01000e02 	tsteq	r0, r2, lsl #28
    1b88:	00007001 	andeq	r7, r0, r1
    1b8c:	57000200 	strpl	r0, [r0, -r0, lsl #4]
    1b90:	02000000 	andeq	r0, r0, #0	; 0x0
    1b94:	0d0efb01 	vstreq	d15, [lr, #-4]
    1b98:	01010100 	tsteq	r1, r0, lsl #2
    1b9c:	00000001 	andeq	r0, r0, r1
    1ba0:	01000001 	tsteq	r0, r1
    1ba4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1ba8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1bac:	2f2e2e2f 	svccs	0x002e2e2f
    1bb0:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1bb4:	342d6363 	strtcc	r6, [sp], #-867
    1bb8:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1bbc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1bc0:	2f62696c 	svccs	0x0062696c
    1bc4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1bc8:	6474732f 	ldrbtvs	r7, [r4], #-815
    1bcc:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1bd0:	65746100 	ldrbvs	r6, [r4, #-256]!
    1bd4:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1bd8:	00010063 	andeq	r0, r1, r3, rrx
    1bdc:	65746100 	ldrbvs	r6, [r4, #-256]!
    1be0:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1be4:	00010068 	andeq	r0, r1, r8, rrx
    1be8:	05000000 	streq	r0, [r0]
    1bec:	00000002 	andeq	r0, r0, r2
    1bf0:	013f0300 	teqeq	pc, r0, lsl #6
    1bf4:	672f2d4b 	strvs	r2, [pc, -fp, asr #26]!
    1bf8:	01000602 	tsteq	r0, r2, lsl #12
    1bfc:	0000eb01 	andeq	lr, r0, r1, lsl #22
    1c00:	d0000200 	andle	r0, r0, r0, lsl #4
    1c04:	02000000 	andeq	r0, r0, #0	; 0x0
    1c08:	0d0efb01 	vstreq	d15, [lr, #-4]
    1c0c:	01010100 	tsteq	r1, r0, lsl #2
    1c10:	00000001 	andeq	r0, r0, r1
    1c14:	01000001 	tsteq	r0, r1
    1c18:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1c1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1c20:	2f2e2e2f 	svccs	0x002e2e2f
    1c24:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1c28:	342d6363 	strtcc	r6, [sp], #-867
    1c2c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1c30:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1c34:	2f62696c 	svccs	0x0062696c
    1c38:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1c3c:	6474732f 	ldrbtvs	r7, [r4], #-815
    1c40:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1c44:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1c48:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1c4c:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1c50:	646c6975 	strbtvs	r6, [ip], #-2421
    1c54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1c58:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1c5c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1c60:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1c64:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1c68:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1c6c:	756c636e 	strbvc	r6, [ip, #-878]!
    1c70:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1c74:	63007379 	movwvs	r7, #889	; 0x379
    1c78:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c7c:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c80:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c84:	2f646c69 	svccs	0x00646c69
    1c88:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c8c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1c90:	63672f64 	cmnvs	r7, #400	; 0x190
    1c94:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1c98:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1c9c:	65000065 	strvs	r0, [r0, #-101]
    1ca0:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1ca4:	00010063 	andeq	r0, r1, r3, rrx
    1ca8:	636f6c00 	cmnvs	pc, #0	; 0x0
    1cac:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1cb0:	5f000002 	svcpl	0x00000002
    1cb4:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1cb8:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1cbc:	73000002 	movwvc	r0, #2	; 0x2
    1cc0:	65646474 	strbvs	r6, [r4, #-1140]!
    1cc4:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1cc8:	72000003 	andvc	r0, r0, #3	; 0x3
    1ccc:	746e6565 	strbtvc	r6, [lr], #-1381
    1cd0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1cd4:	00000000 	andeq	r0, r0, r0
    1cd8:	00000205 	andeq	r0, r0, r5, lsl #4
    1cdc:	3b030000 	blcc	c1ce4 <__Stack_Size+0xc18e4>
    1ce0:	2f2d1301 	svccs	0x002d1301
    1ce4:	024b8330 	subeq	r8, fp, #-1073741824	; 0xc0000000
    1ce8:	01010006 	tsteq	r1, r6
    1cec:	000000d7 	ldrdeq	r0, [r0], -r7
    1cf0:	00d10002 	sbcseq	r0, r1, r2
    1cf4:	01020000 	tsteq	r2, r0
    1cf8:	000d0efb 	strdeq	r0, [sp], -fp
    1cfc:	01010101 	tsteq	r1, r1, lsl #2
    1d00:	01000000 	tsteq	r0, r0
    1d04:	63010000 	movwvs	r0, #4096	; 0x1000
    1d08:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1d0c:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1d10:	75622f73 	strbvc	r2, [r2, #-3955]!
    1d14:	2f646c69 	svccs	0x00646c69
    1d18:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d1c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1d20:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1d24:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1d28:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d2c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1d30:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1d34:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1d38:	3a630073 	bcc	18c1f0c <__Stack_Size+0x18c1b0c>
    1d3c:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1d40:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1d44:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1d48:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1d4c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1d50:	646c6975 	strbtvs	r6, [ip], #-2421
    1d54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d58:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d5c:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d60:	2f2e2e00 	svccs	0x002e2e00
    1d64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d6c:	2f2e2e2f 	svccs	0x002e2e2f
    1d70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1d78:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1d7c:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1d80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d84:	65722f63 	ldrbvs	r2, [r2, #-3939]!
    1d88:	00746e65 	rsbseq	r6, r4, r5, ror #28
    1d8c:	636f6c00 	cmnvs	pc, #0	; 0x0
    1d90:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1d94:	5f000001 	svcpl	0x00000001
    1d98:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1d9c:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1da0:	73000001 	movwvc	r0, #1	; 0x1
    1da4:	65646474 	strbvs	r6, [r4, #-1140]!
    1da8:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1dac:	72000002 	andvc	r0, r0, #2	; 0x2
    1db0:	746e6565 	strbtvc	r6, [lr], #-1381
    1db4:	0100682e 	tsteq	r0, lr, lsr #16
    1db8:	6d690000 	stclvs	0, cr0, [r9]
    1dbc:	65727570 	ldrbvs	r7, [r2, #-1392]!
    1dc0:	0300632e 	movweq	r6, #814	; 0x32e
    1dc4:	a2000000 	andge	r0, r0, #0	; 0x0
    1dc8:	02000000 	andeq	r0, r0, #0	; 0x0
    1dcc:	00007a00 	andeq	r7, r0, r0, lsl #20
    1dd0:	fb010200 	blx	425da <__Stack_Size+0x421da>
    1dd4:	01000d0e 	tsteq	r0, lr, lsl #26
    1dd8:	00010101 	andeq	r0, r1, r1, lsl #2
    1ddc:	00010000 	andeq	r0, r1, r0
    1de0:	2e2e0100 	sufcse	f0, f6, f0
    1de4:	2f2e2e2f 	svccs	0x002e2e2f
    1de8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1dec:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1df0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1df4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1df8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1dfc:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1e00:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1e04:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!
    1e08:	00637369 	rsbeq	r7, r3, r9, ror #6
    1e0c:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1e10:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1e14:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1e18:	646c6975 	strbtvs	r6, [ip], #-2421
    1e1c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1e20:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1e24:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1e28:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1e2c:	756c636e 	strbvc	r6, [ip, #-878]!
    1e30:	00006564 	andeq	r6, r0, r4, ror #10
    1e34:	74696e69 	strbtvc	r6, [r9], #-3689
    1e38:	0100632e 	tsteq	r0, lr, lsr #6
    1e3c:	74730000 	ldrbtvc	r0, [r3]
    1e40:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1e44:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00000205 	andeq	r0, r0, r5, lsl #4
    1e50:	31030000 	tstcc	r3, r0
    1e54:	67673201 	strbvs	r3, [r7, -r1, lsl #4]!
    1e58:	032f6965 	teqeq	pc, #1654784	; 0x194000
    1e5c:	67328265 	ldrvs	r8, [r2, -r5, ror #4]!
    1e60:	30696567 	rsbcc	r6, r9, r7, ror #10
    1e64:	68656767 	stmdavs	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1e68:	01000c02 	tsteq	r0, r2, lsl #24
    1e6c:	0000d801 	andeq	sp, r0, r1, lsl #16
    1e70:	7e000200 	cdpvc	2, 0, cr0, cr0, cr0, {0}
    1e74:	02000000 	andeq	r0, r0, #0	; 0x0
    1e78:	0d0efb01 	vstreq	d15, [lr, #-4]
    1e7c:	01010100 	tsteq	r1, r0, lsl #2
    1e80:	00000001 	andeq	r0, r0, r1
    1e84:	01000001 	tsteq	r0, r1
    1e88:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e8c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e90:	2f2e2e2f 	svccs	0x002e2e2f
    1e94:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1e98:	342d6363 	strtcc	r6, [sp], #-867
    1e9c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1ea0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1ea4:	2f62696c 	svccs	0x0062696c
    1ea8:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1eac:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
    1eb0:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1eb4:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1eb8:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1ebc:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1ec0:	646c6975 	strbtvs	r6, [ip], #-2421
    1ec4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1ec8:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1ecc:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1ed0:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1ed4:	756c636e 	strbvc	r6, [ip, #-878]!
    1ed8:	00006564 	andeq	r6, r0, r4, ror #10
    1edc:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    1ee0:	632e7465 	teqvs	lr, #1694498816	; 0x65000000
    1ee4:	00000100 	andeq	r0, r0, r0, lsl #2
    1ee8:	64647473 	strbtvs	r7, [r4], #-1139
    1eec:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1ef0:	00000200 	andeq	r0, r0, r0, lsl #4
    1ef4:	02050000 	andeq	r0, r5, #0	; 0x0
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	03012e03 	movweq	r2, #7683	; 0x1e03
    1f00:	6e030112 	mcrvs	1, 0, r0, cr3, cr2, {0}
    1f04:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1f08:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1f0c:	03312e0f 	teqeq	r1, #240	; 0xf0
    1f10:	76036613 	undefined
    1f14:	09032f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
    1f18:	7a036c2e 	bvc	dcfd8 <__Stack_Size+0xdcbd8>
    1f1c:	2f2f302e 	svccs	0x002f302e
    1f20:	2e56032f 	cdpcs	3, 5, cr0, cr6, cr15, {1}
    1f24:	032e2503 	teqeq	lr, #12582912	; 0xc00000
    1f28:	2e032e5b 	mcrcs	14, 0, r2, cr3, cr11, {2}
    1f2c:	2e520382 	cdpcs	3, 5, cr0, cr2, cr2, {4}
    1f30:	032e2e03 	teqeq	lr, #48	; 0x30
    1f34:	0b032e77 	bleq	cd918 <__Stack_Size+0xcd518>
    1f38:	5203482e 	andpl	r4, r3, #3014656	; 0x2e0000
    1f3c:	9e340366 	cdpls	3, 3, cr0, cr4, cr6, {3}
    1f40:	51488431 	cmppl	r8, r1, lsr r4
    1f44:	01000602 	tsteq	r0, r2, lsl #12
    1f48:	00012301 	andeq	r2, r1, r1, lsl #6
    1f4c:	e0000200 	and	r0, r0, r0, lsl #4
    1f50:	02000000 	andeq	r0, r0, #0	; 0x0
    1f54:	0d0efb01 	vstreq	d15, [lr, #-4]
    1f58:	01010100 	tsteq	r1, r0, lsl #2
    1f5c:	00000001 	andeq	r0, r0, r1
    1f60:	01000001 	tsteq	r0, r1
    1f64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1f68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1f6c:	2f2e2e2f 	svccs	0x002e2e2f
    1f70:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1f74:	342d6363 	strtcc	r6, [sp], #-867
    1f78:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1f7c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1f80:	2f62696c 	svccs	0x0062696c
    1f84:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1f88:	6474732f 	ldrbtvs	r7, [r4], #-815
    1f8c:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1f90:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1f94:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1f98:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1f9c:	646c6975 	strbtvs	r6, [ip], #-2421
    1fa0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1fa4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1fa8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1fac:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1fb0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1fb4:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1fb8:	756c636e 	strbvc	r6, [ip, #-878]!
    1fbc:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1fc0:	63007379 	movwvs	r7, #889	; 0x379
    1fc4:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1fc8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1fcc:	75622f73 	strbvc	r2, [r2, #-3955]!
    1fd0:	2f646c69 	svccs	0x00646c69
    1fd4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1fd8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1fdc:	63672f64 	cmnvs	r7, #400	; 0x190
    1fe0:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1fe4:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1fe8:	5f000065 	svcpl	0x00000065
    1fec:	6574615f 	ldrbvs	r6, [r4, #-351]!
    1ff0:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1ff4:	00010063 	andeq	r0, r1, r3, rrx
    1ff8:	636f6c00 	cmnvs	pc, #0	; 0x0
    1ffc:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    2000:	5f000002 	svcpl	0x00000002
    2004:	65707974 	ldrbvs	r7, [r0, #-2420]!
    2008:	00682e73 	rsbeq	r2, r8, r3, ror lr
    200c:	73000002 	movwvc	r0, #2	; 0x2
    2010:	65646474 	strbvs	r6, [r4, #-1140]!
    2014:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2018:	72000003 	andvc	r0, r0, #3	; 0x3
    201c:	746e6565 	strbtvc	r6, [lr], #-1381
    2020:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2024:	74610000 	strbtvc	r0, [r1]
    2028:	74697865 	strbtvc	r7, [r9], #-2149
    202c:	0100682e 	tsteq	r0, lr, lsr #16
    2030:	00000000 	andeq	r0, r0, r0
    2034:	00000205 	andeq	r0, r0, r5, lsl #4
    2038:	16030000 	strne	r0, [r3], -r0
    203c:	010a0301 	tsteq	sl, r1, lsl #6
    2040:	032e7603 	teqeq	lr, #3145728	; 0x300000
    2044:	2f4b2e0a 	svccs	0x004b2e0a
    2048:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    204c:	2f2d2e0d 	svccs	0x002d2e0d
    2050:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    2054:	1703660d 	strne	r6, [r3, -sp, lsl #12]
    2058:	4a1b034a 	bmi	6c2d88 <__Stack_Size+0x6c2988>
    205c:	4a7603a3 	bmi	1d82ef0 <__Stack_Size+0x1d82af0>
    2060:	2d2f2b4c 	vstmdbcs	pc!, {d2-<overflow reg d39>}
    2064:	302f2b32 	eorcc	r2, pc, r2, lsr fp
    2068:	02312d2c 	eorseq	r2, r1, #2816	; 0xb00
    206c:	01010006 	tsteq	r1, r6
    2070:	0000011b 	andeq	r0, r0, fp, lsl r1
    2074:	00d90002 	sbcseq	r0, r9, r2
    2078:	01020000 	tsteq	r2, r0
    207c:	000d0efb 	strdeq	r0, [sp], -fp
    2080:	01010101 	tsteq	r1, r1, lsl #2
    2084:	01000000 	tsteq	r0, r0
    2088:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    208c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2090:	2f2e2e2f 	svccs	0x002e2e2f
    2094:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2098:	63672f2e 	cmnvs	r7, #184	; 0xb8
    209c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    20a0:	2f302e33 	svccs	0x00302e33
    20a4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    20a8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    20ac:	2f636269 	svccs	0x00636269
    20b0:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    20b4:	63006269 	movwvs	r6, #617	; 0x269
    20b8:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    20bc:	6d72616e 	ldfvse	f6, [r2, #-440]!
    20c0:	75622f73 	strbvc	r2, [r2, #-3955]!
    20c4:	2f646c69 	svccs	0x00646c69
    20c8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    20cc:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    20d0:	656e2f30 	strbvs	r2, [lr, #-3888]!
    20d4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    20d8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    20dc:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    20e0:	64756c63 	ldrbtvs	r6, [r5], #-3171
    20e4:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    20e8:	3a630073 	bcc	18c22bc <__Stack_Size+0x18c1ebc>
    20ec:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    20f0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    20f4:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    20f8:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    20fc:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2100:	646c6975 	strbtvs	r6, [ip], #-2421
    2104:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2108:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    210c:	6564756c 	strbvs	r7, [r4, #-1388]!
    2110:	5f5f0000 	svcpl	0x005f0000
    2114:	6c6c6163 	stfvse	f6, [ip], #-396
    2118:	6574615f 	ldrbvs	r6, [r4, #-351]!
    211c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    2120:	00010063 	andeq	r0, r1, r3, rrx
    2124:	636f6c00 	cmnvs	pc, #0	; 0x0
    2128:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    212c:	5f000002 	svcpl	0x00000002
    2130:	65707974 	ldrbvs	r7, [r0, #-2420]!
    2134:	00682e73 	rsbeq	r2, r8, r3, ror lr
    2138:	73000002 	movwvc	r0, #2	; 0x2
    213c:	65646474 	strbvs	r6, [r4, #-1140]!
    2140:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2144:	72000003 	andvc	r0, r0, #3	; 0x3
    2148:	746e6565 	strbtvc	r6, [lr], #-1381
    214c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2150:	00000000 	andeq	r0, r0, r0
    2154:	00000205 	andeq	r0, r0, r5, lsl #4
    2158:	11030000 	tstne	r3, r0
    215c:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
    2160:	4a4a7603 	bmi	129f974 <__Stack_Size+0x129f574>
    2164:	034a2c03 	movteq	r2, #44035	; 0xac03
    2168:	69032e77 	stmdbvs	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    216c:	03c1512e 	biceq	r5, r1, #-2147483637	; 0x8000000b
    2170:	3e039e79 	mcrcc	14, 0, r9, cr3, cr9, {3}
    2174:	664f0366 	strbvs	r0, [pc], -r6, ror #6
    2178:	304b2f2d 	subcc	r2, fp, sp, lsr #30
    217c:	31635031 	cmncc	r3, r1, lsr r0
    2180:	03896730 	orreq	r6, r9, #12582912	; 0xc00000
    2184:	09039e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, pc}
    2188:	0a02d14a 	beq	b66b8 <__Stack_Size+0xb62b8>
    218c:	45010100 	strmi	r0, [r1, #-256]
    2190:	02000000 	andeq	r0, r0, #0	; 0x0
    2194:	00001f00 	andeq	r1, r0, r0, lsl #30
    2198:	fb010200 	blx	429a2 <__Stack_Size+0x425a2>
    219c:	01000d0e 	tsteq	r0, lr, lsl #26
    21a0:	00010101 	andeq	r0, r1, r1, lsl #2
    21a4:	00010000 	andeq	r0, r1, r0
    21a8:	63000100 	movwvs	r0, #256	; 0x100
    21ac:	2e6e7472 	mcrcs	4, 3, r7, cr14, cr2, {3}
    21b0:	006d7361 	rsbeq	r7, sp, r1, ror #6
    21b4:	00000000 	andeq	r0, r0, r0
    21b8:	00020500 	andeq	r0, r2, r0, lsl #10
    21bc:	03000000 	movweq	r0, #0	; 0x0
    21c0:	020100ce 	andeq	r0, r1, #206	; 0xce
    21c4:	01010006 	tsteq	r1, r6
    21c8:	00020500 	andeq	r0, r2, r0, lsl #10
    21cc:	03000000 	movweq	r0, #0	; 0x0
    21d0:	020100d2 	andeq	r0, r1, #210	; 0xd2
    21d4:	01010006 	tsteq	r1, r6

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000020 	andeq	r0, r0, r0, lsr #32
      30:	00000018 	andeq	r0, r0, r8, lsl r0
      34:	00000000 	andeq	r0, r0, r0
      38:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
      3c:	000000a8 	andeq	r0, r0, r8, lsr #1
      40:	8e0c0e42 	cdphi	14, 0, cr0, cr12, cr2, {2}
      44:	84028501 	strhi	r8, [r2], #-1281
      48:	100e4603 	andne	r4, lr, r3, lsl #12
      4c:	0000001c 	andeq	r0, r0, ip, lsl r0
      50:	00000000 	andeq	r0, r0, r0
      54:	08003210 	stmdaeq	r0, {r4, r9, ip, sp}
      58:	000000f8 	strdeq	r0, [r0], -r8
      5c:	42140e42 	andsmi	r0, r4, #1056	; 0x420
      60:	018e180e 	orreq	r1, lr, lr, lsl #16
      64:	03860287 	orreq	r0, r6, #1879048200	; 0x70000008
      68:	05840485 	streq	r0, [r4, #1157]
      6c:	0000000c 	.word	0x0000000c
      70:	ffffffff 	.word	0xffffffff
      74:	7c010001 	.word	0x7c010001
      78:	000d0c0e 	.word	0x000d0c0e
      7c:	0000000c 	.word	0x0000000c
      80:	0000006c 	.word	0x0000006c
      84:	08003308 	.word	0x08003308
      88:	0002      	.short	0x0002
      8a:	0000      	.short	0x0000
      8c:	0000000c 	.word	0x0000000c
      90:	0000006c 	.word	0x0000006c
      94:	0800330c 	.word	0x0800330c
      98:	00000002 	.word	0x00000002
      9c:	0000000c 	.word	0x0000000c
      a0:	0000006c 	.word	0x0000006c
      a4:	08003310 	.word	0x08003310
      a8:	00000002 	.word	0x00000002
      ac:	0000000c 	.word	0x0000000c
      b0:	0000006c 	.word	0x0000006c
      b4:	08003314 	.word	0x08003314
      b8:	00000002 	.word	0x00000002
      bc:	0000000c 	.word	0x0000000c
      c0:	0000006c 	.word	0x0000006c
      c4:	08003318 	.word	0x08003318
      c8:	00000002 	.word	0x00000002
      cc:	0000000c 	.word	0x0000000c
      d0:	0000006c 	.word	0x0000006c
      d4:	0800331c 	.word	0x0800331c
      d8:	00000002 	.word	0x00000002
      dc:	0000000c 	.word	0x0000000c
      e0:	0000006c 	.word	0x0000006c
      e4:	08003320 	.word	0x08003320
      e8:	00000002 	.word	0x00000002
      ec:	0000000c 	.word	0x0000000c
      f0:	0000006c 	.word	0x0000006c
      f4:	08003324 	.word	0x08003324
      f8:	00000002 	.word	0x00000002
      fc:	0000000c 	.word	0x0000000c
     100:	0000006c 	.word	0x0000006c
     104:	08003328 	.word	0x08003328
     108:	00000002 	.word	0x00000002
     10c:	0000000c 	.word	0x0000000c
     110:	0000006c 	.word	0x0000006c
     114:	0800332c 	.word	0x0800332c
     118:	00000002 	.word	0x00000002
     11c:	0000000c 	.word	0x0000000c
     120:	0000006c 	.word	0x0000006c
     124:	08003330 	.word	0x08003330
     128:	00000002 	.word	0x00000002
     12c:	0000000c 	.word	0x0000000c
     130:	0000006c 	.word	0x0000006c
     134:	08003334 	.word	0x08003334
     138:	00000002 	.word	0x00000002
     13c:	0000000c 	.word	0x0000000c
     140:	0000006c 	.word	0x0000006c
     144:	08003338 	.word	0x08003338
     148:	00000002 	.word	0x00000002
     14c:	0000000c 	.word	0x0000000c
     150:	0000006c 	.word	0x0000006c
     154:	0800333c 	.word	0x0800333c
     158:	00000002 	.word	0x00000002
     15c:	0000000c 	.word	0x0000000c
     160:	0000006c 	.word	0x0000006c
     164:	08003340 	.word	0x08003340
     168:	00000002 	.word	0x00000002
     16c:	0000000c 	.word	0x0000000c
     170:	0000006c 	.word	0x0000006c
     174:	08003344 	.word	0x08003344
     178:	00000002 	.word	0x00000002
     17c:	0000000c 	.word	0x0000000c
     180:	0000006c 	.word	0x0000006c
     184:	08003348 	.word	0x08003348
     188:	00000002 	.word	0x00000002
     18c:	0000000c 	.word	0x0000000c
     190:	0000006c 	.word	0x0000006c
     194:	0800334c 	.word	0x0800334c
     198:	00000002 	.word	0x00000002
     19c:	0000000c 	.word	0x0000000c
     1a0:	0000006c 	.word	0x0000006c
     1a4:	08003350 	.word	0x08003350
     1a8:	00000002 	.word	0x00000002
     1ac:	0000000c 	.word	0x0000000c
     1b0:	0000006c 	.word	0x0000006c
     1b4:	08003354 	.word	0x08003354
     1b8:	00000002 	.word	0x00000002
     1bc:	0000000c 	.word	0x0000000c
     1c0:	0000006c 	.word	0x0000006c
     1c4:	08003358 	.word	0x08003358
     1c8:	00000002 	.word	0x00000002
     1cc:	0000000c 	.word	0x0000000c
     1d0:	0000006c 	.word	0x0000006c
     1d4:	0800335c 	.word	0x0800335c
     1d8:	00000002 	.word	0x00000002
     1dc:	0000000c 	.word	0x0000000c
     1e0:	0000006c 	.word	0x0000006c
     1e4:	08003360 	.word	0x08003360
     1e8:	00000002 	.word	0x00000002
     1ec:	0000000c 	.word	0x0000000c
     1f0:	0000006c 	.word	0x0000006c
     1f4:	08003364 	.word	0x08003364
     1f8:	00000002 	.word	0x00000002
     1fc:	0000000c 	.word	0x0000000c
     200:	0000006c 	.word	0x0000006c
     204:	08003368 	.word	0x08003368
     208:	00000002 	.word	0x00000002
     20c:	0000000c 	.word	0x0000000c
     210:	0000006c 	.word	0x0000006c
     214:	0800336c 	.word	0x0800336c
     218:	00000002 	.word	0x00000002
     21c:	0000000c 	.word	0x0000000c
     220:	0000006c 	.word	0x0000006c
     224:	08003370 	.word	0x08003370
     228:	00000002 	.word	0x00000002
     22c:	0000000c 	.word	0x0000000c
     230:	0000006c 	.word	0x0000006c
     234:	08003374 	.word	0x08003374
     238:	00000002 	.word	0x00000002
     23c:	0000000c 	.word	0x0000000c
     240:	0000006c 	.word	0x0000006c
     244:	08003378 	.word	0x08003378
     248:	00000002 	.word	0x00000002
     24c:	0000000c 	.word	0x0000000c
     250:	0000006c 	.word	0x0000006c
     254:	0800337c 	.word	0x0800337c
     258:	00000002 	.word	0x00000002
     25c:	0000000c 	.word	0x0000000c
     260:	0000006c 	.word	0x0000006c
     264:	08003380 	.word	0x08003380
     268:	00000002 	.word	0x00000002
     26c:	0000000c 	.word	0x0000000c
     270:	0000006c 	.word	0x0000006c
     274:	08003384 	.word	0x08003384
     278:	00000002 	.word	0x00000002
     27c:	0000000c 	.word	0x0000000c
     280:	0000006c 	.word	0x0000006c
     284:	08003388 	.word	0x08003388
     288:	00000002 	.word	0x00000002
     28c:	0000000c 	.word	0x0000000c
     290:	0000006c 	.word	0x0000006c
     294:	0800338c 	.word	0x0800338c
     298:	00000002 	.word	0x00000002
     29c:	0000000c 	.word	0x0000000c
     2a0:	0000006c 	.word	0x0000006c
     2a4:	08003390 	.word	0x08003390
     2a8:	00000002 	.word	0x00000002
     2ac:	0000000c 	.word	0x0000000c
     2b0:	0000006c 	.word	0x0000006c
     2b4:	08003394 	.word	0x08003394
     2b8:	00000002 	.word	0x00000002
     2bc:	0000000c 	.word	0x0000000c
     2c0:	0000006c 	.word	0x0000006c
     2c4:	08003398 	.word	0x08003398
     2c8:	00000002 	.word	0x00000002
     2cc:	0000000c 	.word	0x0000000c
     2d0:	0000006c 	.word	0x0000006c
     2d4:	0800339c 	.word	0x0800339c
     2d8:	00000002 	.word	0x00000002
     2dc:	0000000c 	.word	0x0000000c
     2e0:	0000006c 	.word	0x0000006c
     2e4:	080033a0 	.word	0x080033a0
     2e8:	00000002 	.word	0x00000002
     2ec:	0000000c 	.word	0x0000000c
     2f0:	0000006c 	.word	0x0000006c
     2f4:	080033a4 	.word	0x080033a4
     2f8:	00000002 	.word	0x00000002
     2fc:	0000000c 	.word	0x0000000c
     300:	0000006c 	.word	0x0000006c
     304:	080033a8 	.word	0x080033a8
     308:	00000002 	.word	0x00000002
     30c:	0000000c 	.word	0x0000000c
     310:	0000006c 	.word	0x0000006c
     314:	080033ac 	.word	0x080033ac
     318:	00000002 	.word	0x00000002
     31c:	0000000c 	.word	0x0000000c
     320:	0000006c 	.word	0x0000006c
     324:	080033b0 	.word	0x080033b0
     328:	00000002 	.word	0x00000002
     32c:	0000000c 	.word	0x0000000c
     330:	0000006c 	.word	0x0000006c
     334:	080033b4 	.word	0x080033b4
     338:	00000002 	.word	0x00000002
     33c:	0000000c 	.word	0x0000000c
     340:	0000006c 	.word	0x0000006c
     344:	080033b8 	.word	0x080033b8
     348:	00000002 	.word	0x00000002
     34c:	0000000c 	.word	0x0000000c
     350:	0000006c 	.word	0x0000006c
     354:	080033bc 	.word	0x080033bc
     358:	00000002 	.word	0x00000002
     35c:	0000000c 	.word	0x0000000c
     360:	0000006c 	.word	0x0000006c
     364:	080033c0 	.word	0x080033c0
     368:	00000002 	.word	0x00000002
     36c:	0000000c 	.word	0x0000000c
     370:	0000006c 	.word	0x0000006c
     374:	080033c4 	.word	0x080033c4
     378:	00000002 	.word	0x00000002
     37c:	0000000c 	.word	0x0000000c
     380:	0000006c 	.word	0x0000006c
     384:	080033c8 	.word	0x080033c8
     388:	00000002 	.word	0x00000002
     38c:	0000000c 	.word	0x0000000c
     390:	0000006c 	.word	0x0000006c
     394:	080033cc 	.word	0x080033cc
     398:	00000002 	.word	0x00000002
     39c:	0000000c 	.word	0x0000000c
     3a0:	0000006c 	.word	0x0000006c
     3a4:	080033d0 	.word	0x080033d0
     3a8:	00000002 	.word	0x00000002
     3ac:	0000000c 	.word	0x0000000c
     3b0:	0000006c 	.word	0x0000006c
     3b4:	080033d4 	.word	0x080033d4
     3b8:	00000002 	.word	0x00000002
     3bc:	0000000c 	.word	0x0000000c
     3c0:	0000006c 	.word	0x0000006c
     3c4:	080033d8 	.word	0x080033d8
     3c8:	00000002 	.word	0x00000002
     3cc:	0000000c 	.word	0x0000000c
     3d0:	0000006c 	.word	0x0000006c
     3d4:	080033dc 	.word	0x080033dc
     3d8:	00000002 	.word	0x00000002
     3dc:	0000000c 	.word	0x0000000c
     3e0:	0000006c 	.word	0x0000006c
     3e4:	080033e0 	.word	0x080033e0
     3e8:	00000002 	.word	0x00000002
     3ec:	0000000c 	.word	0x0000000c
     3f0:	0000006c 	.word	0x0000006c
     3f4:	080033e4 	.word	0x080033e4
     3f8:	00000002 	.word	0x00000002
     3fc:	0000000c 	.word	0x0000000c
     400:	0000006c 	.word	0x0000006c
     404:	080033e8 	.word	0x080033e8
     408:	00000002 	.word	0x00000002
     40c:	0000000c 	.word	0x0000000c
     410:	0000006c 	.word	0x0000006c
     414:	080033ec 	.word	0x080033ec
     418:	00000002 	.word	0x00000002
     41c:	0000000c 	.word	0x0000000c
     420:	0000006c 	.word	0x0000006c
     424:	080033f0 	.word	0x080033f0
     428:	00000002 	.word	0x00000002
     42c:	0000000c 	.word	0x0000000c
     430:	0000006c 	.word	0x0000006c
     434:	080033f4 	.word	0x080033f4
     438:	00000002 	.word	0x00000002
     43c:	0000000c 	.word	0x0000000c
     440:	0000006c 	.word	0x0000006c
     444:	080033f8 	.word	0x080033f8
     448:	00000002 	.word	0x00000002
     44c:	0000000c 	.word	0x0000000c
     450:	0000006c 	.word	0x0000006c
     454:	080033fc 	.word	0x080033fc
     458:	00000002 	.word	0x00000002
     45c:	0000000c 	.word	0x0000000c
     460:	0000006c 	.word	0x0000006c
     464:	08003400 	.word	0x08003400
     468:	00000002 	.word	0x00000002
     46c:	0000000c 	.word	0x0000000c
     470:	0000006c 	.word	0x0000006c
     474:	08003404 	.word	0x08003404
     478:	00000002 	.word	0x00000002
     47c:	0000000c 	.word	0x0000000c
     480:	0000006c 	.word	0x0000006c
     484:	08003408 	.word	0x08003408
     488:	00000002 	.word	0x00000002
     48c:	00000014 	.word	0x00000014
     490:	0000006c 	.word	0x0000006c
     494:	0800340c 	.word	0x0800340c
     498:	0000000c 	.word	0x0000000c
     49c:	42040e42 	.word	0x42040e42
     4a0:	018e080e 	.word	0x018e080e
     4a4:	00000014 	.word	0x00000014
     4a8:	0000006c 	.word	0x0000006c
     4ac:	08003418 	.word	0x08003418
     4b0:	0000000c 	.word	0x0000000c
     4b4:	42040e42 	.word	0x42040e42
     4b8:	018e080e 	.word	0x018e080e
     4bc:	00000014 	.word	0x00000014
     4c0:	0000006c 	.word	0x0000006c
     4c4:	08003424 	.word	0x08003424
     4c8:	0000000c 	.word	0x0000000c
     4cc:	42040e42 	.word	0x42040e42
     4d0:	018e080e 	.word	0x018e080e
     4d4:	00000014 	.word	0x00000014
     4d8:	0000006c 	.word	0x0000006c
     4dc:	08003430 	.word	0x08003430
     4e0:	0000000c 	.word	0x0000000c
     4e4:	42040e42 	.word	0x42040e42
     4e8:	018e080e 	.word	0x018e080e
     4ec:	0000000c 	.word	0x0000000c
     4f0:	ffffffff 	.word	0xffffffff
     4f4:	7c010001 	.word	0x7c010001
     4f8:	000d0c0e 	.word	0x000d0c0e
     4fc:	0000000c 	.word	0x0000000c
     500:	000004ec 	.word	0x000004ec
     504:	0800343c 	.word	0x0800343c
     508:	00000030 	.word	0x00000030
     50c:	00000014 	.word	0x00000014
     510:	000004ec 	.word	0x000004ec
     514:	0800346c 	.word	0x0800346c
     518:	00000014 	.word	0x00000014
     51c:	44040e42 	.word	0x44040e42
     520:	018e080e 	.word	0x018e080e
     524:	0000001c 	.word	0x0000001c
     528:	000004ec 	.word	0x000004ec
     52c:	08003480 	.word	0x08003480
     530:	000000f4 	.word	0x000000f4
     534:	42140e42 	.word	0x42140e42
     538:	018e200e 	.word	0x018e200e
     53c:	03860287 	.word	0x03860287
     540:	05840485 	.word	0x05840485
     544:	0000001c 	.word	0x0000001c
     548:	000004ec 	.word	0x000004ec
     54c:	08003574 	.word	0x08003574
     550:	00000052 	.word	0x00000052
     554:	46100e42 	.word	0x46100e42
     558:	018e180e 	.word	0x018e180e
     55c:	03850286 	.word	0x03850286
     560:	00000484 	.word	0x00000484
     564:	00000014 	.word	0x00000014
     568:	000004ec 	.word	0x000004ec
     56c:	080035c8 	.word	0x080035c8
     570:	00000084 	.word	0x00000084
     574:	42040e42 	.word	0x42040e42
     578:	018e080e 	.word	0x018e080e
     57c:	0000000c 	.word	0x0000000c
     580:	ffffffff 	.word	0xffffffff
     584:	7c010001 	.word	0x7c010001
     588:	000d0c0e 	.word	0x000d0c0e
     58c:	00000014 	.word	0x00000014
     590:	0000057c 	.word	0x0000057c
     594:	0800364c 	.word	0x0800364c
     598:	00000038 	.word	0x00000038
     59c:	8e080e42 	.word	0x8e080e42
     5a0:	00028401 	.word	0x00028401
     5a4:	00000014 	.word	0x00000014
     5a8:	0000057c 	.word	0x0000057c
     5ac:	08003684 	.word	0x08003684
     5b0:	0000002c 	.word	0x0000002c
     5b4:	8e080e42 	.word	0x8e080e42
     5b8:	00028401 	.word	0x00028401
     5bc:	00000014 	.word	0x00000014
     5c0:	0000057c 	.word	0x0000057c
     5c4:	080036b0 	.word	0x080036b0
     5c8:	00000016 	.word	0x00000016
     5cc:	4a040e42 	.word	0x4a040e42
     5d0:	018e080e 	.word	0x018e080e
     5d4:	00000014 	.word	0x00000014
     5d8:	0000057c 	.word	0x0000057c
     5dc:	080036c8 	.word	0x080036c8
     5e0:	00000020 	.word	0x00000020
     5e4:	44040e42 	.word	0x44040e42
     5e8:	018e080e 	.word	0x018e080e
     5ec:	00000014 	.word	0x00000014
     5f0:	0000057c 	.word	0x0000057c
     5f4:	080036e8 	.word	0x080036e8
     5f8:	00000014 	.word	0x00000014
     5fc:	8e080e42 	.word	0x8e080e42
     600:	00028401 	.word	0x00028401
     604:	0000001c 	.word	0x0000001c
     608:	0000057c 	.word	0x0000057c
     60c:	080036fc 	.word	0x080036fc
     610:	00000044 	.word	0x00000044
     614:	44140e42 	.word	0x44140e42
     618:	018e200e 	.word	0x018e200e
     61c:	03860287 	.word	0x03860287
     620:	05840485 	.word	0x05840485
     624:	00000018 	.word	0x00000018
     628:	0000057c 	.word	0x0000057c
     62c:	08003740 	.word	0x08003740
     630:	00000018 	.word	0x00000018
     634:	8e100e42 	.word	0x8e100e42
     638:	85028601 	.word	0x85028601
     63c:	00048403 	.word	0x00048403
     640:	00000018 	.word	0x00000018
     644:	0000057c 	.word	0x0000057c
     648:	08003758 	.word	0x08003758
     64c:	0000001a 	.word	0x0000001a
     650:	8e0c0e42 	.word	0x8e0c0e42
     654:	84028501 	.word	0x84028501
     658:	100e4403 	.word	0x100e4403
     65c:	0000001c 	.word	0x0000001c
     660:	0000057c 	.word	0x0000057c
     664:	08003774 	.word	0x08003774
     668:	0000008c 	.word	0x0000008c
     66c:	42100e42 	.word	0x42100e42
     670:	018e200e 	.word	0x018e200e
     674:	03850286 	.word	0x03850286
     678:	00000484 	.word	0x00000484
     67c:	0000000c 	.word	0x0000000c
     680:	ffffffff 	.word	0xffffffff
     684:	7c010001 	.word	0x7c010001
     688:	000d0c0e 	.word	0x000d0c0e
     68c:	00000018 	.word	0x00000018
     690:	0000067c 	.word	0x0000067c
     694:	08003800 	.word	0x08003800
     698:	0060      	.short	0x0060
     69a:	00          	.byte	0x00
     69b:	00          	.byte	0x00
     69c:	420c0e42 	.word	0x420c0e42
     6a0:	018e200e 	.word	0x018e200e
     6a4:	03840285 	.word	0x03840285
     6a8:	00000014 	.word	0x00000014
     6ac:	0000067c 	.word	0x0000067c
     6b0:	08003860 	.word	0x08003860
     6b4:	0000000c 	.word	0x0000000c
     6b8:	42040e42 	.word	0x42040e42
     6bc:	018e080e 	.word	0x018e080e
     6c0:	00000018 	.word	0x00000018
     6c4:	0000067c 	.word	0x0000067c
     6c8:	0800386c 	.word	0x0800386c
     6cc:	00000038 	.word	0x00000038
     6d0:	440c0e42 	.word	0x440c0e42
     6d4:	018e100e 	.word	0x018e100e
     6d8:	03840285 	.word	0x03840285
     6dc:	00000014 	.word	0x00000014
     6e0:	0000067c 	.word	0x0000067c
     6e4:	080038a4 	.word	0x080038a4
     6e8:	00000044 	.word	0x00000044
     6ec:	8e080e42 	.word	0x8e080e42
     6f0:	00028401 	.word	0x00028401
     6f4:	00000018 	.word	0x00000018
     6f8:	0000067c 	.word	0x0000067c
     6fc:	080038e8 	.word	0x080038e8
     700:	00000078 	.word	0x00000078
     704:	5c0c0e46 	.word	0x5c0c0e46
     708:	018e100e 	.word	0x018e100e
     70c:	03840285 	.word	0x03840285
     710:	00000018 	.word	0x00000018
     714:	0000067c 	.word	0x0000067c
     718:	08003960 	.word	0x08003960
     71c:	0000008c 	.word	0x0000008c
     720:	680c0e42 	.word	0x680c0e42
     724:	018e100e 	.word	0x018e100e
     728:	03840285 	.word	0x03840285
     72c:	0000000c 	.word	0x0000000c
     730:	ffffffff 	.word	0xffffffff
     734:	7c010001 	.word	0x7c010001
     738:	000d0c0e 	.word	0x000d0c0e
     73c:	0000000c 	.word	0x0000000c
     740:	0000072c 	.word	0x0000072c
     744:	080039ec 	.word	0x080039ec
     748:	00000002 	.word	0x00000002
     74c:	00000014 	.word	0x00000014
     750:	0000072c 	.word	0x0000072c
     754:	080039f0 	.word	0x080039f0
     758:	00000030 	.word	0x00000030
     75c:	8e080e42 	.word	0x8e080e42
     760:	00028401 	.word	0x00028401
     764:	00000018 	.word	0x00000018
     768:	0000072c 	.word	0x0000072c
     76c:	08003a20 	.word	0x08003a20
     770:	00000038 	.word	0x00000038
     774:	8e0c0e42 	.word	0x8e0c0e42
     778:	84028501 	.word	0x84028501
     77c:	100e5e03 	.word	0x100e5e03
     780:	00000014 	.word	0x00000014
     784:	0000072c 	.word	0x0000072c
     788:	08003a58 	.word	0x08003a58
     78c:	00000034 	.word	0x00000034
     790:	8e080e42 	.word	0x8e080e42
     794:	00028401 	.word	0x00028401
     798:	00000014 	.word	0x00000014
     79c:	0000072c 	.word	0x0000072c
     7a0:	08003a8c 	.word	0x08003a8c
     7a4:	00000030 	.word	0x00000030
     7a8:	8e080e42 	.word	0x8e080e42
     7ac:	00028401 	.word	0x00028401
     7b0:	00000014 	.word	0x00000014
     7b4:	0000072c 	.word	0x0000072c
     7b8:	08003abc 	.word	0x08003abc
     7bc:	0000001c 	.word	0x0000001c
     7c0:	48040e42 	.word	0x48040e42
     7c4:	018e080e 	.word	0x018e080e
     7c8:	0000000c 	.word	0x0000000c
     7cc:	ffffffff 	.word	0xffffffff
     7d0:	7c010001 	.word	0x7c010001
     7d4:	000d0c0e 	.word	0x000d0c0e
     7d8:	00000018 	.word	0x00000018
     7dc:	000007c8 	.word	0x000007c8
     7e0:	08003ad8 	.word	0x08003ad8
     7e4:	00000080 	.word	0x00000080
     7e8:	42080e42 	.word	0x42080e42
     7ec:	018e200e 	.word	0x018e200e
     7f0:	00000284 	.word	0x00000284
     7f4:	00000014 	.word	0x00000014
     7f8:	000007c8 	.word	0x000007c8
     7fc:	08003b58 	.word	0x08003b58
     800:	00000248 	.word	0x00000248
     804:	8e080e42 	.word	0x8e080e42
     808:	00028401 	.word	0x00028401
     80c:	0000000c 	.word	0x0000000c
     810:	ffffffff 	.word	0xffffffff
     814:	7c010001 	.word	0x7c010001
     818:	000d0c0e 	.word	0x000d0c0e
     81c:	0000000c 	.word	0x0000000c
     820:	0000080c 	.word	0x0000080c
     824:	08003da0 	.word	0x08003da0
     828:	00000048 	.word	0x00000048
     82c:	0000000c 	.word	0x0000000c
     830:	0000080c 	.word	0x0000080c
     834:	08003de8 	.word	0x08003de8
     838:	00000012 	.word	0x00000012
     83c:	0000000c 	.word	0x0000000c
     840:	0000080c 	.word	0x0000080c
     844:	08003dfc 	.word	0x08003dfc
     848:	00000014 	.word	0x00000014
     84c:	0000000c 	.word	0x0000000c
     850:	0000080c 	.word	0x0000080c
     854:	08003e10 	.word	0x08003e10
     858:	00000014 	.word	0x00000014
     85c:	0000000c 	.word	0x0000000c
     860:	0000080c 	.word	0x0000080c
     864:	08003e24 	.word	0x08003e24
     868:	00000016 	.word	0x00000016
     86c:	0000000c 	.word	0x0000000c
     870:	0000080c 	.word	0x0000080c
     874:	08003e3c 	.word	0x08003e3c
     878:	0000000a 	.word	0x0000000a
     87c:	0000000c 	.word	0x0000000c
     880:	0000080c 	.word	0x0000080c
     884:	08003e48 	.word	0x08003e48
     888:	0000000a 	.word	0x0000000a
     88c:	0000000c 	.word	0x0000000c
     890:	0000080c 	.word	0x0000080c
     894:	08003e54 	.word	0x08003e54
     898:	0000000a 	.word	0x0000000a
     89c:	0000000c 	.word	0x0000000c
     8a0:	0000080c 	.word	0x0000080c
     8a4:	08003e60 	.word	0x08003e60
     8a8:	0000000a 	.word	0x0000000a
     8ac:	0000000c 	.word	0x0000000c
     8b0:	0000080c 	.word	0x0000080c
     8b4:	08003e6c 	.word	0x08003e6c
     8b8:	00000014 	.word	0x00000014
     8bc:	0000000c 	.word	0x0000000c
     8c0:	0000080c 	.word	0x0000080c
     8c4:	08003e80 	.word	0x08003e80
     8c8:	0000000a 	.word	0x0000000a
     8cc:	0000000c 	.word	0x0000000c
     8d0:	0000080c 	.word	0x0000080c
     8d4:	08003e8c 	.word	0x08003e8c
     8d8:	00000010 	.word	0x00000010
     8dc:	0000000c 	.word	0x0000000c
     8e0:	0000080c 	.word	0x0000080c
     8e4:	08003e9c 	.word	0x08003e9c
     8e8:	00000014 	.word	0x00000014
     8ec:	00000018 	.word	0x00000018
     8f0:	0000080c 	.word	0x0000080c
     8f4:	08003eb0 	.word	0x08003eb0
     8f8:	00000096 	.word	0x00000096
     8fc:	8e0c0e44 	.word	0x8e0c0e44
     900:	84028501 	.word	0x84028501
     904:	00000003 	.word	0x00000003
     908:	0000000c 	.word	0x0000000c
     90c:	0000080c 	.word	0x0000080c
     910:	08003f48 	.word	0x08003f48
     914:	00000014 	.word	0x00000014
     918:	0000000c 	.word	0x0000000c
     91c:	0000080c 	.word	0x0000080c
     920:	08003f5c 	.word	0x08003f5c
     924:	00000006 	.word	0x00000006
     928:	0000000c 	.word	0x0000000c
     92c:	0000080c 	.word	0x0000080c
     930:	08003f64 	.word	0x08003f64
     934:	0000000c 	.word	0x0000000c
     938:	0000000c 	.word	0x0000000c
     93c:	0000080c 	.word	0x0000080c
     940:	08003f70 	.word	0x08003f70
     944:	00000014 	.word	0x00000014
     948:	0000000c 	.word	0x0000000c
     94c:	0000080c 	.word	0x0000080c
     950:	08003f84 	.word	0x08003f84
     954:	00000014 	.word	0x00000014
     958:	0000000c 	.word	0x0000000c
     95c:	0000080c 	.word	0x0000080c
     960:	08003f98 	.word	0x08003f98
     964:	0000000c 	.word	0x0000000c
     968:	0000000c 	.word	0x0000000c
     96c:	0000080c 	.word	0x0000080c
     970:	08003fa4 	.word	0x08003fa4
     974:	00000014 	.word	0x00000014
     978:	0000000c 	.word	0x0000000c
     97c:	0000080c 	.word	0x0000080c
     980:	08003fb8 	.word	0x08003fb8
     984:	00000014 	.word	0x00000014
     988:	0000000c 	.word	0x0000000c
     98c:	0000080c 	.word	0x0000080c
     990:	08003fcc 	.word	0x08003fcc
     994:	0000000a 	.word	0x0000000a
     998:	00000018 	.word	0x00000018
     99c:	0000080c 	.word	0x0000080c
     9a0:	08003fd8 	.word	0x08003fd8
     9a4:	00000062 	.word	0x00000062
     9a8:	8e0c0e44 	.word	0x8e0c0e44
     9ac:	84028501 	.word	0x84028501
     9b0:	00000003 	.word	0x00000003
     9b4:	0000000c 	.word	0x0000000c
     9b8:	0000080c 	.word	0x0000080c
     9bc:	0800403c 	.word	0x0800403c
     9c0:	00000010 	.word	0x00000010
     9c4:	00000010 	.word	0x00000010
     9c8:	0000080c 	.word	0x0000080c
     9cc:	0800404c 	.word	0x0800404c
     9d0:	00000008 	.word	0x00000008
     9d4:	00080e42 	.word	0x00080e42
     9d8:	00000010 	.word	0x00000010
     9dc:	0000080c 	.word	0x0000080c
     9e0:	08004054 	.word	0x08004054
     9e4:	0000000e 	.word	0x0000000e
     9e8:	00080e42 	.word	0x00080e42
     9ec:	0000000c 	.word	0x0000000c
     9f0:	0000080c 	.word	0x0000080c
     9f4:	08004064 	.word	0x08004064
     9f8:	00000010 	.word	0x00000010
     9fc:	0000000c 	.word	0x0000000c
     a00:	0000080c 	.word	0x0000080c
     a04:	08004074 	.word	0x08004074
     a08:	00000006 	.word	0x00000006
     a0c:	0000000c 	.word	0x0000000c
     a10:	0000080c 	.word	0x0000080c
     a14:	0800407c 	.word	0x0800407c
     a18:	0000000c 	.word	0x0000000c
     a1c:	0000000c 	.word	0x0000000c
     a20:	0000080c 	.word	0x0000080c
     a24:	08004088 	.word	0x08004088
     a28:	0000001c 	.word	0x0000001c
     a2c:	0000000c 	.word	0x0000000c
     a30:	0000080c 	.word	0x0000080c
     a34:	080040a4 	.word	0x080040a4
     a38:	0000000c 	.word	0x0000000c
     a3c:	0000000c 	.word	0x0000000c
     a40:	0000080c 	.word	0x0000080c
     a44:	080040b0 	.word	0x080040b0
     a48:	00000008 	.word	0x00000008
     a4c:	0000000c 	.word	0x0000000c
     a50:	0000080c 	.word	0x0000080c
     a54:	080040b8 	.word	0x080040b8
     a58:	0000001a 	.word	0x0000001a
     a5c:	0000000c 	.word	0x0000000c
     a60:	0000080c 	.word	0x0000080c
     a64:	080040d4 	.word	0x080040d4
     a68:	00000008 	.word	0x00000008
     a6c:	00000014 	.word	0x00000014
     a70:	0000080c 	.word	0x0000080c
     a74:	080040dc 	.word	0x080040dc
     a78:	00000058 	.word	0x00000058
     a7c:	44040e42 	.word	0x44040e42
     a80:	018e100e 	.word	0x018e100e
     a84:	0000000c 	.word	0x0000000c
     a88:	ffffffff 	.word	0xffffffff
     a8c:	7c010001 	.word	0x7c010001
     a90:	000d0c0e 	.word	0x000d0c0e
     a94:	0000000c 	.word	0x0000000c
     a98:	00000a84 	.word	0x00000a84
     a9c:	08004134 	.word	0x08004134
     aa0:	00000018 	.word	0x00000018
     aa4:	0000000c 	.word	0x0000000c
     aa8:	00000a84 	.word	0x00000a84
     aac:	0800414c 	.word	0x0800414c
     ab0:	00000018 	.word	0x00000018
     ab4:	0000000c 	.word	0x0000000c
     ab8:	00000a84 	.word	0x00000a84
     abc:	08004164 	.word	0x08004164
     ac0:	00000018 	.word	0x00000018
     ac4:	0000000c 	.word	0x0000000c
     ac8:	00000a84 	.word	0x00000a84
     acc:	0800417c 	.word	0x0800417c
     ad0:	00000018 	.word	0x00000018
     ad4:	0000000c 	.word	0x0000000c
     ad8:	00000a84 	.word	0x00000a84
     adc:	08004194 	.word	0x08004194
     ae0:	00000010 	.word	0x00000010
     ae4:	0000000c 	.word	0x0000000c
     ae8:	00000a84 	.word	0x00000a84
     aec:	080041a4 	.word	0x080041a4
     af0:	0000000c 	.word	0x0000000c
     af4:	0000000c 	.word	0x0000000c
     af8:	00000a84 	.word	0x00000a84
     afc:	080041b0 	.word	0x080041b0
     b00:	0000000c 	.word	0x0000000c
     b04:	0000000c 	.word	0x0000000c
     b08:	00000a84 	.word	0x00000a84
     b0c:	080041bc 	.word	0x080041bc
     b10:	00000010 	.word	0x00000010
     b14:	0000000c 	.word	0x0000000c
     b18:	00000a84 	.word	0x00000a84
     b1c:	080041cc 	.word	0x080041cc
     b20:	00000010 	.word	0x00000010
     b24:	0000000c 	.word	0x0000000c
     b28:	00000a84 	.word	0x00000a84
     b2c:	080041dc 	.word	0x080041dc
     b30:	0000001c 	.word	0x0000001c
     b34:	0000000c 	.word	0x0000000c
     b38:	00000a84 	.word	0x00000a84
     b3c:	080041f8 	.word	0x080041f8
     b40:	00000020 	.word	0x00000020
     b44:	0000000c 	.word	0x0000000c
     b48:	00000a84 	.word	0x00000a84
     b4c:	08004218 	.word	0x08004218
     b50:	0000000c 	.word	0x0000000c
     b54:	0000000c 	.word	0x0000000c
     b58:	00000a84 	.word	0x00000a84
     b5c:	08004224 	.word	0x08004224
     b60:	0000002c 	.word	0x0000002c
     b64:	00000018 	.word	0x00000018
     b68:	00000a84 	.word	0x00000a84
     b6c:	08004250 	.word	0x08004250
     b70:	00000094 	.word	0x00000094
     b74:	44080e42 	.word	0x44080e42
     b78:	018e100e 	.word	0x018e100e
     b7c:	00000284 	.word	0x00000284
     b80:	0000001c 	.word	0x0000001c
     b84:	00000a84 	.word	0x00000a84
     b88:	080042e4 	.word	0x080042e4
     b8c:	0000005c 	.word	0x0000005c
     b90:	8e140e42 	.word	0x8e140e42
     b94:	86028701 	.word	0x86028701
     b98:	84048503 	.word	0x84048503
     b9c:	180e4605 	.word	0x180e4605
     ba0:	00000018 	.word	0x00000018
     ba4:	00000a84 	.word	0x00000a84
     ba8:	08004340 	.word	0x08004340
     bac:	0000009c 	.word	0x0000009c
     bb0:	8e0c0e42 	.word	0x8e0c0e42
     bb4:	84028501 	.word	0x84028501
     bb8:	100e4403 	.word	0x100e4403
     bbc:	00000014 	.word	0x00000014
     bc0:	00000a84 	.word	0x00000a84
     bc4:	080043dc 	.word	0x080043dc
     bc8:	000000c0 	.word	0x000000c0
     bcc:	8e080e42 	.word	0x8e080e42
     bd0:	00028401 	.word	0x00028401
     bd4:	00000018 	.word	0x00000018
     bd8:	00000a84 	.word	0x00000a84
     bdc:	0800449c 	.word	0x0800449c
     be0:	00000044 	.word	0x00000044
     be4:	8e100e42 	.word	0x8e100e42
     be8:	85028601 	.word	0x85028601
     bec:	00048403 	.word	0x00048403
     bf0:	00000018 	.word	0x00000018
     bf4:	00000a84 	.word	0x00000a84
     bf8:	080044e0 	.word	0x080044e0
     bfc:	00000038 	.word	0x00000038
     c00:	8e100e42 	.word	0x8e100e42
     c04:	85028601 	.word	0x85028601
     c08:	00048403 	.word	0x00048403
     c0c:	00000018 	.word	0x00000018
     c10:	00000a84 	.word	0x00000a84
     c14:	08004518 	.word	0x08004518
     c18:	00000048 	.word	0x00000048
     c1c:	8e100e42 	.word	0x8e100e42
     c20:	85028601 	.word	0x85028601
     c24:	00048403 	.word	0x00048403
     c28:	00000014 	.word	0x00000014
     c2c:	00000a84 	.word	0x00000a84
     c30:	08004560 	.word	0x08004560
     c34:	00000078 	.word	0x00000078
     c38:	8e080e42 	.word	0x8e080e42
     c3c:	00028401 	.word	0x00028401
     c40:	00000014 	.word	0x00000014
     c44:	00000a84 	.word	0x00000a84
     c48:	080045d8 	.word	0x080045d8
     c4c:	0000003c 	.word	0x0000003c
     c50:	8e080e42 	.word	0x8e080e42
     c54:	00028401 	.word	0x00028401
     c58:	00000018 	.word	0x00000018
     c5c:	00000a84 	.word	0x00000a84
     c60:	08004614 	.word	0x08004614
     c64:	00000048 	.word	0x00000048
     c68:	8e0c0e42 	.word	0x8e0c0e42
     c6c:	84028501 	.word	0x84028501
     c70:	100e4403 	.word	0x100e4403
     c74:	0000000c 	.word	0x0000000c
     c78:	ffffffff 	.word	0xffffffff
     c7c:	7c010001 	.word	0x7c010001
     c80:	000d0c0e 	.word	0x000d0c0e
     c84:	0000001c 	.word	0x0000001c
     c88:	00000c74 	.word	0x00000c74
     c8c:	0800465c 	.word	0x0800465c
     c90:	000000a6 	.word	0x000000a6
     c94:	8e140e42 	.word	0x8e140e42
     c98:	86028701 	.word	0x86028701
     c9c:	84048503 	.word	0x84048503
     ca0:	200e5a05 	.word	0x200e5a05
     ca4:	0000000c 	.word	0x0000000c
     ca8:	00000c74 	.word	0x00000c74
     cac:	08004704 	.word	0x08004704
     cb0:	00000010 	.word	0x00000010
     cb4:	0000000c 	.word	0x0000000c
     cb8:	00000c74 	.word	0x00000c74
     cbc:	08004714 	.word	0x08004714
     cc0:	0000000c 	.word	0x0000000c
     cc4:	0000000c 	.word	0x0000000c
     cc8:	00000c74 	.word	0x00000c74
     ccc:	08004720 	.word	0x08004720
     cd0:	00000006 	.word	0x00000006
     cd4:	0000000c 	.word	0x0000000c
     cd8:	00000c74 	.word	0x00000c74
     cdc:	08004728 	.word	0x08004728
     ce0:	0000000c 	.word	0x0000000c
     ce4:	0000000c 	.word	0x0000000c
     ce8:	00000c74 	.word	0x00000c74
     cec:	08004734 	.word	0x08004734
     cf0:	00000006 	.word	0x00000006
     cf4:	0000000c 	.word	0x0000000c
     cf8:	00000c74 	.word	0x00000c74
     cfc:	0800473c 	.word	0x0800473c
     d00:	00000004 	.word	0x00000004
     d04:	0000000c 	.word	0x0000000c
     d08:	00000c74 	.word	0x00000c74
     d0c:	08004740 	.word	0x08004740
     d10:	00000004 	.word	0x00000004
     d14:	0000000c 	.word	0x0000000c
     d18:	00000c74 	.word	0x00000c74
     d1c:	08004744 	.word	0x08004744
     d20:	0000000a 	.word	0x0000000a
     d24:	0000000c 	.word	0x0000000c
     d28:	00000c74 	.word	0x00000c74
     d2c:	08004750 	.word	0x08004750
     d30:	00000004 	.word	0x00000004
     d34:	0000000c 	.word	0x0000000c
     d38:	00000c74 	.word	0x00000c74
     d3c:	08004754 	.word	0x08004754
     d40:	00000010 	.word	0x00000010
     d44:	0000000c 	.word	0x0000000c
     d48:	00000c74 	.word	0x00000c74
     d4c:	08004764 	.word	0x08004764
     d50:	00000020 	.word	0x00000020
     d54:	0000000c 	.word	0x0000000c
     d58:	00000c74 	.word	0x00000c74
     d5c:	08004784 	.word	0x08004784
     d60:	0000000c 	.word	0x0000000c
     d64:	00000018 	.word	0x00000018
     d68:	00000c74 	.word	0x00000c74
     d6c:	08004790 	.word	0x08004790
     d70:	00000060 	.word	0x00000060
     d74:	8e0c0e42 	.word	0x8e0c0e42
     d78:	84028501 	.word	0x84028501
     d7c:	00000003 	.word	0x00000003
     d80:	00000014 	.word	0x00000014
     d84:	00000c74 	.word	0x00000c74
     d88:	080047f0 	.word	0x080047f0
     d8c:	00000034 	.word	0x00000034
     d90:	8e080e42 	.word	0x8e080e42
     d94:	00028401 	.word	0x00028401
     d98:	00000014 	.word	0x00000014
     d9c:	00000c74 	.word	0x00000c74
     da0:	08004824 	.word	0x08004824
     da4:	00000018 	.word	0x00000018
     da8:	46040e42 	.word	0x46040e42
     dac:	018e080e 	.word	0x018e080e
     db0:	00000014 	.word	0x00000014
     db4:	00000c74 	.word	0x00000c74
     db8:	0800483c 	.word	0x0800483c
     dbc:	000000a8 	.word	0x000000a8
     dc0:	44040e42 	.word	0x44040e42
     dc4:	018e100e 	.word	0x018e100e
     dc8:	0000000c 	.word	0x0000000c
     dcc:	ffffffff 	.word	0xffffffff
     dd0:	7c010001 	.word	0x7c010001
     dd4:	000d0c0e 	.word	0x000d0c0e
     dd8:	0000000c 	.word	0x0000000c
     ddc:	00000dc8 	.word	0x00000dc8
     de0:	080048e4 	.word	0x080048e4
     de4:	00000034 	.word	0x00000034
     de8:	0000000c 	.word	0x0000000c
     dec:	00000dc8 	.word	0x00000dc8
     df0:	08004918 	.word	0x08004918
     df4:	00000030 	.word	0x00000030
     df8:	0000000c 	.word	0x0000000c
     dfc:	00000dc8 	.word	0x00000dc8
     e00:	08004948 	.word	0x08004948
     e04:	00000014 	.word	0x00000014
     e08:	00000018 	.word	0x00000018
     e0c:	00000dc8 	.word	0x00000dc8
     e10:	0800495c 	.word	0x0800495c
     e14:	0000007c 	.word	0x0000007c
     e18:	8e0c0e42 	.word	0x8e0c0e42
     e1c:	84028501 	.word	0x84028501
     e20:	00000003 	.word	0x00000003
     e24:	0000000c 	.word	0x0000000c
     e28:	00000dc8 	.word	0x00000dc8
     e2c:	080049d8 	.word	0x080049d8
     e30:	0000000c 	.word	0x0000000c
     e34:	0000000c 	.word	0x0000000c
     e38:	00000dc8 	.word	0x00000dc8
     e3c:	080049e4 	.word	0x080049e4
     e40:	00000018 	.word	0x00000018
     e44:	0000000c 	.word	0x0000000c
     e48:	00000dc8 	.word	0x00000dc8
     e4c:	080049fc 	.word	0x080049fc
     e50:	00000024 	.word	0x00000024
     e54:	0000000c 	.word	0x0000000c
     e58:	00000dc8 	.word	0x00000dc8
     e5c:	08004a20 	.word	0x08004a20
     e60:	0000000c 	.word	0x0000000c
     e64:	0000000c 	.word	0x0000000c
     e68:	00000dc8 	.word	0x00000dc8
     e6c:	08004a2c 	.word	0x08004a2c
     e70:	00000018 	.word	0x00000018
     e74:	0000000c 	.word	0x0000000c
     e78:	00000dc8 	.word	0x00000dc8
     e7c:	08004a44 	.word	0x08004a44
     e80:	00000010 	.word	0x00000010
     e84:	0000000c 	.word	0x0000000c
     e88:	00000dc8 	.word	0x00000dc8
     e8c:	08004a54 	.word	0x08004a54
     e90:	00000024 	.word	0x00000024
     e94:	0000000c 	.word	0x0000000c
     e98:	00000dc8 	.word	0x00000dc8
     e9c:	08004a78 	.word	0x08004a78
     ea0:	0000000c 	.word	0x0000000c
     ea4:	0000000c 	.word	0x0000000c
     ea8:	00000dc8 	.word	0x00000dc8
     eac:	08004a84 	.word	0x08004a84
     eb0:	00000014 	.word	0x00000014
     eb4:	0000000c 	.word	0x0000000c
     eb8:	00000dc8 	.word	0x00000dc8
     ebc:	08004a98 	.word	0x08004a98
     ec0:	00000010 	.word	0x00000010
     ec4:	0000000c 	.word	0x0000000c
     ec8:	00000dc8 	.word	0x00000dc8
     ecc:	08004aa8 	.word	0x08004aa8
     ed0:	00000010 	.word	0x00000010
     ed4:	0000000c 	.word	0x0000000c
     ed8:	00000dc8 	.word	0x00000dc8
     edc:	08004ab8 	.word	0x08004ab8
     ee0:	0000001c 	.word	0x0000001c
     ee4:	0000000c 	.word	0x0000000c
     ee8:	00000dc8 	.word	0x00000dc8
     eec:	08004ad4 	.word	0x08004ad4
     ef0:	00000028 	.word	0x00000028
     ef4:	00000014 	.word	0x00000014
     ef8:	00000dc8 	.word	0x00000dc8
     efc:	08004afc 	.word	0x08004afc
     f00:	00000058 	.word	0x00000058
     f04:	8e080e42 	.word	0x8e080e42
     f08:	00028401 	.word	0x00028401
     f0c:	0000000c 	.word	0x0000000c
     f10:	00000dc8 	.word	0x00000dc8
     f14:	08004b54 	.word	0x08004b54
     f18:	00000020 	.word	0x00000020
     f1c:	0000000c 	.word	0x0000000c
     f20:	00000dc8 	.word	0x00000dc8
     f24:	08004b74 	.word	0x08004b74
     f28:	00000018 	.word	0x00000018
     f2c:	0000000c 	.word	0x0000000c
     f30:	00000dc8 	.word	0x00000dc8
     f34:	08004b8c 	.word	0x08004b8c
     f38:	00000018 	.word	0x00000018
     f3c:	0000000c 	.word	0x0000000c
     f40:	00000dc8 	.word	0x00000dc8
     f44:	08004ba4 	.word	0x08004ba4
     f48:	00000020 	.word	0x00000020
     f4c:	0000000c 	.word	0x0000000c
     f50:	00000dc8 	.word	0x00000dc8
     f54:	08004bc4 	.word	0x08004bc4
     f58:	00000044 	.word	0x00000044
     f5c:	0000000c 	.word	0x0000000c
     f60:	00000dc8 	.word	0x00000dc8
     f64:	08004c08 	.word	0x08004c08
     f68:	00000014 	.word	0x00000014
     f6c:	00000014 	.word	0x00000014
     f70:	00000dc8 	.word	0x00000dc8
     f74:	08004c1c 	.word	0x08004c1c
     f78:	0000000c 	.word	0x0000000c
     f7c:	42040e42 	.word	0x42040e42
     f80:	018e080e 	.word	0x018e080e
     f84:	00000014 	.word	0x00000014
     f88:	00000dc8 	.word	0x00000dc8
     f8c:	08004c28 	.word	0x08004c28
     f90:	0000000e 	.word	0x0000000e
     f94:	44040e42 	.word	0x44040e42
     f98:	018e080e 	.word	0x018e080e
     f9c:	00000014 	.word	0x00000014
     fa0:	00000dc8 	.word	0x00000dc8
     fa4:	08004c38 	.word	0x08004c38
     fa8:	0000000c 	.word	0x0000000c
     fac:	42040e42 	.word	0x42040e42
     fb0:	018e080e 	.word	0x018e080e
     fb4:	00000014 	.word	0x00000014
     fb8:	00000dc8 	.word	0x00000dc8
     fbc:	08004c44 	.word	0x08004c44
     fc0:	0000000c 	.word	0x0000000c
     fc4:	42040e42 	.word	0x42040e42
     fc8:	018e080e 	.word	0x018e080e
     fcc:	00000014 	.word	0x00000014
     fd0:	00000dc8 	.word	0x00000dc8
     fd4:	08004c50 	.word	0x08004c50
     fd8:	0000000c 	.word	0x0000000c
     fdc:	42040e42 	.word	0x42040e42
     fe0:	018e080e 	.word	0x018e080e
     fe4:	00000014 	.word	0x00000014
     fe8:	00000dc8 	.word	0x00000dc8
     fec:	08004c5c 	.word	0x08004c5c
     ff0:	0000000c 	.word	0x0000000c
     ff4:	42040e42 	.word	0x42040e42
     ff8:	018e080e 	.word	0x018e080e
     ffc:	0000000c 	.word	0x0000000c
    1000:	ffffffff 	.word	0xffffffff
    1004:	7c010001 	.word	0x7c010001
    1008:	000d0c0e 	.word	0x000d0c0e
    100c:	0000000c 	.word	0x0000000c
    1010:	00000ffc 	.word	0x00000ffc
    1014:	08004c68 	.word	0x08004c68
    1018:	0000000c 	.word	0x0000000c
    101c:	0000000c 	.word	0x0000000c
    1020:	00000ffc 	.word	0x00000ffc
    1024:	08004c74 	.word	0x08004c74
    1028:	0000000c 	.word	0x0000000c
    102c:	0000000c 	.word	0x0000000c
    1030:	00000ffc 	.word	0x00000ffc
    1034:	08004c80 	.word	0x08004c80
    1038:	00000014 	.word	0x00000014
    103c:	0000000c 	.word	0x0000000c
    1040:	00000ffc 	.word	0x00000ffc
    1044:	08004c94 	.word	0x08004c94
    1048:	0000000c 	.word	0x0000000c
    104c:	0000000c 	.word	0x0000000c
    1050:	00000ffc 	.word	0x00000ffc
    1054:	08004ca0 	.word	0x08004ca0
    1058:	00000014 	.word	0x00000014
    105c:	0000000c 	.word	0x0000000c
    1060:	00000ffc 	.word	0x00000ffc
    1064:	08004cb4 	.word	0x08004cb4
    1068:	00000010 	.word	0x00000010
    106c:	00000014 	.word	0x00000014
    1070:	00000ffc 	.word	0x00000ffc
    1074:	08004cc4 	.word	0x08004cc4
    1078:	00000034 	.word	0x00000034
    107c:	44040e44 	.word	0x44040e44
    1080:	018e080e 	.word	0x018e080e
    1084:	00000014 	.word	0x00000014
    1088:	00000ffc 	.word	0x00000ffc
    108c:	08004cf8 	.word	0x08004cf8
    1090:	00000038 	.word	0x00000038
    1094:	44040e44 	.word	0x44040e44
    1098:	018e080e 	.word	0x018e080e
    109c:	00000014 	.word	0x00000014
    10a0:	00000ffc 	.word	0x00000ffc
    10a4:	08004d30 	.word	0x08004d30
    10a8:	00000018 	.word	0x00000018
    10ac:	8e080e42 	.word	0x8e080e42
    10b0:	00028401 	.word	0x00028401
    10b4:	0000000c 	.word	0x0000000c
    10b8:	ffffffff 	.word	0xffffffff
    10bc:	7c010001 	.word	0x7c010001
    10c0:	000d0c0e 	.word	0x000d0c0e
    10c4:	0000000c 	.word	0x0000000c
    10c8:	000010b4 	.word	0x000010b4
    10cc:	08004d48 	.word	0x08004d48
    10d0:	00000040 	.word	0x00000040
    10d4:	0000000c 	.word	0x0000000c
    10d8:	000010b4 	.word	0x000010b4
    10dc:	08004d88 	.word	0x08004d88
    10e0:	00000034 	.word	0x00000034
    10e4:	00000010 	.word	0x00000010
    10e8:	000010b4 	.word	0x000010b4
    10ec:	08004dbc 	.word	0x08004dbc
    10f0:	00000030 	.word	0x00000030
    10f4:	00080e42 	.word	0x00080e42
    10f8:	0000000c 	.word	0x0000000c
    10fc:	000010b4 	.word	0x000010b4
    1100:	08004dec 	.word	0x08004dec
    1104:	00000014 	.word	0x00000014
    1108:	0000000c 	.word	0x0000000c
    110c:	000010b4 	.word	0x000010b4
    1110:	08004e00 	.word	0x08004e00
    1114:	0000000c 	.word	0x0000000c
    1118:	0000000c 	.word	0x0000000c
    111c:	000010b4 	.word	0x000010b4
    1120:	08004e0c 	.word	0x08004e0c
    1124:	00000014 	.word	0x00000014
    1128:	0000000c 	.word	0x0000000c
    112c:	000010b4 	.word	0x000010b4
    1130:	08004e20 	.word	0x08004e20
    1134:	0000000c 	.word	0x0000000c
    1138:	0000000c 	.word	0x0000000c
    113c:	000010b4 	.word	0x000010b4
    1140:	08004e2c 	.word	0x08004e2c
    1144:	00000014 	.word	0x00000014
    1148:	0000000c 	.word	0x0000000c
    114c:	000010b4 	.word	0x000010b4
    1150:	08004e40 	.word	0x08004e40
    1154:	00000010 	.word	0x00000010
    1158:	0000000c 	.word	0x0000000c
    115c:	000010b4 	.word	0x000010b4
    1160:	08004e50 	.word	0x08004e50
    1164:	00000014 	.word	0x00000014
    1168:	0000000c 	.word	0x0000000c
    116c:	000010b4 	.word	0x000010b4
    1170:	08004e64 	.word	0x08004e64
    1174:	00000014 	.word	0x00000014
    1178:	0000000c 	.word	0x0000000c
    117c:	000010b4 	.word	0x000010b4
    1180:	08004e78 	.word	0x08004e78
    1184:	00000014 	.word	0x00000014
    1188:	0000000c 	.word	0x0000000c
    118c:	000010b4 	.word	0x000010b4
    1190:	08004e8c 	.word	0x08004e8c
    1194:	0000001c 	.word	0x0000001c
    1198:	0000000c 	.word	0x0000000c
    119c:	000010b4 	.word	0x000010b4
    11a0:	08004ea8 	.word	0x08004ea8
    11a4:	0000000c 	.word	0x0000000c
    11a8:	0000000c 	.word	0x0000000c
    11ac:	000010b4 	.word	0x000010b4
    11b0:	08004eb4 	.word	0x08004eb4
    11b4:	00000014 	.word	0x00000014
    11b8:	0000000c 	.word	0x0000000c
    11bc:	000010b4 	.word	0x000010b4
    11c0:	08004ec8 	.word	0x08004ec8
    11c4:	00000020 	.word	0x00000020
    11c8:	0000000c 	.word	0x0000000c
    11cc:	000010b4 	.word	0x000010b4
    11d0:	08004ee8 	.word	0x08004ee8
    11d4:	0000000c 	.word	0x0000000c
    11d8:	0000000c 	.word	0x0000000c
    11dc:	000010b4 	.word	0x000010b4
    11e0:	08004ef4 	.word	0x08004ef4
    11e4:	00000010 	.word	0x00000010
    11e8:	0000000c 	.word	0x0000000c
    11ec:	000010b4 	.word	0x000010b4
    11f0:	08004f04 	.word	0x08004f04
    11f4:	0000000c 	.word	0x0000000c
    11f8:	0000000c 	.word	0x0000000c
    11fc:	000010b4 	.word	0x000010b4
    1200:	08004f10 	.word	0x08004f10
    1204:	000000b8 	.word	0x000000b8
    1208:	0000000c 	.word	0x0000000c
    120c:	000010b4 	.word	0x000010b4
    1210:	08004fc8 	.word	0x08004fc8
    1214:	0000001c 	.word	0x0000001c
    1218:	0000000c 	.word	0x0000000c
    121c:	000010b4 	.word	0x000010b4
    1220:	08004fe4 	.word	0x08004fe4
    1224:	0000001c 	.word	0x0000001c
    1228:	0000000c 	.word	0x0000000c
    122c:	000010b4 	.word	0x000010b4
    1230:	08005000 	.word	0x08005000
    1234:	0000001c 	.word	0x0000001c
    1238:	0000000c 	.word	0x0000000c
    123c:	000010b4 	.word	0x000010b4
    1240:	0800501c 	.word	0x0800501c
    1244:	0000001c 	.word	0x0000001c
    1248:	0000000c 	.word	0x0000000c
    124c:	000010b4 	.word	0x000010b4
    1250:	08005038 	.word	0x08005038
    1254:	0000001c 	.word	0x0000001c
    1258:	0000000c 	.word	0x0000000c
    125c:	000010b4 	.word	0x000010b4
    1260:	08005054 	.word	0x08005054
    1264:	0000000c 	.word	0x0000000c
    1268:	0000000c 	.word	0x0000000c
    126c:	000010b4 	.word	0x000010b4
    1270:	08005060 	.word	0x08005060
    1274:	0000000c 	.word	0x0000000c
    1278:	0000000c 	.word	0x0000000c
    127c:	000010b4 	.word	0x000010b4
    1280:	0800506c 	.word	0x0800506c
    1284:	0000000c 	.word	0x0000000c
    1288:	0000000c 	.word	0x0000000c
    128c:	000010b4 	.word	0x000010b4
    1290:	08005078 	.word	0x08005078
    1294:	00000044 	.word	0x00000044
    1298:	0000000c 	.word	0x0000000c
    129c:	000010b4 	.word	0x000010b4
    12a0:	080050bc 	.word	0x080050bc
    12a4:	00000010 	.word	0x00000010
    12a8:	0000000c 	.word	0x0000000c
    12ac:	000010b4 	.word	0x000010b4
    12b0:	080050cc 	.word	0x080050cc
    12b4:	00000014 	.word	0x00000014
    12b8:	0000000c 	.word	0x0000000c
    12bc:	000010b4 	.word	0x000010b4
    12c0:	080050e0 	.word	0x080050e0
    12c4:	0000000c 	.word	0x0000000c
    12c8:	0000000c 	.word	0x0000000c
    12cc:	ffffffff 	.word	0xffffffff
    12d0:	7c010001 	.word	0x7c010001
    12d4:	000d0c0e 	.word	0x000d0c0e
    12d8:	0000000c 	.word	0x0000000c
    12dc:	000012c8 	.word	0x000012c8
    12e0:	080050ec 	.word	0x080050ec
    12e4:	0000001c 	.word	0x0000001c
    12e8:	0000000c 	.word	0x0000000c
    12ec:	000012c8 	.word	0x000012c8
    12f0:	08005108 	.word	0x08005108
    12f4:	0000000c 	.word	0x0000000c
    12f8:	0000000c 	.word	0x0000000c
    12fc:	000012c8 	.word	0x000012c8
    1300:	08005114 	.word	0x08005114
    1304:	0000002c 	.word	0x0000002c
    1308:	0000000c 	.word	0x0000000c
    130c:	000012c8 	.word	0x000012c8
    1310:	08005140 	.word	0x08005140
    1314:	0000001c 	.word	0x0000001c
    1318:	0000000c 	.word	0x0000000c
    131c:	000012c8 	.word	0x000012c8
    1320:	0800515c 	.word	0x0800515c
    1324:	0000000c 	.word	0x0000000c
    1328:	0000000c 	.word	0x0000000c
    132c:	000012c8 	.word	0x000012c8
    1330:	08005168 	.word	0x08005168
    1334:	00000028 	.word	0x00000028
    1338:	0000000c 	.word	0x0000000c
    133c:	ffffffff 	.word	0xffffffff
    1340:	7c010001 	.word	0x7c010001
    1344:	000d0c0e 	.word	0x000d0c0e
    1348:	00000010 	.word	0x00000010
    134c:	00001338 	.word	0x00001338
    1350:	08005190 	.word	0x08005190
    1354:	00000054 	.word	0x00000054
    1358:	00080e44 	.word	0x00080e44
    135c:	0000001c 	.word	0x0000001c
    1360:	00001338 	.word	0x00001338
    1364:	080051e4 	.word	0x080051e4
    1368:	000000b0 	.word	0x000000b0
    136c:	8e140e54 	.word	0x8e140e54
    1370:	86028701 	.word	0x86028701
    1374:	84048503 	.word	0x84048503
    1378:	200e7605 	.word	0x200e7605
    137c:	00000020 	.word	0x00000020
    1380:	00001338 	.word	0x00001338
    1384:	08005294 	.word	0x08005294
    1388:	000000b8 	.word	0x000000b8
    138c:	8e140e44 	.word	0x8e140e44
    1390:	86028701 	.word	0x86028701
    1394:	84048503 	.word	0x84048503
    1398:	0e400205 	.word	0x0e400205
    139c:	00000020 	.word	0x00000020
    13a0:	00000020 	.word	0x00000020
    13a4:	00001338 	.word	0x00001338
    13a8:	0800534c 	.word	0x0800534c
    13ac:	000000b4 	.word	0x000000b4
    13b0:	8e140e44 	.word	0x8e140e44
    13b4:	86028701 	.word	0x86028701
    13b8:	84048503 	.word	0x84048503
    13bc:	0e400205 	.word	0x0e400205
    13c0:	00000020 	.word	0x00000020
    13c4:	0000001c 	.word	0x0000001c
    13c8:	00001338 	.word	0x00001338
    13cc:	08005400 	.word	0x08005400
    13d0:	00000094 	.word	0x00000094
    13d4:	4e140e44 	.word	0x4e140e44
    13d8:	018e280e 	.word	0x018e280e
    13dc:	03860287 	.word	0x03860287
    13e0:	05840485 	.word	0x05840485
    13e4:	00000018 	.word	0x00000018
    13e8:	00001338 	.word	0x00001338
    13ec:	08005494 	.word	0x08005494
    13f0:	0000016c 	.word	0x0000016c
    13f4:	8e0c0e44 	.word	0x8e0c0e44
    13f8:	84028501 	.word	0x84028501
    13fc:	00000003 	.word	0x00000003
    1400:	0000001c 	.word	0x0000001c
    1404:	00001338 	.word	0x00001338
    1408:	08005600 	.word	0x08005600
    140c:	0000015a 	.word	0x0000015a
    1410:	8e140e44 	.word	0x8e140e44
    1414:	86028701 	.word	0x86028701
    1418:	84048503 	.word	0x84048503
    141c:	00000005 	.word	0x00000005
    1420:	0000000c 	.word	0x0000000c
    1424:	00001338 	.word	0x00001338
    1428:	0800575c 	.word	0x0800575c
    142c:	00000022 	.word	0x00000022
    1430:	0000000c 	.word	0x0000000c
    1434:	00001338 	.word	0x00001338
    1438:	08005780 	.word	0x08005780
    143c:	00000016 	.word	0x00000016
    1440:	0000000c 	.word	0x0000000c
    1444:	00001338 	.word	0x00001338
    1448:	08005798 	.word	0x08005798
    144c:	00000016 	.word	0x00000016
    1450:	0000000c 	.word	0x0000000c
    1454:	00001338 	.word	0x00001338
    1458:	080057b0 	.word	0x080057b0
    145c:	00000018 	.word	0x00000018
    1460:	0000000c 	.word	0x0000000c
    1464:	00001338 	.word	0x00001338
    1468:	080057c8 	.word	0x080057c8
    146c:	00000014 	.word	0x00000014
    1470:	0000000c 	.word	0x0000000c
    1474:	00001338 	.word	0x00001338
    1478:	080057dc 	.word	0x080057dc
    147c:	0000001a 	.word	0x0000001a
    1480:	0000000c 	.word	0x0000000c
    1484:	00001338 	.word	0x00001338
    1488:	080057f8 	.word	0x080057f8
    148c:	0000001c 	.word	0x0000001c
    1490:	0000000c 	.word	0x0000000c
    1494:	00001338 	.word	0x00001338
    1498:	08005814 	.word	0x08005814
    149c:	00000018 	.word	0x00000018
    14a0:	0000000c 	.word	0x0000000c
    14a4:	00001338 	.word	0x00001338
    14a8:	0800582c 	.word	0x0800582c
    14ac:	00000004 	.word	0x00000004
    14b0:	0000000c 	.word	0x0000000c
    14b4:	00001338 	.word	0x00001338
    14b8:	08005830 	.word	0x08005830
    14bc:	00000008 	.word	0x00000008
    14c0:	0000000c 	.word	0x0000000c
    14c4:	00001338 	.word	0x00001338
    14c8:	08005838 	.word	0x08005838
    14cc:	00000018 	.word	0x00000018
    14d0:	0000000c 	.word	0x0000000c
    14d4:	00001338 	.word	0x00001338
    14d8:	08005850 	.word	0x08005850
    14dc:	0000000e 	.word	0x0000000e
    14e0:	0000000c 	.word	0x0000000c
    14e4:	00001338 	.word	0x00001338
    14e8:	08005860 	.word	0x08005860
    14ec:	0000001a 	.word	0x0000001a
    14f0:	00000014 	.word	0x00000014
    14f4:	00001338 	.word	0x00001338
    14f8:	0800587c 	.word	0x0800587c
    14fc:	00000092 	.word	0x00000092
    1500:	8e080e42 	.word	0x8e080e42
    1504:	00028401 	.word	0x00028401
    1508:	0000000c 	.word	0x0000000c
    150c:	00001338 	.word	0x00001338
    1510:	08005910 	.word	0x08005910
    1514:	00000028 	.word	0x00000028
    1518:	0000000c 	.word	0x0000000c
    151c:	00001338 	.word	0x00001338
    1520:	08005938 	.word	0x08005938
    1524:	00000022 	.word	0x00000022
    1528:	0000000c 	.word	0x0000000c
    152c:	38          	.byte	0x38
    152d:	13          	.byte	0x13
    152e:	0000      	.short	0x0000
    1530:	0800595c 	.word	0x0800595c
    1534:	00000018 	.word	0x00000018
    1538:	0000000c 	.word	0x0000000c
    153c:	00001338 	.word	0x00001338
    1540:	08005974 	.word	0x08005974
    1544:	00000006 	.word	0x00000006
    1548:	0000000c 	.word	0x0000000c
    154c:	00001338 	.word	0x00001338
    1550:	0800597c 	.word	0x0800597c
    1554:	00000010 	.word	0x00000010
    1558:	0000000c 	.word	0x0000000c
    155c:	00001338 	.word	0x00001338
    1560:	0800598c 	.word	0x0800598c
    1564:	00000010 	.word	0x00000010
    1568:	00000018 	.word	0x00000018
    156c:	00001338 	.word	0x00001338
    1570:	0800599c 	.word	0x0800599c
    1574:	00000046 	.word	0x00000046
    1578:	8e0c0e46 	.word	0x8e0c0e46
    157c:	84028501 	.word	0x84028501
    1580:	00000003 	.word	0x00000003
    1584:	0000000c 	.word	0x0000000c
    1588:	00001338 	.word	0x00001338
    158c:	080059e4 	.word	0x080059e4
    1590:	00000010 	.word	0x00000010
    1594:	0000000c 	.word	0x0000000c
    1598:	00001338 	.word	0x00001338
    159c:	080059f4 	.word	0x080059f4
    15a0:	00000014 	.word	0x00000014
    15a4:	0000000c 	.word	0x0000000c
    15a8:	00001338 	.word	0x00001338
    15ac:	08005a08 	.word	0x08005a08
    15b0:	00000010 	.word	0x00000010
    15b4:	0000000c 	.word	0x0000000c
    15b8:	00001338 	.word	0x00001338
    15bc:	08005a18 	.word	0x08005a18
    15c0:	00000014 	.word	0x00000014
    15c4:	0000000c 	.word	0x0000000c
    15c8:	00001338 	.word	0x00001338
    15cc:	08005a2c 	.word	0x08005a2c
    15d0:	0000001a 	.word	0x0000001a
    15d4:	0000000c 	.word	0x0000000c
    15d8:	00001338 	.word	0x00001338
    15dc:	08005a48 	.word	0x08005a48
    15e0:	0000001a 	.word	0x0000001a
    15e4:	0000000c 	.word	0x0000000c
    15e8:	00001338 	.word	0x00001338
    15ec:	08005a64 	.word	0x08005a64
    15f0:	0000001a 	.word	0x0000001a
    15f4:	0000000c 	.word	0x0000000c
    15f8:	00001338 	.word	0x00001338
    15fc:	08005a80 	.word	0x08005a80
    1600:	0000001a 	.word	0x0000001a
    1604:	0000000c 	.word	0x0000000c
    1608:	00001338 	.word	0x00001338
    160c:	08005a9c 	.word	0x08005a9c
    1610:	00000010 	.word	0x00000010
    1614:	0000000c 	.word	0x0000000c
    1618:	00001338 	.word	0x00001338
    161c:	08005aac 	.word	0x08005aac
    1620:	00000014 	.word	0x00000014
    1624:	0000000c 	.word	0x0000000c
    1628:	00001338 	.word	0x00001338
    162c:	08005ac0 	.word	0x08005ac0
    1630:	00000010 	.word	0x00000010
    1634:	0000000c 	.word	0x0000000c
    1638:	00001338 	.word	0x00001338
    163c:	08005ad0 	.word	0x08005ad0
    1640:	00000014 	.word	0x00000014
    1644:	0000000c 	.word	0x0000000c
    1648:	00001338 	.word	0x00001338
    164c:	08005ae4 	.word	0x08005ae4
    1650:	00000010 	.word	0x00000010
    1654:	0000000c 	.word	0x0000000c
    1658:	00001338 	.word	0x00001338
    165c:	08005af4 	.word	0x08005af4
    1660:	00000014 	.word	0x00000014
    1664:	0000000c 	.word	0x0000000c
    1668:	00001338 	.word	0x00001338
    166c:	08005b08 	.word	0x08005b08
    1670:	00000010 	.word	0x00000010
    1674:	0000000c 	.word	0x0000000c
    1678:	00001338 	.word	0x00001338
    167c:	08005b18 	.word	0x08005b18
    1680:	00000014 	.word	0x00000014
    1684:	0000000c 	.word	0x0000000c
    1688:	00001338 	.word	0x00001338
    168c:	08005b2c 	.word	0x08005b2c
    1690:	00000010 	.word	0x00000010
    1694:	0000000c 	.word	0x0000000c
    1698:	00001338 	.word	0x00001338
    169c:	08005b3c 	.word	0x08005b3c
    16a0:	00000010 	.word	0x00000010
    16a4:	0000000c 	.word	0x0000000c
    16a8:	00001338 	.word	0x00001338
    16ac:	08005b4c 	.word	0x08005b4c
    16b0:	00000010 	.word	0x00000010
    16b4:	0000000c 	.word	0x0000000c
    16b8:	00001338 	.word	0x00001338
    16bc:	08005b5c 	.word	0x08005b5c
    16c0:	00000010 	.word	0x00000010
    16c4:	0000000c 	.word	0x0000000c
    16c8:	00001338 	.word	0x00001338
    16cc:	08005b6c 	.word	0x08005b6c
    16d0:	00000010 	.word	0x00000010
    16d4:	0000000c 	.word	0x0000000c
    16d8:	00001338 	.word	0x00001338
    16dc:	08005b7c 	.word	0x08005b7c
    16e0:	00000010 	.word	0x00000010
    16e4:	0000000c 	.word	0x0000000c
    16e8:	00001338 	.word	0x00001338
    16ec:	08005b8c 	.word	0x08005b8c
    16f0:	00000014 	.word	0x00000014
    16f4:	0000000c 	.word	0x0000000c
    16f8:	00001338 	.word	0x00001338
    16fc:	08005ba0 	.word	0x08005ba0
    1700:	00000014 	.word	0x00000014
    1704:	0000000c 	.word	0x0000000c
    1708:	00001338 	.word	0x00001338
    170c:	08005bb4 	.word	0x08005bb4
    1710:	00000014 	.word	0x00000014
    1714:	0000000c 	.word	0x0000000c
    1718:	00001338 	.word	0x00001338
    171c:	08005bc8 	.word	0x08005bc8
    1720:	00000014 	.word	0x00000014
    1724:	0000000c 	.word	0x0000000c
    1728:	00001338 	.word	0x00001338
    172c:	08005bdc 	.word	0x08005bdc
    1730:	00000014 	.word	0x00000014
    1734:	0000000c 	.word	0x0000000c
    1738:	00001338 	.word	0x00001338
    173c:	08005bf0 	.word	0x08005bf0
    1740:	00000020 	.word	0x00000020
    1744:	0000000c 	.word	0x0000000c
    1748:	00001338 	.word	0x00001338
    174c:	08005c10 	.word	0x08005c10
    1750:	00000020 	.word	0x00000020
    1754:	00000010 	.word	0x00000010
    1758:	00001338 	.word	0x00001338
    175c:	08005c30 	.word	0x08005c30
    1760:	00000068 	.word	0x00000068
    1764:	00080e4a 	.word	0x00080e4a
    1768:	0000000c 	.word	0x0000000c
    176c:	00001338 	.word	0x00001338
    1770:	08005c98 	.word	0x08005c98
    1774:	0000001a 	.word	0x0000001a
    1778:	0000000c 	.word	0x0000000c
    177c:	00001338 	.word	0x00001338
    1780:	08005cb4 	.word	0x08005cb4
    1784:	0000001a 	.word	0x0000001a
    1788:	0000000c 	.word	0x0000000c
    178c:	00001338 	.word	0x00001338
    1790:	08005cd0 	.word	0x08005cd0
    1794:	0000001a 	.word	0x0000001a
    1798:	0000000c 	.word	0x0000000c
    179c:	00001338 	.word	0x00001338
    17a0:	08005cec 	.word	0x08005cec
    17a4:	00000016 	.word	0x00000016
    17a8:	0000000c 	.word	0x0000000c
    17ac:	00001338 	.word	0x00001338
    17b0:	08005d04 	.word	0x08005d04
    17b4:	00000016 	.word	0x00000016
    17b8:	0000000c 	.word	0x0000000c
    17bc:	00001338 	.word	0x00001338
    17c0:	08005d1c 	.word	0x08005d1c
    17c4:	00000016 	.word	0x00000016
    17c8:	0000000c 	.word	0x0000000c
    17cc:	00001338 	.word	0x00001338
    17d0:	08005d34 	.word	0x08005d34
    17d4:	00000016 	.word	0x00000016
    17d8:	0000000c 	.word	0x0000000c
    17dc:	00001338 	.word	0x00001338
    17e0:	08005d4c 	.word	0x08005d4c
    17e4:	00000004 	.word	0x00000004
    17e8:	0000000c 	.word	0x0000000c
    17ec:	00001338 	.word	0x00001338
    17f0:	08005d50 	.word	0x08005d50
    17f4:	00000004 	.word	0x00000004
    17f8:	0000000c 	.word	0x0000000c
    17fc:	00001338 	.word	0x00001338
    1800:	08005d54 	.word	0x08005d54
    1804:	00000004 	.word	0x00000004
    1808:	0000000c 	.word	0x0000000c
    180c:	00001338 	.word	0x00001338
    1810:	08005d58 	.word	0x08005d58
    1814:	00000004 	.word	0x00000004
    1818:	0000000c 	.word	0x0000000c
    181c:	00001338 	.word	0x00001338
    1820:	08005d5c 	.word	0x08005d5c
    1824:	00000004 	.word	0x00000004
    1828:	0000000c 	.word	0x0000000c
    182c:	00001338 	.word	0x00001338
    1830:	08005d60 	.word	0x08005d60
    1834:	00000006 	.word	0x00000006
    1838:	0000000c 	.word	0x0000000c
    183c:	00001338 	.word	0x00001338
    1840:	08005d68 	.word	0x08005d68
    1844:	00000016 	.word	0x00000016
    1848:	0000000c 	.word	0x0000000c
    184c:	00001338 	.word	0x00001338
    1850:	08005d80 	.word	0x08005d80
    1854:	0000001a 	.word	0x0000001a
    1858:	0000000c 	.word	0x0000000c
    185c:	00001338 	.word	0x00001338
    1860:	08005d9c 	.word	0x08005d9c
    1864:	00000016 	.word	0x00000016
    1868:	0000000c 	.word	0x0000000c
    186c:	00001338 	.word	0x00001338
    1870:	08005db4 	.word	0x08005db4
    1874:	0000001a 	.word	0x0000001a
    1878:	0000000c 	.word	0x0000000c
    187c:	00001338 	.word	0x00001338
    1880:	08005dd0 	.word	0x08005dd0
    1884:	00000010 	.word	0x00000010
    1888:	0000000c 	.word	0x0000000c
    188c:	00001338 	.word	0x00001338
    1890:	08005de0 	.word	0x08005de0
    1894:	00000006 	.word	0x00000006
    1898:	0000000c 	.word	0x0000000c
    189c:	00001338 	.word	0x00001338
    18a0:	08005de8 	.word	0x08005de8
    18a4:	00000006 	.word	0x00000006
    18a8:	0000000c 	.word	0x0000000c
    18ac:	00001338 	.word	0x00001338
    18b0:	08005df0 	.word	0x08005df0
    18b4:	00000006 	.word	0x00000006
    18b8:	0000000c 	.word	0x0000000c
    18bc:	00001338 	.word	0x00001338
    18c0:	08005df8 	.word	0x08005df8
    18c4:	00000008 	.word	0x00000008
    18c8:	0000000c 	.word	0x0000000c
    18cc:	00001338 	.word	0x00001338
    18d0:	08005e00 	.word	0x08005e00
    18d4:	00000006 	.word	0x00000006
    18d8:	0000000c 	.word	0x0000000c
    18dc:	00001338 	.word	0x00001338
    18e0:	08005e08 	.word	0x08005e08
    18e4:	00000006 	.word	0x00000006
    18e8:	0000000c 	.word	0x0000000c
    18ec:	00001338 	.word	0x00001338
    18f0:	08005e10 	.word	0x08005e10
    18f4:	0000000c 	.word	0x0000000c
    18f8:	0000000c 	.word	0x0000000c
    18fc:	00001338 	.word	0x00001338
    1900:	08005e1c 	.word	0x08005e1c
    1904:	0000000a 	.word	0x0000000a
    1908:	0000000c 	.word	0x0000000c
    190c:	00001338 	.word	0x00001338
    1910:	08005e28 	.word	0x08005e28
    1914:	00000018 	.word	0x00000018
    1918:	0000000c 	.word	0x0000000c
    191c:	00001338 	.word	0x00001338
    1920:	08005e40 	.word	0x08005e40
    1924:	0000000a 	.word	0x0000000a
    1928:	00000014 	.word	0x00000014
    192c:	00001338 	.word	0x00001338
    1930:	08005e4c 	.word	0x08005e4c
    1934:	000000cc 	.word	0x000000cc
    1938:	44040e42 	.word	0x44040e42
    193c:	018e100e 	.word	0x018e100e
    1940:	0000000c 	.word	0x0000000c
    1944:	ffffffff 	.word	0xffffffff
    1948:	7c010001 	.word	0x7c010001
    194c:	000d0c0e 	.word	0x000d0c0e
    1950:	0000000c 	.word	0x0000000c
    1954:	00001940 	.word	0x00001940
    1958:	08005f18 	.word	0x08005f18
    195c:	0000001e 	.word	0x0000001e
    1960:	0000000c 	.word	0x0000000c
    1964:	00001940 	.word	0x00001940
    1968:	08005f38 	.word	0x08005f38
    196c:	00000028 	.word	0x00000028
    1970:	0000000c 	.word	0x0000000c
    1974:	00001940 	.word	0x00001940
    1978:	08005f60 	.word	0x08005f60
    197c:	0000000e 	.word	0x0000000e
    1980:	0000000c 	.word	0x0000000c
    1984:	00001940 	.word	0x00001940
    1988:	08005f70 	.word	0x08005f70
    198c:	0000001a 	.word	0x0000001a
    1990:	00000010 	.word	0x00000010
    1994:	00001940 	.word	0x00001940
    1998:	08005f8c 	.word	0x08005f8c
    199c:	0000003e 	.word	0x0000003e
    19a0:	00080e4e 	.word	0x00080e4e
    19a4:	0000000c 	.word	0x0000000c
    19a8:	00001940 	.word	0x00001940
    19ac:	08005fcc 	.word	0x08005fcc
    19b0:	00000018 	.word	0x00000018
    19b4:	0000000c 	.word	0x0000000c
    19b8:	00001940 	.word	0x00001940
    19bc:	08005fe4 	.word	0x08005fe4
    19c0:	00000016 	.word	0x00000016
    19c4:	0000000c 	.word	0x0000000c
    19c8:	00001940 	.word	0x00001940
    19cc:	08005ffc 	.word	0x08005ffc
    19d0:	00000016 	.word	0x00000016
    19d4:	0000000c 	.word	0x0000000c
    19d8:	00001940 	.word	0x00001940
    19dc:	08006014 	.word	0x08006014
    19e0:	0000001a 	.word	0x0000001a
    19e4:	0000000c 	.word	0x0000000c
    19e8:	00001940 	.word	0x00001940
    19ec:	08006030 	.word	0x08006030
    19f0:	00000016 	.word	0x00000016
    19f4:	0000000c 	.word	0x0000000c
    19f8:	00001940 	.word	0x00001940
    19fc:	08006048 	.word	0x08006048
    1a00:	0000001a 	.word	0x0000001a
    1a04:	0000000c 	.word	0x0000000c
    1a08:	00001940 	.word	0x00001940
    1a0c:	08006064 	.word	0x08006064
    1a10:	00000008 	.word	0x00000008
    1a14:	0000000c 	.word	0x0000000c
    1a18:	00001940 	.word	0x00001940
    1a1c:	0800606c 	.word	0x0800606c
    1a20:	00000008 	.word	0x00000008
    1a24:	0000000c 	.word	0x0000000c
    1a28:	00001940 	.word	0x00001940
    1a2c:	08006074 	.word	0x08006074
    1a30:	0000000c 	.word	0x0000000c
    1a34:	0000000c 	.word	0x0000000c
    1a38:	00001940 	.word	0x00001940
    1a3c:	08006080 	.word	0x08006080
    1a40:	00000012 	.word	0x00000012
    1a44:	0000000c 	.word	0x0000000c
    1a48:	00001940 	.word	0x00001940
    1a4c:	08006094 	.word	0x08006094
    1a50:	00000012 	.word	0x00000012
    1a54:	0000000c 	.word	0x0000000c
    1a58:	00001940 	.word	0x00001940
    1a5c:	080060a8 	.word	0x080060a8
    1a60:	0000001a 	.word	0x0000001a
    1a64:	0000000c 	.word	0x0000000c
    1a68:	00001940 	.word	0x00001940
    1a6c:	080060c4 	.word	0x080060c4
    1a70:	0000001a 	.word	0x0000001a
    1a74:	0000000c 	.word	0x0000000c
    1a78:	00001940 	.word	0x00001940
    1a7c:	080060e0 	.word	0x080060e0
    1a80:	0000001a 	.word	0x0000001a
    1a84:	0000000c 	.word	0x0000000c
    1a88:	00001940 	.word	0x00001940
    1a8c:	080060fc 	.word	0x080060fc
    1a90:	00000016 	.word	0x00000016
    1a94:	0000000c 	.word	0x0000000c
    1a98:	00001940 	.word	0x00001940
    1a9c:	08006114 	.word	0x08006114
    1aa0:	0000001a 	.word	0x0000001a
    1aa4:	0000000c 	.word	0x0000000c
    1aa8:	00001940 	.word	0x00001940
    1aac:	08006130 	.word	0x08006130
    1ab0:	0000000c 	.word	0x0000000c
    1ab4:	0000000c 	.word	0x0000000c
    1ab8:	00001940 	.word	0x00001940
    1abc:	0800613c 	.word	0x0800613c
    1ac0:	0000000a 	.word	0x0000000a
    1ac4:	0000000c 	.word	0x0000000c
    1ac8:	00001940 	.word	0x00001940
    1acc:	08006148 	.word	0x08006148
    1ad0:	0000004a 	.word	0x0000004a
    1ad4:	0000000c 	.word	0x0000000c
    1ad8:	00001940 	.word	0x00001940
    1adc:	08006194 	.word	0x08006194
    1ae0:	00000010 	.word	0x00000010
    1ae4:	0000001c 	.word	0x0000001c
    1ae8:	00001940 	.word	0x00001940
    1aec:	080061a4 	.word	0x080061a4
    1af0:	0000009c 	.word	0x0000009c
    1af4:	8e100e54 	.word	0x8e100e54
    1af8:	85028601 	.word	0x85028601
    1afc:	6c048403 	.word	0x6c048403
    1b00:	0000300e 	.word	0x0000300e
    1b04:	00000014 	.word	0x00000014
    1b08:	00001940 	.word	0x00001940
    1b0c:	08006240 	.word	0x08006240
    1b10:	00000094 	.word	0x00000094
    1b14:	44040e42 	.word	0x44040e42
    1b18:	018e100e 	.word	0x018e100e
    1b1c:	0000000c 	.word	0x0000000c
    1b20:	ffffffff 	.word	0xffffffff
    1b24:	7c010001 	.word	0x7c010001
    1b28:	000d0c0e 	.word	0x000d0c0e
    1b2c:	00000018 	.word	0x00000018
    1b30:	00001b1c 	.word	0x00001b1c
    1b34:	08006344 	.word	0x08006344
    1b38:	00000054 	.word	0x00000054
    1b3c:	000d0946 	.word	0x000d0946
    1b40:	8e080e44 	.word	0x8e080e44
    1b44:	00028d01 	.word	0x00028d01
    1b48:	0000000c 	.word	0x0000000c
    1b4c:	ffffffff 	.word	0xffffffff
    1b50:	7c010001 	.word	0x7c010001
    1b54:	000d0c0e 	.word	0x000d0c0e
    1b58:	00000014 	.word	0x00000014
    1b5c:	00001b48 	.word	0x00001b48
    1b60:	00000000 	.word	0x00000000
    1b64:	00000028 	.word	0x00000028
    1b68:	4c040e44 	.word	0x4c040e44
    1b6c:	018e080e 	.word	0x018e080e
    1b70:	0000000c 	.word	0x0000000c
    1b74:	ffffffff 	.word	0xffffffff
    1b78:	7c010001 	.word	0x7c010001
    1b7c:	000d0c0e 	.word	0x000d0c0e
    1b80:	0000000c 	.word	0x0000000c
    1b84:	00001b70 	.word	0x00001b70
    1b88:	00000000 	.word	0x00000000
    1b8c:	00000030 	.word	0x00000030
    1b90:	0000000c 	.word	0x0000000c
    1b94:	ffffffff 	.word	0xffffffff
    1b98:	7c010001 	.word	0x7c010001
    1b9c:	000d0c0e 	.word	0x000d0c0e
    1ba0:	00000018 	.word	0x00000018
    1ba4:	00001b90 	.word	0x00001b90
    1ba8:	00000000 	.word	0x00000000
    1bac:	00000048 	.word	0x00000048
    1bb0:	8e100e44 	.word	0x8e100e44
    1bb4:	85028601 	.word	0x85028601
    1bb8:	00048403 	.word	0x00048403
    1bbc:	00000018 	.word	0x00000018
    1bc0:	00001b90 	.word	0x00001b90
    1bc4:	00000000 	.word	0x00000000
    1bc8:	00000080 	.word	0x00000080
    1bcc:	8e100e44 	.word	0x8e100e44
    1bd0:	85028601 	.word	0x85028601
    1bd4:	00048403 	.word	0x00048403
    1bd8:	0000000c 	.word	0x0000000c
    1bdc:	ffffffff 	.word	0xffffffff
    1be0:	7c010001 	.word	0x7c010001
    1be4:	000d0c0e 	.word	0x000d0c0e
    1be8:	00000014 	.word	0x00000014
    1bec:	00001bd8 	.word	0x00001bd8
    1bf0:	00000000 	.word	0x00000000
    1bf4:	000000d0 	.word	0x000000d0
    1bf8:	85080e48 	.word	0x85080e48
    1bfc:	00028401 	.word	0x00028401
    1c00:	0000000c 	.word	0x0000000c
    1c04:	ffffffff 	.word	0xffffffff
    1c08:	7c010001 	.word	0x7c010001
    1c0c:	000d0c0e 	.word	0x000d0c0e
    1c10:	0000001c 	.word	0x0000001c
    1c14:	00001c00 	.word	0x00001c00
    1c18:	00000000 	.word	0x00000000
    1c1c:	0000009c 	.word	0x0000009c
    1c20:	88140e48 	.word	0x88140e48
    1c24:	86028701 	.word	0x86028701
    1c28:	84048503 	.word	0x84048503
    1c2c:	00000005 	.word	0x00000005
    1c30:	0000000c 	.word	0x0000000c
    1c34:	ffffffff 	.word	0xffffffff
    1c38:	7c010001 	.word	0x7c010001
    1c3c:	000d0c0e 	.word	0x000d0c0e
    1c40:	00000024 	.word	0x00000024
    1c44:	00001c30 	.word	0x00001c30
    1c48:	00000000 	.word	0x00000000
    1c4c:	0000010c 	.word	0x0000010c
    1c50:	8e240e44 	.word	0x8e240e44
    1c54:	8a028b01 	.word	0x8a028b01
    1c58:	88048903 	.word	0x88048903
    1c5c:	86068705 	.word	0x86068705
    1c60:	84088507 	.word	0x84088507
    1c64:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	43444100 	movtmi	r4, #16640	; 0x4100
      14:	5f736572 	svcpl	0x00736572
      18:	5f667562 	svcpl	0x00667562
      1c:	65646e69 	strbvs	r6, [r4, #-3689]!
      20:	69640078 	stmdbvs	r4!, {r3, r4, r5, r6}^
      24:	43006666 	movwmi	r6, #1638	; 0x666
      28:	31524d43 	cmpcc	r2, r3, asr #26
      2c:	4d434300 	stclmi	3, cr4, [r3]
      30:	67003252 	smlsdvs	r0, r2, r2, r3
      34:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
      38:	44676e69 	strbtmi	r6, [r7], #-3689
      3c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
      40:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      44:	6873006e 	ldmdavs	r3!, {r1, r2, r3, r5, r6}^
      48:	2074726f 	rsbscs	r7, r4, pc, ror #4
      4c:	00746e69 	rsbseq	r6, r4, r9, ror #28
      50:	555c3a43 	ldrbpl	r3, [ip, #-2627]
      54:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
      58:	72614d5c 	rsbvc	r4, r1, #5888	; 0x1700
      5c:	6f445c63 	svcvs	0x00445c63
      60:	656d7563 	strbvs	r7, [sp, #-1379]!
      64:	5c73746e 	cfldrdpl	mvd7, [r3], #-440
      68:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
      6c:	435c6275 	cmpmi	ip, #1342177287	; 0x50000007
      70:	745f336d 	ldrbvc	r3, [pc], #877	; 78 <_Minimum_Stack_Size-0x88>
      74:	316b7361 	cmncc	fp, r1, ror #6
      78:	6568575c 	strbvs	r5, [r8, #-1884]!
      7c:	64656c65 	strbtvs	r6, [r5], #-3173
      80:	6f626f52 	svcvs	0x00626f52
      84:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
      88:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
      8c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
      90:	31566c6f 	cmpcc	r6, pc, ror #24
      94:	53455200 	movtpl	r5, #20992	; 0x5200
      98:	45565245 	ldrbmi	r5, [r6, #-581]
      9c:	52003244 	andpl	r3, r0, #1073741828	; 0x40000004
      a0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      a4:	34444556 	strbcc	r4, [r4], #-1366
      a8:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^
      ac:	445f5253 	ldrbmi	r5, [pc], #595	; b4 <_Minimum_Stack_Size-0x4c>
      b0:	59414c45 	stmdbpl	r1, {r0, r2, r6, sl, fp, lr}^
      b4:	6f6c6600 	svcvs	0x006c6600
      b8:	43007461 	movwmi	r7, #1121	; 0x461
      bc:	00315243 	eorseq	r5, r1, r3, asr #4
      c0:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
      c4:	52434300 	subpl	r4, r3, #0	; 0x0
      c8:	43430033 	movtmi	r0, #12339	; 0x3033
      cc:	52003452 	andpl	r3, r0, #1375731712	; 0x52000000
      d0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      d4:	31444556 	cmpcc	r4, r6, asr r5
      d8:	53420037 	movtpl	r0, #8247	; 0x2037
      dc:	52005252 	andpl	r5, r0, #536870917	; 0x20000005
      e0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      e4:	31444556 	cmpcc	r4, r6, asr r5
      e8:	5f5f0030 	svcpl	0x005f0030
      ec:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      f0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      f4:	4c584400 	cfldrdmi	mvd4, [r8], {0}
      f8:	5f58525f 	svcpl	0x0058525f
      fc:	5f6d6f63 	svcpl	0x006d6f63
     100:	00667562 	rsbeq	r7, r6, r2, ror #10
     104:	64756142 	ldrbtvs	r6, [r5], #-322
     108:	65746172 	ldrbvs	r6, [r4, #-370]!
     10c:	0043505f 	subeq	r5, r3, pc, asr r0
     110:	52434d53 	subpl	r4, r3, #5312	; 0x14c0
     114:	736e7500 	cmnvc	lr, #0	; 0x0
     118:	656e6769 	strbvs	r6, [lr, #-1897]!
     11c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     120:	49007261 	stmdbmi	r0, {r0, r5, r6, r9, ip, sp, lr}
     124:	65777352 	ldrbvs	r7, [r7, #-850]!
     128:	6f447065 	svcvs	0x00447065
     12c:	5200656e 	andpl	r6, r0, #461373440	; 0x1b800000
     130:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     134:	31444556 	cmpcc	r4, r6, asr r5
     138:	45520031 	ldrbmi	r0, [r2, #-49]
     13c:	56524553 	undefined
     140:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
     144:	53455200 	movtpl	r5, #20992	; 0x5200
     148:	45565245 	ldrbmi	r5, [r6, #-581]
     14c:	00333144 	eorseq	r3, r3, r4, asr #2
     150:	45534552 	ldrbmi	r4, [r3, #-1362]
     154:	44455652 	strbmi	r5, [r5], #-1618
     158:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     15c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     160:	31444556 	cmpcc	r4, r6, asr r5
     164:	45520035 	ldrbmi	r0, [r2, #-53]
     168:	56524553 	undefined
     16c:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     170:	53455200 	movtpl	r5, #20992	; 0x5200
     174:	45565245 	ldrbmi	r5, [r6, #-581]
     178:	00383144 	eorseq	r3, r8, r4, asr #2
     17c:	45534552 	ldrbmi	r4, [r3, #-1362]
     180:	44455652 	strbmi	r5, [r5], #-1618
     184:	53003931 	movwpl	r3, #2353	; 0x931
     188:	454c4143 	strbmi	r4, [ip, #-323]
     18c:	45494400 	strbmi	r4, [r9, #-1024]
     190:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
     194:	2074726f 	rsbscs	r7, r4, pc, ror #4
     198:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     19c:	64656e67 	strbtvs	r6, [r5], #-3687
     1a0:	746e6920 	strbtvc	r6, [lr], #-2336
     1a4:	54444200 	strbpl	r4, [r4], #-512
     1a8:	77730052 	undefined
     1ac:	44706565 	ldrbtmi	r6, [r0], #-1381
     1b0:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
     1b4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     1b8:	6d657400 	cfstrdvs	mvd7, [r5]
     1bc:	43444170 	movtmi	r4, #16752	; 0x4170
     1c0:	00736572 	rsbseq	r6, r3, r2, ror r5
     1c4:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
     1c8:	625f7365 	subsvs	r7, pc, #-1811939327	; 0x94000001
     1cc:	52006675 	andpl	r6, r0, #122683392	; 0x7500000
     1d0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1d4:	30444556 	subcc	r4, r4, r6, asr r5
     1d8:	53455200 	movtpl	r5, #20992	; 0x5200
     1dc:	45565245 	ldrbmi	r5, [r6, #-581]
     1e0:	52003144 	andpl	r3, r0, #17	; 0x11
     1e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1e8:	33444556 	movtcc	r4, #17750	; 0x4556
     1ec:	75614200 	strbvc	r4, [r1, #-512]!
     1f0:	74617264 	strbtvc	r7, [r1], #-612
     1f4:	58445f65 	stmdapl	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     1f8:	4552004c 	ldrbmi	r0, [r2, #-76]
     1fc:	56524553 	undefined
     200:	00354445 	eorseq	r4, r5, r5, asr #8
     204:	45534552 	ldrbmi	r4, [r3, #-1362]
     208:	44455652 	strbmi	r5, [r5], #-1618
     20c:	45520036 	ldrbmi	r0, [r2, #-54]
     210:	56524553 	undefined
     214:	00374445 	eorseq	r4, r7, r5, asr #8
     218:	45534552 	ldrbmi	r4, [r3, #-1362]
     21c:	44455652 	strbmi	r5, [r5], #-1618
     220:	45520038 	ldrbmi	r0, [r2, #-56]
     224:	56524553 	undefined
     228:	00394445 	eorseq	r4, r9, r5, asr #8
     22c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
     230:	73524974 	cmpvc	r2, #1900544	; 0x1d0000
     234:	70656577 	rsbvc	r6, r5, r7, ror r5
     238:	414d4400 	cmpmi	sp, r0, lsl #8
     23c:	50410052 	subpl	r0, r1, r2, asr r0
     240:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     244:	616d2f63 	cmnvs	sp, r3, ror #30
     248:	632e6e69 	teqvs	lr, #1680	; 0x690
     24c:	4b434c00 	blmi	10d3254 <__Stack_Size+0x10d2e54>
     250:	32490052 	subcc	r0, r9, #82	; 0x52
     254:	455f3143 	ldrbmi	r3, [pc, #-323]	; 119 <_Minimum_Stack_Size+0x19>
     258:	52495f52 	subpl	r5, r9, #328	; 0x148
     25c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     260:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     264:	50504100 	subspl	r4, r0, r0, lsl #2
     268:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     26c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     270:	31663233 	cmncc	r6, r3, lsr r2
     274:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     278:	00632e74 	rsbeq	r2, r3, r4, ror lr
     27c:	314d4954 	cmpcc	sp, r4, asr r9
     280:	4b52425f 	blmi	1490c04 <__Stack_Size+0x1490804>
     284:	5152495f 	cmppl	r2, pc, asr r9
     288:	646e6148 	strbtvs	r6, [lr], #-328
     28c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     290:	314d4954 	cmpcc	sp, r4, asr r9
     294:	4752545f 	undefined
     298:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     29c:	5152495f 	cmppl	r2, pc, asr r9
     2a0:	646e6148 	strbtvs	r6, [lr], #-328
     2a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2a8:	67617355 	undefined
     2ac:	75614665 	strbvc	r4, [r1, #-1637]!
     2b0:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     2b4:	74706563 	ldrbtvc	r6, [r0], #-1379
     2b8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2bc:	31414d44 	cmpcc	r1, r4, asr #26
     2c0:	6168435f 	cmnvs	r8, pc, asr r3
     2c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     2c8:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2d0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2d4:	4d495400 	cfstrdmi	mvd5, [r9]
     2d8:	52495f32 	subpl	r5, r9, #200	; 0xc8
     2dc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e4:	43545200 	cmpmi	r4, #0	; 0x0
     2e8:	5152495f 	cmppl	r2, pc, asr r9
     2ec:	646e6148 	strbtvs	r6, [lr], #-328
     2f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2f4:	334d4954 	movtcc	r4, #55636	; 0xd954
     2f8:	5152495f 	cmppl	r2, pc, asr r9
     2fc:	646e6148 	strbtvs	r6, [lr], #-328
     300:	0072656c 	rsbseq	r6, r2, ip, ror #10
     304:	434d5346 	movtmi	r5, #54086	; 0xd346
     308:	5152495f 	cmppl	r2, pc, asr r9
     30c:	646e6148 	strbtvs	r6, [lr], #-328
     310:	0072656c 	rsbseq	r6, r2, ip, ror #10
     314:	54737953 	ldrbtpl	r7, [r3], #-2387
     318:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     31c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     320:	54007265 	strpl	r7, [r0], #-613
     324:	5f344d49 	svcpl	0x00344d49
     328:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     32c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     330:	55007265 	strpl	r7, [r0, #-613]
     334:	61574253 	cmpvs	r7, r3, asr r2
     338:	7055656b 	subsvc	r6, r5, fp, ror #10
     33c:	5152495f 	cmppl	r2, pc, asr r9
     340:	646e6148 	strbtvs	r6, [lr], #-328
     344:	0072656c 	rsbseq	r6, r2, ip, ror #10
     348:	354d4954 	strbcc	r4, [sp, #-2388]
     34c:	5152495f 	cmppl	r2, pc, asr r9
     350:	646e6148 	strbtvs	r6, [lr], #-328
     354:	0072656c 	rsbseq	r6, r2, ip, ror #10
     358:	31495053 	qdaddcc	r5, r3, r9
     35c:	5152495f 	cmppl	r2, pc, asr r9
     360:	646e6148 	strbtvs	r6, [lr], #-328
     364:	0072656c 	rsbseq	r6, r2, ip, ror #10
     368:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     36c:	746c7561 	strbtvc	r7, [ip], #-1377
     370:	65637845 	strbvs	r7, [r3, #-2117]!
     374:	6f697470 	svcvs	0x00697470
     378:	5053006e 	subspl	r0, r3, lr, rrx
     37c:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     380:	61485152 	cmpvs	r8, r2, asr r1
     384:	656c646e 	strbvs	r6, [ip, #-1134]!
     388:	53550072 	cmppl	r5, #114	; 0x72
     38c:	50485f42 	subpl	r5, r8, r2, asr #30
     390:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     394:	5f58545f 	svcpl	0x0058545f
     398:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     39c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3a0:	53007265 	movwpl	r7, #613	; 0x265
     3a4:	5f334950 	svcpl	0x00334950
     3a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3ac:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3b0:	50007265 	andpl	r7, r0, r5, ror #4
     3b4:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
     3b8:	61485152 	cmpvs	r8, r2, asr r1
     3bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     3c0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     3c4:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     3c8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     3cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3d0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3d4:	52415500 	subpl	r5, r1, #0	; 0x0
     3d8:	495f3454 	ldmdbmi	pc, {r2, r4, r6, sl, ip, sp}^
     3dc:	61485152 	cmpvs	r8, r2, asr r1
     3e0:	656c646e 	strbvs	r6, [ip, #-1134]!
     3e4:	44410072 	strbmi	r0, [r1], #-114
     3e8:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     3ec:	5152495f 	cmppl	r2, pc, asr r9
     3f0:	646e6148 	strbtvs	r6, [lr], #-328
     3f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3f8:	54524155 	ldrbpl	r4, [r2], #-341
     3fc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     400:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     404:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     408:	414d4400 	cmpmi	sp, r0, lsl #8
     40c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     410:	656e6e61 	strbvs	r6, [lr, #-3681]!
     414:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     418:	61485152 	cmpvs	r8, r2, asr r1
     41c:	656c646e 	strbvs	r6, [ip, #-1134]!
     420:	32490072 	subcc	r0, r9, #114	; 0x72
     424:	455f3243 	ldrbmi	r3, [pc, #-579]	; 1e9 <_Minimum_Stack_Size+0xe9>
     428:	52495f56 	subpl	r5, r9, #344	; 0x158
     42c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     430:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     434:	414d4400 	cmpmi	sp, r0, lsl #8
     438:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     43c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     440:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     444:	61485152 	cmpvs	r8, r2, asr r1
     448:	656c646e 	strbvs	r6, [ip, #-1134]!
     44c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     450:	5f314954 	svcpl	0x00314954
     454:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     458:	6c646e61 	stclvs	14, cr6, [r4], #-388
     45c:	44007265 	strmi	r7, [r0], #-613
     460:	5f32414d 	svcpl	0x0032414d
     464:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     468:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     46c:	5152495f 	cmppl	r2, pc, asr r9
     470:	646e6148 	strbtvs	r6, [lr], #-328
     474:	0072656c 	rsbseq	r6, r2, ip, ror #10
     478:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     47c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     480:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     484:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     488:	414d4400 	cmpmi	sp, r0, lsl #8
     48c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     490:	656e6e61 	strbvs	r6, [lr, #-3681]!
     494:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
     498:	61485152 	cmpvs	r8, r2, asr r1
     49c:	656c646e 	strbvs	r6, [ip, #-1134]!
     4a0:	44530072 	ldrbmi	r0, [r3], #-114
     4a4:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     4a8:	61485152 	cmpvs	r8, r2, asr r1
     4ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     4b0:	53550072 	cmppl	r5, #114	; 0x72
     4b4:	504c5f42 	subpl	r5, ip, r2, asr #30
     4b8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     4bc:	3058525f 	subscc	r5, r8, pc, asr r2
     4c0:	5152495f 	cmppl	r2, pc, asr r9
     4c4:	646e6148 	strbtvs	r6, [lr], #-328
     4c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4cc:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     4d0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4d4:	45007265 	strmi	r7, [r0, #-613]
     4d8:	33495458 	movtcc	r5, #37976	; 0x9458
     4dc:	5152495f 	cmppl	r2, pc, asr r9
     4e0:	646e6148 	strbtvs	r6, [lr], #-328
     4e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4e8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     4ec:	5f355f39 	svcpl	0x00355f39
     4f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4f4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4f8:	54007265 	strpl	r7, [r0], #-613
     4fc:	5f384d49 	svcpl	0x00384d49
     500:	5f475254 	svcpl	0x00475254
     504:	5f4d4f43 	svcpl	0x004d4f43
     508:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     50c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     510:	43007265 	movwmi	r7, #613	; 0x265
     514:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     518:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     51c:	61485152 	cmpvs	r8, r2, asr r1
     520:	656c646e 	strbvs	r6, [ip, #-1134]!
     524:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     528:	5f344954 	svcpl	0x00344954
     52c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     530:	6c646e61 	stclvs	14, cr6, [r4], #-388
     534:	54007265 	strpl	r7, [r0], #-613
     538:	5f314d49 	svcpl	0x00314d49
     53c:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     540:	61485152 	cmpvs	r8, r2, asr r1
     544:	656c646e 	strbvs	r6, [ip, #-1134]!
     548:	61480072 	cmpvs	r8, r2, ror r0
     54c:	61466472 	cmpvs	r6, r2, ror r4
     550:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     554:	70656378 	rsbvc	r6, r5, r8, ror r3
     558:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     55c:	43435200 	movtmi	r5, #12800	; 0x3200
     560:	5152495f 	cmppl	r2, pc, asr r9
     564:	646e6148 	strbtvs	r6, [lr], #-328
     568:	0072656c 	rsbseq	r6, r2, ip, ror #10
     56c:	31414d44 	cmpcc	r1, r4, asr #26
     570:	6168435f 	cmnvs	r8, pc, asr r3
     574:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     578:	52495f36 	subpl	r5, r9, #216	; 0xd8
     57c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     580:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     584:	4d495400 	cfstrdmi	mvd5, [r9]
     588:	43435f38 	movtmi	r5, #16184	; 0x3f38
     58c:	5152495f 	cmppl	r2, pc, asr r9
     590:	646e6148 	strbtvs	r6, [lr], #-328
     594:	0072656c 	rsbseq	r6, r2, ip, ror #10
     598:	47445757 	smlsldmi	r5, r4, r7, r7
     59c:	5152495f 	cmppl	r2, pc, asr r9
     5a0:	646e6148 	strbtvs	r6, [lr], #-328
     5a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5a8:	504d4154 	subpl	r4, sp, r4, asr r1
     5ac:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     5b0:	61485152 	cmpvs	r8, r2, asr r1
     5b4:	656c646e 	strbvs	r6, [ip, #-1134]!
     5b8:	32490072 	subcc	r0, r9, #114	; 0x72
     5bc:	455f3143 	ldrbmi	r3, [pc, #-323]	; 481 <__Stack_Size+0x81>
     5c0:	52495f56 	subpl	r5, r9, #344	; 0x158
     5c4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5c8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5cc:	4d495400 	cfstrdmi	mvd5, [r9]
     5d0:	52425f38 	subpl	r5, r2, #224	; 0xe0
     5d4:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     5d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5e0:	414c4600 	cmpmi	ip, r0, lsl #12
     5e4:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
     5e8:	61485152 	cmpvs	r8, r2, asr r1
     5ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     5f0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     5f4:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     5f8:	61485152 	cmpvs	r8, r2, asr r1
     5fc:	656c646e 	strbvs	r6, [ip, #-1134]!
     600:	54520072 	ldrbpl	r0, [r2], #-114
     604:	616c4143 	cmnvs	ip, r3, asr #2
     608:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
     60c:	61485152 	cmpvs	r8, r2, asr r1
     610:	656c646e 	strbvs	r6, [ip, #-1134]!
     614:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     618:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     61c:	61485152 	cmpvs	r8, r2, asr r1
     620:	656c646e 	strbvs	r6, [ip, #-1134]!
     624:	32490072 	subcc	r0, r9, #114	; 0x72
     628:	455f3243 	ldrbmi	r3, [pc, #-579]	; 3ed <_Minimum_Stack_Size+0x2ed>
     62c:	52495f52 	subpl	r5, r9, #328	; 0x148
     630:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     634:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     638:	43444100 	movtmi	r4, #16640	; 0x4100
     63c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     640:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     644:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     648:	62654400 	rsbvs	r4, r5, #0	; 0x0
     64c:	6f4d6775 	svcvs	0x004d6775
     650:	6f74696e 	svcvs	0x0074696e
     654:	53550072 	cmppl	r5, #114	; 0x72
     658:	31545241 	cmpcc	r4, r1, asr #4
     65c:	5152495f 	cmppl	r2, pc, asr r9
     660:	646e6148 	strbtvs	r6, [lr], #-328
     664:	0072656c 	rsbseq	r6, r2, ip, ror #10
     668:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     66c:	6168435f 	cmnvs	r8, pc, asr r3
     670:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     674:	5f355f34 	svcpl	0x00355f34
     678:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     67c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     680:	50007265 	andpl	r7, r0, r5, ror #4
     684:	53646e65 	cmnpl	r4, #1616	; 0x650
     688:	4e004356 	mcrmi	3, 0, r4, cr0, cr6, {2}
     68c:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     690:	74706563 	ldrbtvc	r6, [r0], #-1379
     694:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     698:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     69c:	5f50555f 	svcpl	0x0050555f
     6a0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6a4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6a8:	55007265 	strpl	r7, [r0, #-613]
     6ac:	54524153 	ldrbpl	r4, [r2], #-339
     6b0:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6b8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6bc:	414d4400 	cmpmi	sp, r0, lsl #8
     6c0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     6c4:	656e6e61 	strbvs	r6, [lr, #-3681]!
     6c8:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^
     6cc:	61485152 	cmpvs	r8, r2, asr r1
     6d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     6d4:	53550072 	cmppl	r5, #114	; 0x72
     6d8:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     6dc:	5152495f 	cmppl	r2, pc, asr r9
     6e0:	646e6148 	strbtvs	r6, [lr], #-328
     6e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6e8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     6ec:	52495f30 	subpl	r5, r9, #192	; 0xc0
     6f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6f4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6f8:	54584500 	ldrbpl	r4, [r8], #-1280
     6fc:	5f353149 	svcpl	0x00353149
     700:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^
     704:	61485152 	cmpvs	r8, r2, asr r1
     708:	656c646e 	strbvs	r6, [ip, #-1134]!
     70c:	4d440072 	stclmi	0, cr0, [r4, #-456]
     710:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     714:	6e6e6168 	powvsez	f6, f6, #0.0
     718:	5f316c65 	svcpl	0x00316c65
     71c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     720:	6c646e61 	stclvs	14, cr6, [r4], #-388
     724:	44007265 	strmi	r7, [r0], #-613
     728:	5f31414d 	svcpl	0x0031414d
     72c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     730:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     734:	5152495f 	cmppl	r2, pc, asr r9
     738:	646e6148 	strbtvs	r6, [lr], #-328
     73c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     740:	5f4e4143 	svcpl	0x004e4143
     744:	5f454353 	svcpl	0x00454353
     748:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     74c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     750:	44007265 	strmi	r7, [r0], #-613
     754:	5f31414d 	svcpl	0x0031414d
     758:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     75c:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     760:	5152495f 	cmppl	r2, pc, asr r9
     764:	646e6148 	strbtvs	r6, [lr], #-328
     768:	0072656c 	rsbseq	r6, r2, ip, ror #10
     76c:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!
     770:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     774:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     778:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     77c:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     780:	5f4f4950 	svcpl	0x004f4950
     784:	006e6950 	rsbeq	r6, lr, r0, asr r9
     788:	4349564e 	movtmi	r5, #38478	; 0x964e
     78c:	5152495f 	cmppl	r2, pc, asr r9
     790:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     794:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     798:	4100646d 	tstmi	r0, sp, ror #8
     79c:	732f5050 	teqvc	pc, #80	; 0x50
     7a0:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     7a4:	695f7379 	ldmdbvs	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     7a8:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     7ac:	49440063 	stmdbmi	r4, {r0, r1, r5, r6}^
     7b0:	4c424153 	stfmie	f4, [r2], {83}
     7b4:	50470045 	subpl	r0, r7, r5, asr #32
     7b8:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     7bc:	5f65646f 	svcpl	0x0065646f
     7c0:	505f4641 	subspl	r4, pc, r1, asr #12
     7c4:	55530050 	ldrbpl	r0, [r3, #-80]
     7c8:	53454343 	movtpl	r4, #21315	; 0x5343
     7cc:	4e450053 	mcrmi	0, 2, r0, cr5, cr3, {2}
     7d0:	454c4241 	strbmi	r4, [ip, #-577]
     7d4:	45534800 	ldrbmi	r4, [r3, #-2048]
     7d8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     7dc:	53705574 	cmnpl	r0, #486539264	; 0x1d000000
     7e0:	75746174 	ldrbvc	r6, [r4, #-372]!
     7e4:	72450073 	subvc	r0, r5, #115	; 0x73
     7e8:	53726f72 	cmnpl	r2, #456	; 0x1c8
     7ec:	75746174 	ldrbvc	r6, [r4, #-372]!
     7f0:	564e0073 	undefined
     7f4:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     7f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     7fc:	61727567 	cmnvs	r2, r7, ror #10
     800:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     804:	43435200 	movtmi	r5, #12800	; 0x3200
     808:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     80c:	75676966 	strbvc	r6, [r7, #-2406]!
     810:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     814:	45006e6f 	strmi	r6, [r0, #-3695]
     818:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     81c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     820:	70535f4f 	subsvc	r5, r3, pc, asr #30
     824:	5f646565 	svcpl	0x00646565
     828:	484d3031 	stmdami	sp, {r0, r4, r5, ip, sp}^
     82c:	5047007a 	subpl	r0, r7, sl, ror r0
     830:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     834:	5f65646f 	svcpl	0x0065646f
     838:	5f74754f 	svcpl	0x0074754f
     83c:	4700444f 	strmi	r4, [r0, -pc, asr #8]
     840:	5f4f4950 	svcpl	0x004f4950
     844:	65657053 	strbvs	r7, [r5, #-83]!
     848:	4d325f64 	ldcmi	15, cr5, [r2, #-400]!
     84c:	47007a48 	strmi	r7, [r0, -r8, asr #20]
     850:	5f4f4950 	svcpl	0x004f4950
     854:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     858:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     85c:	6f697461 	svcvs	0x00697461
     860:	5047006e 	subpl	r0, r7, lr, rrx
     864:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     868:	5474696e 	ldrbtpl	r6, [r4], #-2414
     86c:	44657079 	strbtmi	r7, [r5], #-121
     870:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
     874:	5f434956 	svcpl	0x00434956
     878:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     87c:	6e6e6168 	powvsez	f6, f6, #0.0
     880:	72506c65 	subsvc	r6, r0, #25856	; 0x6500
     884:	706d6565 	rsbvc	r6, sp, r5, ror #10
     888:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     88c:	6f697250 	svcvs	0x00697250
     890:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     894:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     898:	70535f4f 	subsvc	r5, r3, pc, asr #30
     89c:	00646565 	rsbeq	r6, r4, r5, ror #10
     8a0:	74696e49 	strbtvc	r6, [r9], #-3657
     8a4:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
     8a8:	00327265 	eorseq	r7, r2, r5, ror #4
     8ac:	4349564e 	movtmi	r5, #38478	; 0x964e
     8b0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     8b4:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     8b8:	75746375 	ldrbvc	r6, [r4, #-885]!
     8bc:	4e006572 	cfrshl64mi	mvdx0, mvdx2, r6
     8c0:	5f434956 	svcpl	0x00434956
     8c4:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     8c8:	6e6e6168 	powvsez	f6, f6, #0.0
     8cc:	4e006c65 	cdpmi	12, 0, cr6, cr0, cr5, {3}
     8d0:	5f434956 	svcpl	0x00434956
     8d4:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     8d8:	6e6e6168 	powvsez	f6, f6, #0.0
     8dc:	75536c65 	ldrbvc	r6, [r3, #-3173]
     8e0:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
     8e4:	7469726f 	strbtvc	r7, [r9], #-623
     8e8:	50470079 	subpl	r0, r7, r9, ror r0
     8ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     8f0:	5f65646f 	svcpl	0x0065646f
     8f4:	00555049 	subseq	r5, r5, r9, asr #32
     8f8:	4f495047 	svcmi	0x00495047
     8fc:	646f4d5f 	strbtvs	r4, [pc], #3423	; 904 <__Stack_Size+0x504>
     900:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     904:	5047004e 	subpl	r0, r7, lr, asr #32
     908:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     90c:	5f65646f 	svcpl	0x0065646f
     910:	00445049 	subeq	r5, r4, r9, asr #32
     914:	4f495047 	svcmi	0x00495047
     918:	646f4d5f 	strbtvs	r4, [pc], #3423	; 920 <__Stack_Size+0x520>
     91c:	50470065 	subpl	r0, r7, r5, rrx
     920:	70534f49 	subsvc	r4, r3, r9, asr #30
     924:	5f646565 	svcpl	0x00646565
     928:	65707954 	ldrbvs	r7, [r0, #-2388]!
     92c:	00666544 	rsbeq	r6, r6, r4, asr #10
     930:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     934:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     938:	74536c61 	ldrbvc	r6, [r3], #-3169
     93c:	00657461 	rsbeq	r7, r5, r1, ror #8
     940:	4349564e 	movtmi	r5, #38478	; 0x964e
     944:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     948:	70795474 	rsbsvc	r5, r9, r4, ror r4
     94c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     950:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     954:	6f4d5f4f 	svcvs	0x004d5f4f
     958:	4f5f6564 	svcmi	0x005f6564
     95c:	505f7475 	subspl	r7, pc, r5, ror r4
     960:	50470050 	subpl	r0, r7, r0, asr r0
     964:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     968:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     96c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     970:	65727574 	ldrbvs	r7, [r2, #-1396]!
     974:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     978:	70535f4f 	subsvc	r5, r3, pc, asr #30
     97c:	5f646565 	svcpl	0x00646565
     980:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     984:	7953007a 	ldmdbvc	r3, {r1, r3, r4, r5, r6}^
     988:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     98c:	6f435f6b 	svcvs	0x00435f6b
     990:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     994:	74617275 	strbtvc	r7, [r1], #-629
     998:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     99c:	4f495047 	svcmi	0x00495047
     9a0:	65646f4d 	strbvs	r6, [r4, #-3917]!
     9a4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     9a8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     9b0:	6f4d5f4f 	svcvs	0x004d5f4f
     9b4:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     9b8:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
     9bc:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
     9c0:	4700474e 	strmi	r4, [r0, -lr, asr #14]
     9c4:	5f4f4950 	svcpl	0x004f4950
     9c8:	65646f4d 	strbvs	r6, [r4, #-3917]!
     9cc:	5f46415f 	svcpl	0x0046415f
     9d0:	6700444f 	strvs	r4, [r0, -pc, asr #8]
     9d4:	736d3177 	cmnvc	sp, #-1073741795	; 0xc000001d
     9d8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     9dc:	00726574 	rsbseq	r6, r2, r4, ror r5
     9e0:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     9e4:	00796172 	rsbseq	r6, r9, r2, ror r1
     9e8:	6e655377 	mcrvs	3, 3, r5, cr5, cr7, {3}
     9ec:	74614474 	strbtvc	r4, [r1], #-1140
     9f0:	446d0061 	strbtmi	r0, [sp], #-97
     9f4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     9f8:	41535500 	cmpmi	r3, r0, lsl #10
     9fc:	505f5452 	subspl	r5, pc, r2, asr r4
     a00:	74697261 	strbtvc	r7, [r9], #-609
     a04:	53550079 	cmppl	r5, #121	; 0x79
     a08:	5f545241 	svcpl	0x00545241
     a0c:	74696e49 	strbtvc	r6, [r9], #-3657
     a10:	65707954 	ldrbvs	r7, [r0, #-2388]!
     a14:	00666544 	rsbeq	r6, r6, r4, asr #10
     a18:	53447854 	movtpl	r7, #18516	; 0x4854
     a1c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     a20:	78540067 	ldmdavc	r4, {r0, r1, r2, r5, r6}^
     a24:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a28:	61727241 	cmnvs	r2, r1, asr #4
     a2c:	43500079 	cmpmi	r0, #121	; 0x79
     a30:	7461645f 	strbtvc	r6, [r1], #-1119
     a34:	64725f61 	ldrbtvs	r5, [r2], #-3937
     a38:	53550079 	cmppl	r5, #121	; 0x79
     a3c:	5f545241 	svcpl	0x00545241
     a40:	74696e49 	strbtvc	r6, [r9], #-3657
     a44:	75727453 	ldrbvc	r7, [r2, #-1107]!
     a48:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     a4c:	54470065 	strbpl	r0, [r7], #-101
     a50:	54005250 	strpl	r5, [r0], #-592
     a54:	6f574478 	svcvs	0x00574478
     a58:	36316472 	undefined
     a5c:	41535500 	cmpmi	r3, r0, lsl #10
     a60:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
     a64:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     a68:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     a6c:	43776f6c 	cmnmi	r7, #432	; 0x1b0
     a70:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     a74:	55006c6f 	strpl	r6, [r0, #-3183]
     a78:	54524153 	ldrbpl	r4, [r2], #-339
     a7c:	726f575f 	rsbvc	r5, pc, #24903680	; 0x17c0000
     a80:	6e654c64 	cdpvs	12, 6, cr4, cr5, cr4, {3}
     a84:	00687467 	rsbeq	r7, r8, r7, ror #8
     a88:	6c654475 	cfstrdvs	mvd4, [r5], #-468
     a8c:	55007961 	strpl	r7, [r0, #-2401]
     a90:	54524153 	ldrbpl	r4, [r2], #-339
     a94:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     a98:	75676966 	strbvc	r6, [r7, #-2406]!
     a9c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     aa0:	62006e6f 	andvs	r6, r0, #1776	; 0x6f0
     aa4:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     aa8:	00657461 	rsbeq	r7, r5, r1, ror #8
     aac:	54524f50 	ldrbpl	r4, [r2], #-3920
     ab0:	505f5f00 	subspl	r5, pc, r0, lsl #30
     ab4:	6f635f43 	svcvs	0x00635f43
     ab8:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     abc:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     ac0:	78546200 	ldmdavc	r4, {r9, sp, lr}^
     ac4:	74614464 	strbtvc	r4, [r1], #-1124
     ac8:	44620061 	strbtmi	r0, [r2], #-97
     acc:	00617461 	rsbeq	r7, r1, r1, ror #8
     ad0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ad4:	61425f54 	cmpvs	r2, r4, asr pc
     ad8:	61526475 	cmpvs	r2, r5, ror r4
     adc:	55006574 	strpl	r6, [r0, #-1396]
     ae0:	54524153 	ldrbpl	r4, [r2], #-339
     ae4:	6f74535f 	svcvs	0x0074535f
     ae8:	74694270 	strbtvc	r4, [r9], #-624
     aec:	50410073 	subpl	r0, r1, r3, ror r0
     af0:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     af4:	43502f63 	cmpmi	r0, #396	; 0x18c
     af8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     afc:	5400632e 	strpl	r6, [r0], #-814
     b00:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     b04:	505f6574 	subspl	r6, pc, r4, ror r5
     b08:	53550043 	cmppl	r5, #67	; 0x43
     b0c:	5f545241 	svcpl	0x00545241
     b10:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b14:	5f435000 	svcpl	0x00435000
     b18:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b1c:	5f666675 	svcpl	0x00666675
     b20:	65646e69 	strbvs	r6, [r4, #-3689]!
     b24:	43500078 	cmpmi	r0, #120	; 0x78
     b28:	5f58525f 	svcpl	0x0058525f
     b2c:	5f6d6f63 	svcpl	0x006d6f63
     b30:	00667562 	rsbeq	r7, r6, r2, ror #10
     b34:	6d69546e 	cfstrdvs	mvd5, [r9, #-440]!
     b38:	58440065 	stmdapl	r4, {r0, r2, r5, r6}^
     b3c:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b40:	746e695f 	strbtvc	r6, [lr], #-2399
     b44:	75727265 	ldrbvc	r7, [r2, #-613]!
     b48:	44007470 	strmi	r7, [r0], #-1136
     b4c:	725f4c58 	subsvc	r4, pc, #22528	; 0x5800
     b50:	5f646165 	svcpl	0x00646165
     b54:	65747962 	ldrbvs	r7, [r4, #-2402]!
     b58:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b5c:	5f58545f 	svcpl	0x0058545f
     b60:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b64:	646e695f 	strbtvs	r6, [lr], #-2399
     b68:	44007865 	strmi	r7, [r0], #-2149
     b6c:	545f4c58 	ldrbpl	r4, [pc], #3160	; b74 <__Stack_Size+0x774>
     b70:	68630058 	stmdavs	r3!, {r3, r4, r6}^
     b74:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
     b78:	44006d75 	strmi	r6, [r0], #-3445
     b7c:	695f4c58 	ldmdbvs	pc, {r3, r4, r6, sl, fp, lr}^
     b80:	0074696e 	rsbseq	r6, r4, lr, ror #18
     b84:	64756162 	ldrbtvs	r6, [r5], #-354
     b88:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     b8c:	5f58525f 	svcpl	0x0058525f
     b90:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     b94:	646e695f 	strbtvs	r6, [lr], #-2399
     b98:	44007865 	strmi	r7, [r0], #-2149
     b9c:	735f4c58 	cmpvc	pc, #22528	; 0x5800
     ba0:	5f646e65 	svcpl	0x00646e65
     ba4:	64726f77 	ldrbtvs	r6, [r2], #-3959
     ba8:	41535500 	cmpmi	r3, r0, lsl #10
     bac:	6f435452 	svcvs	0x00435452
     bb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     bb4:	74617275 	strbtvc	r7, [r1], #-629
     bb8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     bbc:	5f4c5844 	svcpl	0x004c5844
     bc0:	635f5854 	cmpvs	pc, #5505024	; 0x540000
     bc4:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     bc8:	64006675 	strvs	r6, [r0], #-1653
     bcc:	64497665 	strbvs	r7, [r9], #-1637
     bd0:	50504100 	subspl	r4, r0, r0, lsl #2
     bd4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bd8:	4c58442f 	cfldrdmi	mvd4, [r8], {47}
     bdc:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     be0:	5f74696e 	svcpl	0x0074696e
     be4:	6f746f6d 	svcvs	0x00746f6d
     be8:	74007372 	strvc	r7, [r0], #-882
     bec:	00706d65 	rsbseq	r6, r0, r5, ror #26
     bf0:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     bf4:	6361625f 	cmnvs	r1, #-268435451	; 0xf0000005
     bf8:	7261776b 	rsbvc	r7, r1, #28049408	; 0x1ac0000
     bfc:	6f6d0064 	svcvs	0x006d0064
     c00:	6c5f6576 	cfldr64vs	mvdx6, [pc], {118}
     c04:	00746665 	rsbseq	r6, r4, r5, ror #12
     c08:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     c0c:	6769725f 	undefined
     c10:	6d007468 	cfstrsvs	mvf7, [r0, #-416]
     c14:	5f65766f 	svcpl	0x0065766f
     c18:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     c1c:	00647261 	rsbeq	r7, r4, r1, ror #4
     c20:	5f646c6f 	svcpl	0x00646c6f
     c24:	65657073 	strbvs	r7, [r5, #-115]!
     c28:	65730064 	ldrbvs	r0, [r3, #-100]!
     c2c:	52495f74 	subpl	r5, r9, #464	; 0x1d0
     c30:	736f705f 	cmnvc	pc, #95	; 0x5f
     c34:	6f697469 	svcvs	0x00697469
     c38:	5041006e 	subpl	r0, r1, lr, rrx
     c3c:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     c40:	6f4d2f63 	svcvs	0x004d2f63
     c44:	43726f74 	cmnmi	r2, #464	; 0x1d0
     c48:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     c4c:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     c50:	50504100 	subspl	r4, r0, r0, lsl #2
     c54:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c58:	4344412f 	movtmi	r4, #16687	; 0x412f
     c5c:	4100632e 	tstmi	r0, lr, lsr #6
     c60:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     c64:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c68:	756f756e 	strbvc	r7, [pc, #-1390]!	; 702 <__Stack_Size+0x302>
     c6c:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     c70:	646f4d76 	strbtvs	r4, [pc], #3446	; c78 <__Stack_Size+0x878>
     c74:	44410065 	strbmi	r0, [r1], #-101
     c78:	6d756e43 	ldclvs	14, cr6, [r5, #-268]!
     c7c:	43444100 	movtmi	r4, #16640	; 0x4100
     c80:	6163535f 	cmnvs	r3, pc, asr r3
     c84:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
     c88:	646f4d76 	strbtvs	r4, [pc], #3446	; c90 <__Stack_Size+0x890>
     c8c:	44410065 	strbmi	r0, [r1], #-101
     c90:	6f4d5f43 	svcvs	0x004d5f43
     c94:	4a006564 	bmi	1a22c <__Stack_Size+0x19e2c>
     c98:	00525153 	subseq	r5, r2, r3, asr r1
     c9c:	5f434441 	svcpl	0x00434441
     ca0:	74696e49 	strbtvc	r6, [r9], #-3657
     ca4:	75727453 	ldrbvc	r7, [r2, #-1107]!
     ca8:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     cac:	444a0065 	strbmi	r0, [sl], #-101
     cb0:	4a003152 	bmi	d200 <__Stack_Size+0xce00>
     cb4:	00325244 	eorseq	r5, r2, r4, asr #4
     cb8:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
     cbc:	52444a00 	subpl	r4, r4, #0	; 0x0
     cc0:	4f4a0034 	svcmi	0x004a0034
     cc4:	00315246 	eorseq	r5, r1, r6, asr #4
     cc8:	52464f4a 	subpl	r4, r6, #296	; 0x128
     ccc:	4f4a0032 	svcmi	0x004a0032
     cd0:	00335246 	eorseq	r5, r3, r6, asr #4
     cd4:	52464f4a 	subpl	r4, r6, #296	; 0x128
     cd8:	61730034 	cmnvs	r3, r4, lsr r0
     cdc:	656c706d 	strbvs	r7, [ip, #-109]!
     ce0:	00434441 	subeq	r4, r3, r1, asr #8
     ce4:	5f434441 	svcpl	0x00434441
     ce8:	74696e49 	strbtvc	r6, [r9], #-3657
     cec:	65707954 	ldrbvs	r7, [r0, #-2388]!
     cf0:	00666544 	rsbeq	r6, r6, r4, asr #10
     cf4:	31525153 	cmpcc	r2, r3, asr r1
     cf8:	52515300 	subspl	r5, r1, #0	; 0x0
     cfc:	51530032 	cmppl	r3, r2, lsr r0
     d00:	41003352 	tstmi	r0, r2, asr r3
     d04:	455f4344 	ldrbmi	r4, [pc, #-836]	; 9c8 <__Stack_Size+0x5c8>
     d08:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     d0c:	546c616e 	strbtpl	r6, [ip], #-366
     d10:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
     d14:	00766e6f 	rsbseq	r6, r6, pc, ror #28
     d18:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
     d1c:	4d530031 	ldclmi	0, cr0, [r3, #-196]
     d20:	00325250 	eorseq	r5, r2, r0, asr r2
     d24:	5f434441 	svcpl	0x00434441
     d28:	4f72624e 	svcmi	0x0072624e
     d2c:	61684366 	cmnvs	r8, r6, ror #6
     d30:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     d34:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
     d38:	44415f74 	strbmi	r5, [r1], #-3956
     d3c:	44410043 	strbmi	r0, [r1], #-67
     d40:	61445f43 	cmpvs	r4, r3, asr #30
     d44:	6c416174 	stfvse	f6, [r1], {116}
     d48:	006e6769 	rsbeq	r6, lr, r9, ror #14
     d4c:	78434441 	stmdavc	r3, {r0, r6, sl, lr}^
     d50:	706d7400 	rsbvc	r7, sp, r0, lsl #8
     d54:	31676572 	smccc	30290
     d58:	43444100 	movtmi	r4, #16640	; 0x4100
     d5c:	616e415f 	cmnvs	lr, pc, asr r1
     d60:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     d64:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     d68:	43676f64 	cmnmi	r7, #400	; 0x190
     d6c:	4100646d 	tstmi	r0, sp, ror #8
     d70:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     d74:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     d78:	00676966 	rsbeq	r6, r7, r6, ror #18
     d7c:	5f434441 	svcpl	0x00434441
     d80:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     d84:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     d88:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     d8c:	74726174 	ldrbtvc	r6, [r2], #-372
     d90:	656a6e49 	strbvs	r6, [sl, #-3657]!
     d94:	64657463 	strbtvs	r7, [r5], #-1123
     d98:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     d9c:	53646d43 	cmnpl	r4, #4288	; 0x10c0
     da0:	75746174 	ldrbvc	r6, [r4, #-372]!
     da4:	44410073 	strbmi	r0, [r1], #-115
     da8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     dac:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     db0:	0067616c 	rsbeq	r6, r7, ip, ror #2
     db4:	5f434441 	svcpl	0x00434441
     db8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     dbc:	61745354 	cmnvs	r4, r4, asr r3
     dc0:	00737574 	rsbseq	r7, r3, r4, ror r5
     dc4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     dc8:	30316632 	eorscc	r6, r1, r2, lsr r6
     dcc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     dd0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     dd4:	74732f63 	ldrbtvc	r2, [r3], #-3939
     dd8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ddc:	5f783031 	svcpl	0x00783031
     de0:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     de4:	754e0063 	strbvc	r0, [lr, #-99]
     de8:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
     dec:	43444100 	movtmi	r4, #16640	; 0x4100
     df0:	646d435f 	strbtvs	r4, [sp], #-863
     df4:	43444100 	movtmi	r4, #16640	; 0x4100
     df8:	616e415f 	cmnvs	lr, pc, asr r1
     dfc:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     e00:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     e04:	54676f64 	strbtpl	r6, [r7], #-3940
     e08:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
     e0c:	646c6f68 	strbtvs	r6, [ip], #-3944
     e10:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     e14:	00676966 	rsbeq	r6, r7, r6, ror #18
     e18:	5f434441 	svcpl	0x00434441
     e1c:	61656c43 	cmnvs	r5, r3, asr #24
     e20:	50544972 	subspl	r4, r4, r2, ror r9
     e24:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     e28:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     e2c:	44410074 	strbmi	r0, [r1], #-116
     e30:	65475f43 	strbvs	r5, [r7, #-3907]
     e34:	73655274 	cmnvc	r5, #1073741831	; 0x40000007
     e38:	61437465 	cmpvs	r3, r5, ror #8
     e3c:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     e40:	6f697461 	svcvs	0x00697461
     e44:	6174536e 	cmnvs	r4, lr, ror #6
     e48:	00737574 	rsbseq	r7, r3, r4, ror r5
     e4c:	5f434441 	svcpl	0x00434441
     e50:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
     e54:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
     e58:	74617453 	strbtvc	r7, [r1], #-1107
     e5c:	44410065 	strbmi	r0, [r1], #-101
     e60:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     e64:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     e68:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     e6c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     e70:	676e6953 	undefined
     e74:	6843656c 	stmdavs	r3, {r2, r3, r5, r6, r8, sl, sp, lr}^
     e78:	656e6e61 	strbvs	r6, [lr, #-3681]!
     e7c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     e80:	00676966 	rsbeq	r6, r7, r6, ror #18
     e84:	5f434441 	svcpl	0x00434441
     e88:	75676552 	strbvc	r6, [r7, #-1362]!
     e8c:	4372616c 	cmnmi	r2, #27	; 0x1b
     e90:	6e6e6168 	powvsez	f6, f6, #0.0
     e94:	6f436c65 	svcvs	0x00436c65
     e98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     e9c:	616e6500 	cmnvs	lr, r0, lsl #10
     ea0:	73656c62 	cmnvc	r5, #25088	; 0x6200
     ea4:	75746174 	ldrbvc	r6, [r4, #-372]!
     ea8:	69480073 	stmdbvs	r8, {r0, r1, r4, r5, r6}^
     eac:	68546867 	ldmdavs	r4, {r0, r1, r2, r5, r6, fp, sp, lr}^
     eb0:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     eb4:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     eb8:	5f434441 	svcpl	0x00434441
     ebc:	63736944 	cmnvs	r3, #1114112	; 0x110000
     ec0:	65646f4d 	strbvs	r6, [r4, #-3917]!
     ec4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ec8:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ecc:	746e756f 	strbtvc	r7, [lr], #-1391
     ed0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ed4:	41006769 	tstmi	r0, r9, ror #14
     ed8:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     edc:	6f437465 	svcvs	0x00437465
     ee0:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     ee4:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     ee8:	756c6156 	strbvc	r6, [ip, #-342]!
     eec:	44410065 	strbmi	r0, [r1], #-101
     ef0:	54495f43 	strbpl	r5, [r9], #-3907
     ef4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
     ef8:	00676572 	rsbeq	r6, r7, r2, ror r5
     efc:	6b6e6152 	blvs	1b9944c <__Stack_Size+0x1b9904c>
     f00:	43444100 	movtmi	r4, #16640	; 0x4100
     f04:	7475415f 	ldrbtvc	r4, [r5], #-351
     f08:	6a6e496f 	bvs	1b934cc <__Stack_Size+0x1b930cc>
     f0c:	65746365 	ldrbvs	r6, [r4, #-869]!
     f10:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     f14:	646d4376 	strbtvs	r4, [sp], #-886
     f18:	43444100 	movtmi	r4, #16640	; 0x4100
     f1c:	7478455f 	ldrbtvc	r4, [r8], #-1375
     f20:	616e7265 	cmnvs	lr, r5, ror #4
     f24:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     f28:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
     f2c:	646d4376 	strbtvs	r4, [sp], #-886
     f30:	43444100 	movtmi	r4, #16640	; 0x4100
     f34:	7465475f 	strbtvc	r4, [r5], #-1887
     f38:	74666f53 	strbtvc	r6, [r6], #-3923
     f3c:	65726177 	ldrbvs	r6, [r2, #-375]!
     f40:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     f44:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     f48:	61745376 	cmnvs	r4, r6, ror r3
     f4c:	00737574 	rsbseq	r7, r3, r4, ror r5
     f50:	5f434441 	svcpl	0x00434441
     f54:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     f58:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f5c:	4f646574 	svcmi	0x00646574
     f60:	65736666 	ldrbvs	r6, [r3, #-1638]!
     f64:	44410074 	strbmi	r0, [r1], #-116
     f68:	65445f43 	strbvs	r5, [r4, #-3907]
     f6c:	74696e49 	strbtvc	r6, [r9], #-3657
     f70:	43444100 	movtmi	r4, #16640	; 0x4100
     f74:	7478455f 	ldrbtvc	r4, [r8], #-1375
     f78:	616e7265 	cmnvs	lr, r5, ror #4
     f7c:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     f80:	6a6e4967 	bvs	1b93524 <__Stack_Size+0x1b93124>
     f84:	65746365 	ldrbvs	r6, [r4, #-869]!
     f88:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     f8c:	646d4376 	strbtvs	r4, [sp], #-886
     f90:	43444100 	movtmi	r4, #16640	; 0x4100
     f94:	6a6e495f 	bvs	1b93518 <__Stack_Size+0x1b93118>
     f98:	65746365 	ldrbvs	r6, [r4, #-869]!
     f9c:	73694464 	cmnvc	r9, #1677721600	; 0x64000000
     fa0:	646f4d63 	strbtvs	r4, [pc], #3427	; fa8 <__Stack_Size+0xba8>
     fa4:	646d4365 	strbtvs	r4, [sp], #-869
     fa8:	43444100 	movtmi	r4, #16640	; 0x4100
     fac:	7478455f 	ldrbtvc	r4, [r8], #-1375
     fb0:	616e7265 	cmnvs	lr, r5, ror #4
     fb4:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     fb8:	6a6e4967 	bvs	1b9355c <__Stack_Size+0x1b9315c>
     fbc:	65746365 	ldrbvs	r6, [r4, #-869]!
     fc0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     fc4:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
     fc8:	00676966 	rsbeq	r6, r7, r6, ror #18
     fcc:	54776f4c 	ldrbtpl	r6, [r7], #-3916
     fd0:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
     fd4:	646c6f68 	strbtvs	r6, [ip], #-3944
     fd8:	43444100 	movtmi	r4, #16640	; 0x4100
     fdc:	7465475f 	strbtvc	r4, [r5], #-1887
     fe0:	656a6e49 	strbvs	r6, [sl, #-3657]!
     fe4:	64657463 	strbtvs	r7, [r5], #-1123
     fe8:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     fec:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     ff0:	61566e6f 	cmpvs	r6, pc, ror #28
     ff4:	0065756c 	rsbeq	r7, r5, ip, ror #10
     ff8:	5f434441 	svcpl	0x00434441
     ffc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1000:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1004:	5f434441 	svcpl	0x00434441
    1008:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    100c:	6c614374 	stclvs	3, cr4, [r1], #-464
    1010:	61726269 	cmnvs	r2, r9, ror #4
    1014:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1018:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    101c:	32676572 	rsbcc	r6, r7, #478150656	; 0x1c800000
    1020:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1024:	33676572 	cmncc	r7, #478150656	; 0x1c800000
    1028:	43444100 	movtmi	r4, #16640	; 0x4100
    102c:	7465475f 	strbtvc	r4, [r5], #-1887
    1030:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    1034:	74617262 	strbtvc	r7, [r1], #-610
    1038:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    103c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1040:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    1044:	61747374 	cmnvs	r4, r4, ror r3
    1048:	00737574 	rsbseq	r7, r3, r4, ror r5
    104c:	5f434441 	svcpl	0x00434441
    1050:	74666f53 	strbtvc	r6, [r6], #-3923
    1054:	65726177 	ldrbvs	r6, [r2, #-375]!
    1058:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    105c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1060:	646d4376 	strbtvs	r4, [sp], #-886
    1064:	43444100 	movtmi	r4, #16640	; 0x4100
    1068:	6a6e495f 	bvs	1b935ec <__Stack_Size+0x1b931ec>
    106c:	65746365 	ldrbvs	r6, [r4, #-869]!
    1070:	71655364 	cmnvc	r5, r4, ror #6
    1074:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1078:	654c7265 	strbvs	r7, [ip, #-613]
    107c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1080:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1084:	41006769 	tstmi	r0, r9, ror #14
    1088:	415f4344 	cmpmi	pc, r4, asr #6
    108c:	6f6c616e 	svcvs	0x006c616e
    1090:	74615767 	strbtvc	r5, [r1], #-1895
    1094:	6f646863 	svcvs	0x00646863
    1098:	44410067 	strbmi	r0, [r1], #-103
    109c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    10a0:	7463656a 	strbtvc	r6, [r3], #-1386
    10a4:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    10a8:	656e6e61 	strbvs	r6, [lr, #-3681]!
    10ac:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    10b0:	00676966 	rsbeq	r6, r7, r6, ror #18
    10b4:	5f434441 	svcpl	0x00434441
    10b8:	706d6153 	rsbvc	r6, sp, r3, asr r1
    10bc:	6954656c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, sl, sp, lr}^
    10c0:	4100656d 	tstmi	r0, sp, ror #10
    10c4:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    10c8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    10cc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    10d0:	44410074 	strbmi	r0, [r1], #-116
    10d4:	6f535f43 	svcvs	0x00535f43
    10d8:	61777466 	cmnvs	r7, r6, ror #8
    10dc:	74536572 	ldrbvc	r6, [r3], #-1394
    10e0:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    10e4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    10e8:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    10ec:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    10f0:	4100646d 	tstmi	r0, sp, ror #8
    10f4:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    10f8:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    10fc:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1100:	6e6e6168 	powvsez	f6, f6, #0.0
    1104:	41006c65 	tstmi	r0, r5, ror #24
    1108:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    110c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1110:	74536761 	ldrbvc	r6, [r3], #-1889
    1114:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1118:	43444100 	movtmi	r4, #16640	; 0x4100
    111c:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
    1120:	6e655370 	mcrvs	3, 3, r5, cr5, cr0, {3}
    1124:	56726f73 	uhsub16pl	r6, r2, r3
    1128:	69666572 	stmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    112c:	6d43746e 	cfstrdvs	mvd7, [r3, #-440]
    1130:	44410064 	strbmi	r0, [r1], #-100
    1134:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1138:	6f4d6373 	svcvs	0x004d6373
    113c:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]
    1140:	44410064 	strbmi	r0, [r1], #-100
    1144:	65525f43 	ldrbvs	r5, [r2, #-3907]
    1148:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    114c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1150:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1154:	41006e6f 	tstmi	r0, pc, ror #28
    1158:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    115c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1160:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1164:	74690074 	strbtvc	r0, [r9], #-116
    1168:	6b73616d 	blvs	1cd9724 <__Stack_Size+0x1cd9324>
    116c:	43444100 	movtmi	r4, #16640	; 0x4100
    1170:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1174:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1178:	43444100 	movtmi	r4, #16640	; 0x4100
    117c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1180:	44410074 	strbmi	r0, [r1], #-116
    1184:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1188:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    118c:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    1190:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    1194:	4363656a 	cmnmi	r3, #444596224	; 0x1a800000
    1198:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    119c:	5f434441 	svcpl	0x00434441
    11a0:	43414d44 	movtmi	r4, #7492	; 0x1d44
    11a4:	4100646d 	tstmi	r0, sp, ror #8
    11a8:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    11ac:	75447465 	strbvc	r7, [r4, #-1125]
    11b0:	6f4d6c61 	svcvs	0x004d6c61
    11b4:	6f436564 	svcvs	0x00436564
    11b8:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
    11bc:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    11c0:	756c6156 	strbvc	r6, [ip, #-342]!
    11c4:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    11c8:	5f485341 	svcpl	0x00485341
    11cc:	6f435449 	svcvs	0x00435449
    11d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    11d4:	5f424f00 	svcpl	0x00424f00
    11d8:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    11dc:	50525700 	subspl	r5, r2, r0, lsl #14
    11e0:	61445f32 	cmpvs	r4, r2, lsr pc
    11e4:	4f006174 	svcmi	0x00006174
    11e8:	54535f42 	ldrbpl	r5, [r3], #-3906
    11ec:	4600504f 	strmi	r5, [r0], -pc, asr #32
    11f0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11f4:	6172455f 	cmnvs	r2, pc, asr r5
    11f8:	704f6573 	subvc	r6, pc, r3, ror r5
    11fc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1200:	65747942 	ldrbvs	r7, [r4, #-2370]!
    1204:	65720073 	ldrbvs	r0, [r2, #-115]!
    1208:	756f6461 	strbvc	r6, [pc, #-1121]!	; daf <__Stack_Size+0x9af>
    120c:	61747374 	cmnvs	r4, r4, ror r3
    1210:	00737574 	rsbseq	r7, r3, r4, ror r5
    1214:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1218:	52455f48 	subpl	r5, r5, #288	; 0x120
    121c:	5f524f52 	svcpl	0x00524f52
    1220:	00505257 	subseq	r5, r0, r7, asr r2
    1224:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1228:	72455f48 	subvc	r5, r5, #288	; 0x120
    122c:	50657361 	rsbpl	r7, r5, r1, ror #6
    1230:	00656761 	rsbeq	r6, r5, r1, ror #14
    1234:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1238:	614c5f48 	cmpvs	ip, r8, asr #30
    123c:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
    1240:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
    1244:	5f485341 	svcpl	0x00485341
    1248:	50746547 	rsbspl	r6, r4, r7, asr #10
    124c:	65666572 	strbvs	r6, [r6, #-1394]!
    1250:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
    1254:	65666675 	strbvs	r6, [r6, #-1653]!
    1258:	61745372 	cmnvs	r4, r2, ror r3
    125c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1260:	616c6564 	cmnvs	ip, r4, ror #10
    1264:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
    1268:	5f485341 	svcpl	0x00485341
    126c:	6f6c6e55 	svcvs	0x006c6e55
    1270:	46006b63 	strmi	r6, [r0], -r3, ror #22
    1274:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1278:	6172455f 	cmnvs	r2, pc, asr r5
    127c:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
    1280:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    1284:	46007365 	strmi	r7, [r0], -r5, ror #6
    1288:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    128c:	6174535f 	cmnvs	r4, pc, asr r3
    1290:	00737574 	rsbseq	r7, r3, r4, ror r5
    1294:	30505257 	subscc	r5, r0, r7, asr r2
    1298:	50525700 	subspl	r5, r2, r0, lsl #14
    129c:	52570031 	subspl	r0, r7, #49	; 0x31
    12a0:	57003250 	smlsdpl	r0, r0, r2, r3
    12a4:	00335052 	eorseq	r5, r3, r2, asr r0
    12a8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    12ac:	65475f48 	strbvs	r5, [r7, #-3912]
    12b0:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    12b4:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
    12b8:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    12bc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12c0:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    12c4:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12c8:	4f006574 	svcmi	0x00006574
    12cc:	454b5450 	strbmi	r5, [fp, #-1104]
    12d0:	46005259 	undefined
    12d4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    12d8:	6573555f 	ldrbvs	r5, [r3, #-1375]!
    12dc:	74704f72 	ldrbtvc	r4, [r0], #-3954
    12e0:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    12e4:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    12e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    12ec:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    12f0:	5f485341 	svcpl	0x00485341
    12f4:	64616552 	strbtvs	r6, [r1], #-1362
    12f8:	5074754f 	rsbspl	r7, r4, pc, asr #10
    12fc:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1300:	6f697463 	svcvs	0x00697463
    1304:	6c66006e 	stclvs	0, cr0, [r6], #-440
    1308:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
    130c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1310:	61500073 	cmpvs	r0, r3, ror r0
    1314:	415f6567 	cmpmi	pc, r7, ror #10
    1318:	65726464 	ldrbvs	r6, [r2, #-1124]!
    131c:	46007373 	undefined
    1320:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1324:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1328:	505f524f 	subspl	r5, pc, pc, asr #4
    132c:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1330:	5f485341 	svcpl	0x00485341
    1334:	6b636f4c 	blvs	18dd06c <__Stack_Size+0x18dcc6c>
    1338:	50525700 	subspl	r5, r2, r0, lsl #14
    133c:	61445f33 	cmpvs	r4, r3, lsr pc
    1340:	73006174 	movwvc	r6, #372	; 0x174
    1344:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1348:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    134c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1350:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1354:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1358:	31663233 	cmncc	r6, r3, lsr r2
    135c:	665f7830 	undefined
    1360:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1364:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    1368:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    136c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1370:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1374:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1378:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    137c:	4600646d 	strmi	r6, [r0], -sp, ror #8
    1380:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1384:	7465475f 	strbtvc	r4, [r5], #-1887
    1388:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    138c:	74617453 	strbtvc	r7, [r1], #-1107
    1390:	46007375 	undefined
    1394:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1398:	656c435f 	strbvs	r4, [ip, #-863]!
    139c:	6c467261 	sfmvs	f7, 2, [r6], {97}
    13a0:	46006761 	strmi	r6, [r0], -r1, ror #14
    13a4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13a8:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
    13ac:	54454c50 	strbpl	r4, [r5], #-3152
    13b0:	4c460045 	mcrrmi	0, 4, r0, r6, cr5
    13b4:	5f485341 	svcpl	0x00485341
    13b8:	59535542 	ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^
    13bc:	50525700 	subspl	r5, r2, r0, lsl #14
    13c0:	61445f31 	cmpvs	r4, r1, lsr pc
    13c4:	46006174 	undefined
    13c8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13cc:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
    13d0:	54554f45 	ldrbpl	r4, [r5], #-3909
    13d4:	6d695400 	cfstrdvs	mvd5, [r9]
    13d8:	74756f65 	ldrbtvc	r6, [r5], #-3941
    13dc:	414c4600 	cmpmi	ip, r0, lsl #12
    13e0:	475f4853 	undefined
    13e4:	65527465 	ldrbvs	r7, [r2, #-1125]
    13e8:	754f6461 	strbvc	r6, [pc, #-1121]	; f8f <__Stack_Size+0xb8f>
    13ec:	6f725074 	svcvs	0x00725074
    13f0:	74636574 	strbtvc	r6, [r3], #-1396
    13f4:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    13f8:	75746174 	ldrbvc	r6, [r4, #-372]!
    13fc:	424f0073 	submi	r0, pc, #115	; 0x73
    1400:	4454535f 	ldrbmi	r5, [r4], #-863
    1404:	57005942 	strpl	r5, [r0, -r2, asr #18]
    1408:	5f305052 	svcpl	0x00305052
    140c:	61746144 	cmnvs	r4, r4, asr #2
    1410:	414c4600 	cmpmi	ip, r0, lsl #12
    1414:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
    1418:	43666c61 	cmnmi	r6, #24832	; 0x6100
    141c:	656c6379 	strbvs	r6, [ip, #-889]!
    1420:	65636341 	strbvs	r6, [r3, #-833]!
    1424:	46007373 	undefined
    1428:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    142c:	7465475f 	strbtvc	r4, [r5], #-1887
    1430:	74617453 	strbtvc	r7, [r1], #-1107
    1434:	46007375 	undefined
    1438:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    143c:	616e455f 	cmnvs	lr, pc, asr r5
    1440:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    1444:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1448:	746f7250 	strbtvc	r7, [pc], #592	; 1450 <__Stack_Size+0x1050>
    144c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1450:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    1454:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1458:	7465535f 	strbtvc	r5, [r5], #-863
    145c:	6574614c 	ldrbvs	r6, [r4, #-332]!
    1460:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1464:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1468:	61485f48 	cmpvs	r8, r8, asr #30
    146c:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1470:	41656c63 	cmnmi	r5, r3, ror #24
    1474:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1478:	646d4373 	strbtvs	r4, [sp], #-883
    147c:	414c4600 	cmpmi	ip, r0, lsl #12
    1480:	505f4853 	subspl	r4, pc, r3, asr r8
    1484:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1488:	704f6d61 	subvc	r6, pc, r1, ror #26
    148c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1490:	65747942 	ldrbvs	r7, [r4, #-2370]!
    1494:	61746144 	cmnvs	r4, r4, asr #2
    1498:	414c4600 	cmpmi	ip, r0, lsl #12
    149c:	475f4853 	undefined
    14a0:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    14a4:	704f7265 	subvc	r7, pc, r5, ror #4
    14a8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14ac:	65747942 	ldrbvs	r7, [r4, #-2370]!
    14b0:	414c4600 	cmpmi	ip, r0, lsl #12
    14b4:	505f4853 	subspl	r4, pc, r3, asr r8
    14b8:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    14bc:	61486d61 	cmpvs	r8, r1, ror #26
    14c0:	6f57666c 	svcvs	0x0057666c
    14c4:	46006472 	undefined
    14c8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14cc:	414c465f 	cmpmi	ip, pc, asr r6
    14d0:	53550047 	cmppl	r5, #71	; 0x47
    14d4:	44005245 	strmi	r5, [r0], #-581
    14d8:	30617461 	rsbcc	r7, r1, r1, ror #8
    14dc:	74614400 	strbtvc	r4, [r1], #-1024
    14e0:	46003161 	strmi	r3, [r0], -r1, ror #2
    14e4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14e8:	6761505f 	undefined
    14ec:	46007365 	strmi	r7, [r0], -r5, ror #6
    14f0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14f4:	0054495f 	subseq	r4, r4, pc, asr r9
    14f8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    14fc:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1500:	6172676f 	cmnvs	r2, pc, ror #14
    1504:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1508:	45520064 	ldrbmi	r0, [r2, #-100]
    150c:	56524553 	undefined
    1510:	46004445 	strmi	r4, [r0], -r5, asr #8
    1514:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1518:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    151c:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1520:	7473614c 	ldrbtvc	r6, [r3], #-332
    1524:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1528:	6f697461 	svcvs	0x00697461
    152c:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1530:	5f485341 	svcpl	0x00485341
    1534:	66657250 	undefined
    1538:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    153c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1540:	57007265 	strpl	r7, [r0, -r5, ror #4]
    1544:	00525052 	subseq	r5, r2, r2, asr r0
    1548:	4f495047 	svcmi	0x00495047
    154c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1550:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1554:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1558:	00736f70 	rsbseq	r6, r3, r0, ror pc
    155c:	5f746942 	svcpl	0x00746942
    1560:	00544553 	subseq	r4, r4, r3, asr r5
    1564:	4f495047 	svcmi	0x00495047
    1568:	6165525f 	cmnvs	r5, pc, asr r2
    156c:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1570:	44747570 	ldrbtmi	r7, [r4], #-1392
    1574:	00617461 	rsbeq	r7, r1, r1, ror #8
    1578:	4f495047 	svcmi	0x00495047
    157c:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1580:	754f746e 	strbvc	r7, [pc, #-1134]	; 111a <__Stack_Size+0xd1a>
    1584:	74757074 	ldrbtvc	r7, [r5], #-116
    1588:	00646d43 	rsbeq	r6, r4, r3, asr #26
    158c:	4f495047 	svcmi	0x00495047
    1590:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1594:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1598:	0074696e 	rsbseq	r6, r4, lr, ror #18
    159c:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    15a0:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    15a4:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    15a8:	54455345 	strbpl	r5, [r5], #-837
    15ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    15b0:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    15b4:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    15b8:	47007469 	strmi	r7, [r0, -r9, ror #8]
    15bc:	5f4f4950 	svcpl	0x004f4950
    15c0:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
    15c4:	00737469 	rsbseq	r7, r3, r9, ror #8
    15c8:	4f495047 	svcmi	0x00495047
    15cc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    15d0:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    15d4:	52434954 	subpl	r4, r3, #1376256	; 0x150000
    15d8:	6d747300 	ldclvs	3, cr7, [r4]
    15dc:	31663233 	cmncc	r6, r3, lsr r2
    15e0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    15e4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    15e8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    15ec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    15f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15f4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    15f8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    15fc:	6d6e6970 	stclvs	9, cr6, [lr, #-448]!
    1600:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1604:	4f495047 	svcmi	0x00495047
    1608:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    160c:	756f5374 	strbvc	r5, [pc, #-884]!	; 12a0 <__Stack_Size+0xea0>
    1610:	00656372 	rsbeq	r6, r5, r2, ror r3
    1614:	4f495047 	svcmi	0x00495047
    1618:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    161c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1620:	4f495047 	svcmi	0x00495047
    1624:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1628:	754f746e 	strbvc	r7, [pc, #-1134]	; 11c2 <__Stack_Size+0xdc2>
    162c:	74757074 	ldrbtvc	r7, [r5], #-116
    1630:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1634:	47006769 	strmi	r6, [r0, -r9, ror #14]
    1638:	5f4f4950 	svcpl	0x004f4950
    163c:	616d6552 	cmnvs	sp, r2, asr r5
    1640:	50470070 	subpl	r0, r7, r0, ror r0
    1644:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1648:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    164c:	7475706e 	ldrbtvc	r7, [r5], #-110
    1650:	61746144 	cmnvs	r4, r4, asr #2
    1654:	00746942 	rsbseq	r6, r4, r2, asr #18
    1658:	4f495047 	svcmi	0x00495047
    165c:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    1660:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1664:	50007374 	andpl	r7, r0, r4, ror r3
    1668:	5674726f 	ldrbtpl	r7, [r4], -pc, ror #4
    166c:	63006c61 	movwvs	r6, #3169	; 0xc61
    1670:	65727275 	ldrbvs	r7, [r2, #-629]!
    1674:	6f6d746e 	svcvs	0x006d746e
    1678:	47006564 	strmi	r6, [r0, -r4, ror #10]
    167c:	5f4f4950 	svcpl	0x004f4950
    1680:	526e6950 	rsbpl	r6, lr, #1310720	; 0x140000
    1684:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1688:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    168c:	47006769 	strmi	r6, [r0, -r9, ror #14]
    1690:	5f4f4950 	svcpl	0x004f4950
    1694:	536e6950 	cmnpl	lr, #1310720	; 0x140000
    1698:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    169c:	50470065 	subpl	r0, r7, r5, rrx
    16a0:	525f4f49 	subspl	r4, pc, #292	; 0x124
    16a4:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    16a8:	7475706e 	ldrbtvc	r7, [r5], #-110
    16ac:	61746144 	cmnvs	r4, r4, asr #2
    16b0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    16b4:	6b73616d 	blvs	1cd9c70 <__Stack_Size+0x1cd9870>
    16b8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16bc:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    16c0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    16c4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    16c8:	00676966 	rsbeq	r6, r7, r6, ror #18
    16cc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    16d0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    16d4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    16d8:	5f4f4950 	svcpl	0x004f4950
    16dc:	74697257 	strbtvc	r7, [r9], #-599
    16e0:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    16e4:	47003170 	smlsdxmi	r0, r0, r1, r3
    16e8:	5f4f4950 	svcpl	0x004f4950
    16ec:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    16f0:	656e694c 	strbvs	r6, [lr, #-2380]!
    16f4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16f8:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    16fc:	63417469 	movtvs	r7, #5225	; 0x1469
    1700:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1704:	50414d00 	subpl	r4, r1, r0, lsl #26
    1708:	50470052 	subpl	r0, r7, r2, asr r0
    170c:	00784f49 	rsbseq	r4, r8, r9, asr #30
    1710:	4f495047 	svcmi	0x00495047
    1714:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1718:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    171c:	00746375 	rsbseq	r6, r4, r5, ror r3
    1720:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
    1724:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1728:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    172c:	754f6461 	strbvc	r6, [pc, #-1121]	; 12d3 <__Stack_Size+0xed3>
    1730:	74757074 	ldrbtvc	r7, [r5], #-116
    1734:	61746144 	cmnvs	r4, r4, asr #2
    1738:	00746942 	rsbseq	r6, r4, r2, asr #18
    173c:	4f495047 	svcmi	0x00495047
    1740:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    1744:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    1748:	0074696e 	rsbseq	r6, r4, lr, ror #18
    174c:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
    1750:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1754:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1758:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    175c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1760:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1764:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1768:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    176c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1770:	4349564e 	movtmi	r5, #38478	; 0x964e
    1774:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1778:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    177c:	00746375 	rsbseq	r6, r4, r5, ror r3
    1780:	4349564e 	movtmi	r5, #38478	; 0x964e
    1784:	7465475f 	strbtvc	r4, [r5], #-1887
    1788:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    178c:	50746e65 	rsbspl	r6, r4, r5, ror #28
    1790:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1794:	5249676e 	subpl	r6, r9, #28835840	; 0x1b80000
    1798:	61684351 	cmnvs	r8, r1, asr r3
    179c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    17a0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17a4:	65475f43 	strbvs	r5, [r7, #-3907]
    17a8:	75614674 	strbvc	r4, [r1, #-1652]!
    17ac:	6441746c 	strbvs	r7, [r1], #-1132
    17b0:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    17b4:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    17b8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17bc:	646e6148 	strbtvs	r6, [lr], #-328
    17c0:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    17c4:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    17c8:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    17cc:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    17d0:	5f434956 	svcpl	0x00434956
    17d4:	50544553 	subspl	r4, r4, r3, asr r5
    17d8:	414d4952 	cmpmi	sp, r2, asr r9
    17dc:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    17e0:	5f434956 	svcpl	0x00434956
    17e4:	656e6547 	strbvs	r6, [lr, #-1351]!
    17e8:	65746172 	ldrbvs	r6, [r4, #-370]!
    17ec:	74737953 	ldrbtvc	r7, [r3], #-2387
    17f0:	65526d65 	ldrbvs	r6, [r2, #-3429]
    17f4:	00746573 	rsbseq	r6, r4, r3, ror r5
    17f8:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    17fc:	4e006572 	cfrshl64mi	mvdx0, mvdx2, r6
    1800:	5f434956 	svcpl	0x00434956
    1804:	45534552 	ldrbmi	r4, [r3, #-1362]
    1808:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    180c:	4b53414d 	blmi	14d1d48 <__Stack_Size+0x14d1948>
    1810:	75616600 	strbvc	r6, [r1, #-1536]!
    1814:	6461746c 	strbtvs	r7, [r1], #-1132
    1818:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    181c:	564e0073 	undefined
    1820:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1824:	65747379 	ldrbvs	r7, [r4, #-889]!
    1828:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    182c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1830:	6f697250 	svcvs	0x00697250
    1834:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1838:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    183c:	73006769 	movwvc	r6, #1897	; 0x769
    1840:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1844:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1848:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    184c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1850:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1854:	31663233 	cmncc	r6, r3, lsr r2
    1858:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    185c:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    1860:	564e0063 	strbpl	r0, [lr], -r3, rrx
    1864:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1868:	50437465 	subpl	r7, r3, r5, ror #8
    186c:	00444955 	subeq	r4, r4, r5, asr r9
    1870:	4349564e 	movtmi	r5, #38478	; 0x964e
    1874:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1878:	7469726f 	strbtvc	r7, [r9], #-623
    187c:	6f724779 	svcvs	0x00724779
    1880:	4e007075 	mcrmi	0, 0, r7, cr0, cr5, {3}
    1884:	5f434956 	svcpl	0x00434956
    1888:	45534552 	ldrbmi	r4, [r3, #-1362]
    188c:	55414654 	strbpl	r4, [r1, #-1620]
    1890:	414d544c 	cmpmi	sp, ip, asr #8
    1894:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    1898:	5f434956 	svcpl	0x00434956
    189c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    18a0:	65727275 	ldrbvs	r7, [r2, #-629]!
    18a4:	6341746e 	movtvs	r7, #5230	; 0x146e
    18a8:	65766974 	ldrbvs	r6, [r6, #-2420]!
    18ac:	646e6148 	strbtvs	r6, [lr], #-328
    18b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    18b4:	74737953 	ldrbtvc	r7, [r3], #-2387
    18b8:	61486d65 	cmpvs	r8, r5, ror #26
    18bc:	656c646e 	strbvs	r6, [ip, #-1134]!
    18c0:	43490072 	movtmi	r0, #36978	; 0x9072
    18c4:	52005253 	andpl	r5, r0, #805306373	; 0x30000005
    18c8:	56524553 	undefined
    18cc:	00314445 	eorseq	r4, r1, r5, asr #8
    18d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    18d4:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    18d8:	74617265 	strbtvc	r7, [r1], #-613
    18dc:	726f4365 	rsbvc	r4, pc, #-1811939327	; 0x94000001
    18e0:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    18e4:	4e007465 	cdpmi	4, 0, cr7, cr0, cr5, {3}
    18e8:	5f434956 	svcpl	0x00434956
    18ec:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    18f0:	65747379 	ldrbvs	r7, [r4, #-889]!
    18f4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    18f8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    18fc:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1900:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1904:	61745374 	cmnvs	r4, r4, ror r3
    1908:	00737574 	rsbseq	r7, r3, r4, ror r5
    190c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1910:	5341425f 	movtpl	r4, #4703	; 0x125f
    1914:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    1918:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    191c:	42004749 	andmi	r4, r0, #19136512	; 0x1240000
    1920:	00524146 	subseq	r4, r2, r6, asr #2
    1924:	4349564e 	movtmi	r5, #38478	; 0x964e
    1928:	7465535f 	strbtvc	r5, [r5], #-863
    192c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1930:	6e6e6168 	powvsez	f6, f6, #0.0
    1934:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1938:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    193c:	74694267 	strbtvc	r4, [r9], #-615
    1940:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1944:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1948:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
    194c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1950:	65535f43 	ldrbvs	r5, [r3, #-3907]
    1954:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1958:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    195c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1960:	65507265 	ldrbvs	r7, [r0, #-613]
    1964:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1968:	74694267 	strbtvc	r4, [r9], #-615
    196c:	52494100 	subpl	r4, r9, #0	; 0x0
    1970:	4e005243 	cdpmi	2, 0, cr5, cr0, cr3, {2}
    1974:	5f434956 	svcpl	0x00434956
    1978:	56746553 	undefined
    197c:	6f746365 	svcvs	0x00746365
    1980:	62615472 	rsbvs	r5, r1, #1912602624	; 0x72000000
    1984:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1988:	00525043 	subseq	r5, r2, r3, asr #32
    198c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1990:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1994:	48530074 	ldmdami	r3, {r2, r4, r5, r6}^
    1998:	53005250 	movwpl	r5, #592	; 0x250
    199c:	52534348 	subspl	r4, r3, #536870913	; 0x20000001
    19a0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    19a4:	65475f43 	strbvs	r5, [r7, #-3907]
    19a8:	53414274 	movtpl	r4, #4724	; 0x1274
    19ac:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    19b0:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    19b4:	74005241 	strvc	r5, [r0], #-577
    19b8:	7573706d 	ldrbvc	r7, [r3, #-109]!
    19bc:	564e0062 	strbpl	r0, [lr], -r2, rrx
    19c0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    19c4:	65747379 	ldrbvs	r7, [r4, #-889]!
    19c8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    19cc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    19d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19d4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    19d8:	5f434956 	svcpl	0x00434956
    19dc:	74737953 	ldrbtvc	r7, [r3], #-2387
    19e0:	504c6d65 	subpl	r6, ip, r5, ror #26
    19e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19e8:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    19ec:	5f434956 	svcpl	0x00434956
    19f0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    19f4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    19f8:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    19fc:	00524543 	subseq	r4, r2, r3, asr #10
    1a00:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1a04:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1a08:	00797469 	rsbseq	r7, r9, r9, ror #8
    1a0c:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    1a10:	50534900 	subspl	r4, r3, r0, lsl #18
    1a14:	46440052 	undefined
    1a18:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
    1a1c:	00525346 	subseq	r5, r2, r6, asr #6
    1a20:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a24:	5445535f 	strbpl	r5, [r5], #-863
    1a28:	4c554146 	ldfmie	f4, [r5], {70}
    1a2c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    1a30:	4641004b 	strbmi	r0, [r1], -fp, asr #32
    1a34:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    1a38:	00524553 	subseq	r4, r2, r3, asr r5
    1a3c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a40:	7465475f 	strbtvc	r4, [r5], #-1887
    1a44:	6c756146 	ldfvse	f6, [r5], #-280
    1a48:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    1a4c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1a50:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1a54:	00736563 	rsbseq	r6, r3, r3, ror #10
    1a58:	32706d74 	rsbscc	r6, r0, #7424	; 0x1d00
    1a5c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a60:	65475f43 	strbvs	r5, [r7, #-3907]
    1a64:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    1a68:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a6c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a70:	65507265 	ldrbvs	r7, [r0, #-613]
    1a74:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1a78:	74694267 	strbtvc	r4, [r9], #-615
    1a7c:	74617453 	strbtvc	r7, [r1], #-1107
    1a80:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1a84:	5f434956 	svcpl	0x00434956
    1a88:	61656c43 	cmnvs	r5, r3, asr #24
    1a8c:	73795372 	cmnvc	r9, #-939524095	; 0xc8000001
    1a90:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a94:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a98:	65507265 	ldrbvs	r7, [r0, #-613]
    1a9c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1aa0:	74694267 	strbtvc	r4, [r9], #-615
    1aa4:	75616600 	strbvc	r6, [r1, #-1536]!
    1aa8:	6f73746c 	svcvs	0x0073746c
    1aac:	65637275 	strbvs	r7, [r3, #-629]!
    1ab0:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    1ab4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1ab8:	646e6148 	strbtvs	r6, [lr], #-328
    1abc:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1ac0:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!
    1ac4:	6f697470 	svcvs	0x00697470
    1ac8:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
    1acc:	7469726f 	strbtvc	r7, [r9], #-623
    1ad0:	564e0079 	undefined
    1ad4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1ad8:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1adc:	61684351 	cmnvs	r8, r1, asr r3
    1ae0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1ae4:	646e6550 	strbtvs	r6, [lr], #-1360
    1ae8:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1aec:	74537469 	ldrbvc	r7, [r3], #-1129
    1af0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1af4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1af8:	43535f43 	cmpmi	r3, #268	; 0x10c
    1afc:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    1b00:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1b04:	5077654e 	rsbspl	r6, r7, lr, asr #10
    1b08:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1b0c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1b10:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b14:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    1b18:	62615474 	rsbvs	r5, r1, #1946157056	; 0x74000000
    1b1c:	74636100 	strbtvc	r6, [r3], #-256
    1b20:	69657669 	stmdbvs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    1b24:	74737172 	ldrbtvc	r7, [r3], #-370
    1b28:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b2c:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
    1b30:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1b34:	6b73616d 	blvs	1cda0f0 <__Stack_Size+0x1cd9cf0>
    1b38:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    1b3c:	65776f50 	ldrbvs	r6, [r7, #-3920]!
    1b40:	646f4d72 	strbtvs	r4, [pc], #3442	; 1b48 <__Stack_Size+0x1748>
    1b44:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1b48:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1b4c:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1b50:	61684351 	cmnvs	r8, r1, asr r3
    1b54:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1b58:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1b5c:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1b60:	61745374 	cmnvs	r4, r4, ror r3
    1b64:	00737574 	rsbseq	r7, r3, r4, ror r5
    1b68:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b6c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1b70:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1b74:	4349564e 	movtmi	r5, #38478	; 0x964e
    1b78:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1b7c:	7469726f 	strbtvc	r7, [r9], #-623
    1b80:	6f724779 	svcvs	0x00724779
    1b84:	6f437075 	svcvs	0x00437075
    1b88:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b8c:	6e657000 	cdpvs	0, 6, cr7, cr5, cr0, {0}
    1b90:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1b94:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    1b98:	75746174 	ldrbvc	r6, [r4, #-372]!
    1b9c:	57500073 	undefined
    1ba0:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    1ba4:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    1ba8:	444e4154 	strbmi	r4, [lr], #-340
    1bac:	6f4d5942 	svcvs	0x004d5942
    1bb0:	50006564 	andpl	r6, r0, r4, ror #10
    1bb4:	435f5257 	cmpmi	pc, #1879048197	; 0x70000005
    1bb8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1bbc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1bc0:	52575000 	subspl	r5, r7, #0	; 0x0
    1bc4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1bc8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1bcc:	5f525750 	svcpl	0x00525750
    1bd0:	75676552 	strbvc	r6, [r7, #-1362]!
    1bd4:	6f74616c 	svcvs	0x0074616c
    1bd8:	57500072 	undefined
    1bdc:	56505f52 	usubaddxpl	r5, r0, r2
    1be0:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    1be4:	50006c65 	andpl	r6, r0, r5, ror #24
    1be8:	465f5257 	undefined
    1bec:	0047414c 	subeq	r4, r7, ip, asr #2
    1bf0:	5f525750 	svcpl	0x00525750
    1bf4:	43445650 	movtmi	r5, #18000	; 0x4650
    1bf8:	7300646d 	movwvc	r6, #1133	; 0x46d
    1bfc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1c00:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1c04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1c08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1c0c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1c10:	31663233 	cmncc	r6, r3, lsr r2
    1c14:	705f7830 	subsvc	r7, pc, r0, lsr r8
    1c18:	632e7277 	teqvs	lr, #1879048199	; 0x70000007
    1c1c:	52575000 	subspl	r5, r7, #0	; 0x0
    1c20:	746e455f 	strbtvc	r4, [lr], #-1375
    1c24:	54537265 	ldrbpl	r7, [r3], #-613
    1c28:	6f4d504f 	svcvs	0x004d504f
    1c2c:	50006564 	andpl	r6, r0, r4, ror #10
    1c30:	505f5257 	subspl	r5, pc, r7, asr r2
    1c34:	654c4456 	strbvs	r4, [ip, #-1110]
    1c38:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    1c3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c40:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    1c44:	65475f52 	strbvs	r5, [r7, #-3922]
    1c48:	616c4674 	smcvs	50276
    1c4c:	61745367 	cmnvs	r4, r7, ror #6
    1c50:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c54:	5f525750 	svcpl	0x00525750
    1c58:	504f5453 	subpl	r5, pc, r3, asr r4
    1c5c:	72746e45 	rsbsvc	r6, r4, #1104	; 0x450
    1c60:	57500079 	undefined
    1c64:	61425f52 	cmpvs	r2, r2, asr pc
    1c68:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1c6c:	65636341 	strbvs	r6, [r3, #-833]!
    1c70:	6d437373 	stclvs	3, cr7, [r3, #-460]
    1c74:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    1c78:	61575f52 	cmpvs	r7, r2, asr pc
    1c7c:	7055656b 	subsvc	r6, r5, fp, ror #10
    1c80:	436e6950 	cmnmi	lr, #1310720	; 0x140000
    1c84:	4100646d 	tstmi	r0, sp, ror #8
    1c88:	52314250 	eorspl	r4, r1, #5	; 0x5
    1c8c:	00525453 	subseq	r5, r2, r3, asr r4
    1c90:	5f434352 	svcpl	0x00434352
    1c94:	4b4c4348 	blmi	13129bc <__Stack_Size+0x13125bc>
    1c98:	43435200 	movtmi	r5, #12800	; 0x3200
    1c9c:	4344415f 	movtmi	r4, #16735	; 0x415f
    1ca0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1ca4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ca8:	43520067 	cmpmi	r2, #103	; 0x67
    1cac:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1cb0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1cb4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1cb8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1cbc:	00746942 	rsbseq	r6, r4, r2, asr #18
    1cc0:	5f434352 	svcpl	0x00434352
    1cc4:	32425041 	subcc	r5, r2, #65	; 0x41
    1cc8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1ccc:	65526870 	ldrbvs	r6, [r2, #-2160]
    1cd0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1cd4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1cd8:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1cdc:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    1ce0:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1ce4:	54497465 	strbpl	r7, [r9], #-1125
    1ce8:	74617453 	strbtvc	r7, [r1], #-1107
    1cec:	42007375 	andmi	r7, r0, #-738197503	; 0xd4000001
    1cf0:	00524344 	subseq	r4, r2, r4, asr #6
    1cf4:	5f434352 	svcpl	0x00434352
    1cf8:	32425041 	subcc	r5, r2, #65	; 0x41
    1cfc:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1d00:	52006870 	andpl	r6, r0, #7340032	; 0x700000
    1d04:	505f4343 	subspl	r4, pc, r3, asr #6
    1d08:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    1d0c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d10:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1d14:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1d18:	5f434352 	svcpl	0x00434352
    1d1c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1d20:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    1d24:	65446570 	strbvs	r6, [r4, #-1392]
    1d28:	43520066 	cmpmi	r2, #102	; 0x66
    1d2c:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1d30:	6c754d4c 	ldclvs	13, cr4, [r5], #-304
    1d34:	43435200 	movtmi	r5, #12800	; 0x3200
    1d38:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    1d3c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1d40:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1d44:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1d48:	4300646d 	movwmi	r6, #1133	; 0x46d
    1d4c:	00524746 	subseq	r4, r2, r6, asr #14
    1d50:	4b4c4348 	blmi	1312a78 <__Stack_Size+0x1312678>
    1d54:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1d58:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1d5c:	41007963 	tstmi	r0, r3, ror #18
    1d60:	45314250 	ldrmi	r4, [r1, #-592]!
    1d64:	7000524e 	andvc	r5, r0, lr, asr #4
    1d68:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1d6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d70:	4f434d5f 	svcmi	0x00434d5f
    1d74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d78:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1d7c:	445f4343 	ldrbmi	r4, [pc], #835	; 1d84 <__Stack_Size+0x1984>
    1d80:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1d84:	43520074 	cmpmi	r2, #116	; 0x74
    1d88:	61575f43 	cmpvs	r7, r3, asr #30
    1d8c:	6f467469 	svcvs	0x00467469
    1d90:	45534872 	ldrbmi	r4, [r3, #-2162]
    1d94:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1d98:	00705574 	rsbseq	r5, r0, r4, ror r5
    1d9c:	5f434352 	svcpl	0x00434352
    1da0:	43435452 	movtmi	r5, #13394	; 0x3452
    1da4:	6f534b4c 	svcvs	0x00534b4c
    1da8:	65637275 	strbvs	r7, [r3, #-629]!
    1dac:	43435200 	movtmi	r5, #12800	; 0x3200
    1db0:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1db4:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1db8:	52687069 	rsbpl	r7, r8, #105	; 0x69
    1dbc:	74657365 	strbtvc	r7, [r5], #-869
    1dc0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1dc4:	5f434352 	svcpl	0x00434352
    1dc8:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1dcc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dd0:	6c700067 	ldclvs	0, cr0, [r0], #-412
    1dd4:	6c756d6c 	ldclvs	13, cr6, [r5], #-432
    1dd8:	4352006c 	cmpmi	r2, #108	; 0x6c
    1ddc:	53555f43 	cmppl	r5, #268	; 0x10c
    1de0:	4b4c4342 	blmi	1312af0 <__Stack_Size+0x13126f0>
    1de4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1de8:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1dec:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1df0:	6d434953 	stclvs	9, cr4, [r3, #-332]
    1df4:	43520064 	cmpmi	r2, #100	; 0x64
    1df8:	65475f43 	strbvs	r5, [r7, #-3907]
    1dfc:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
    1e00:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1e04:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1e08:	50410065 	subpl	r0, r1, r5, rrx
    1e0c:	53523242 	cmppl	r2, #536870916	; 0x20000004
    1e10:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    1e14:	415f4343 	cmpmi	pc, r3, asr #6
    1e18:	50314250 	eorspl	r4, r1, r0, asr r2
    1e1c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1e20:	6c700068 	ldclvs	0, cr0, [r0], #-416
    1e24:	756f736c 	strbvc	r7, [pc, #-876]!	; 1ac0 <__Stack_Size+0x16c0>
    1e28:	00656372 	rsbeq	r6, r5, r2, ror r3
    1e2c:	45424841 	strbmi	r4, [r2, #-2113]
    1e30:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    1e34:	505f4343 	subspl	r4, pc, r3, asr #6
    1e38:	314b4c43 	cmpcc	fp, r3, asr #24
    1e3c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e40:	73006769 	movwvc	r6, #1897	; 0x769
    1e44:	75746174 	ldrbvc	r6, [r4, #-372]!
    1e48:	67657273 	undefined
    1e4c:	43435200 	movtmi	r5, #12800	; 0x3200
    1e50:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1e54:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1e58:	43687069 	cmnmi	r8, #105	; 0x69
    1e5c:	6b636f6c 	blvs	18ddc14 <__Stack_Size+0x18dd814>
    1e60:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e64:	32425041 	subcc	r5, r2, #65	; 0x41
    1e68:	00524e45 	subseq	r4, r2, r5, asr #28
    1e6c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1e70:	43705574 	cmnmi	r0, #486539264	; 0x1d000000
    1e74:	746e756f 	strbtvc	r7, [lr], #-1391
    1e78:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    1e7c:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    1e80:	756b6361 	strbvc	r6, [fp, #-865]!
    1e84:	73655270 	cmnvc	r5, #7	; 0x7
    1e88:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1e8c:	43520064 	cmpmi	r2, #100	; 0x64
    1e90:	64415f43 	strbvs	r5, [r1], #-3907
    1e94:	7473756a 	ldrbtvc	r7, [r3], #-1386
    1e98:	43495348 	movtmi	r5, #37704	; 0x9348
    1e9c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1ea0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1ea4:	61566e6f 	cmpvs	r6, pc, ror #28
    1ea8:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1eac:	43434441 	movtmi	r4, #13377	; 0x3441
    1eb0:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1eb4:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1eb8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1ebc:	43435200 	movtmi	r5, #12800	; 0x3200
    1ec0:	414c465f 	cmpmi	ip, pc, asr r6
    1ec4:	43520047 	cmpmi	r2, #71	; 0x47
    1ec8:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1ecc:	756f534c 	strbvc	r5, [pc, #-844]!	; 1b88 <__Stack_Size+0x1788>
    1ed0:	00656372 	rsbeq	r6, r5, r2, ror r3
    1ed4:	5f434352 	svcpl	0x00434352
    1ed8:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1edc:	6f434b4c 	svcvs	0x00434b4c
    1ee0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ee4:	43435200 	movtmi	r5, #12800	; 0x3200
    1ee8:	7465475f 	strbtvc	r4, [r5], #-1887
    1eec:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1ef0:	74617453 	strbtvc	r7, [r1], #-1107
    1ef4:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    1ef8:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1efc:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1f00:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1f04:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f08:	5f434352 	svcpl	0x00434352
    1f0c:	43425355 	movtmi	r5, #9045	; 0x2355
    1f10:	6f534b4c 	svcvs	0x00534b4c
    1f14:	65637275 	strbvs	r7, [r3, #-629]!
    1f18:	43435200 	movtmi	r5, #12800	; 0x3200
    1f1c:	656c435f 	strbvs	r4, [ip, #-863]!
    1f20:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1f24:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
    1f28:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1f2c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1f30:	5348004b 	movtpl	r0, #32843	; 0x804b
    1f34:	61745345 	cmnvs	r4, r5, asr #6
    1f38:	00737574 	rsbseq	r7, r3, r4, ror r5
    1f3c:	5f434352 	svcpl	0x00434352
    1f40:	43455348 	movtmi	r5, #21320	; 0x5348
    1f44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f48:	59530067 	ldmdbpl	r3, {r0, r1, r2, r5, r6}^
    1f4c:	4b4c4353 	blmi	1312ca0 <__Stack_Size+0x13128a0>
    1f50:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1f54:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1f58:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1f5c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1f60:	6b636f6c 	blvs	18ddd18 <__Stack_Size+0x18dd918>
    1f64:	43500073 	cmpmi	r0, #115	; 0x73
    1f68:	5f324b4c 	svcpl	0x00324b4c
    1f6c:	71657246 	cmnvc	r5, r6, asr #4
    1f70:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f74:	43520079 	cmpmi	r2, #121	; 0x79
    1f78:	54495f43 	strbpl	r5, [r9], #-3907
    1f7c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1f80:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1f84:	415f4343 	cmpmi	pc, r3, asr #6
    1f88:	50324250 	eorspl	r4, r2, r0, asr r2
    1f8c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f90:	6f6c4368 	svcvs	0x006c4368
    1f94:	6d436b63 	vstrvs	d22, [r3, #-396]
    1f98:	43520064 	cmpmi	r2, #100	; 0x64
    1f9c:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1fa0:	43520045 	cmpmi	r2, #69	; 0x45
    1fa4:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1fa8:	4b4c4353 	blmi	1312cfc <__Stack_Size+0x13128fc>
    1fac:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1fb0:	50006563 	andpl	r6, r0, r3, ror #10
    1fb4:	314b4c43 	cmpcc	fp, r3, asr #24
    1fb8:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    1fbc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1fc0:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1fc4:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    1fc8:	6f434553 	svcvs	0x00434553
    1fcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fd0:	42504100 	subsmi	r4, r0, #0	; 0x0
    1fd4:	50424841 	subpl	r4, r2, r1, asr #16
    1fd8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1fdc:	6c626154 	stfvse	f6, [r2], #-336
    1fe0:	43520065 	cmpmi	r2, #101	; 0x65
    1fe4:	65475f43 	strbvs	r5, [r7, #-3907]
    1fe8:	6f6c4374 	svcvs	0x006c4374
    1fec:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    1ff0:	00716572 	rsbseq	r6, r1, r2, ror r5
    1ff4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ff8:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ffc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2000:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2004:	74732f63 	ldrbtvc	r2, [r3], #-3939
    2008:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    200c:	5f783031 	svcpl	0x00783031
    2010:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2014:	43520063 	cmpmi	r2, #99	; 0x63
    2018:	54525f43 	ldrbpl	r5, [r2], #-3907
    201c:	4b4c4343 	blmi	1312d30 <__Stack_Size+0x1312930>
    2020:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2024:	5f434352 	svcpl	0x00434352
    2028:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    202c:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    2030:	74697275 	strbtvc	r7, [r9], #-629
    2034:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    2038:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
    203c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2040:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    2044:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2048:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    204c:	43520067 	cmpmi	r2, #103	; 0x67
    2050:	53485f43 	movtpl	r5, #36675	; 0x8f43
    2054:	646d4349 	strbtvs	r4, [sp], #-841
    2058:	43435200 	movtmi	r5, #12800	; 0x3200
    205c:	4f434d5f 	svcmi	0x00434d5f
    2060:	43435200 	movtmi	r5, #12800	; 0x3200
    2064:	0054495f 	subseq	r4, r4, pc, asr r9
    2068:	5f434352 	svcpl	0x00434352
    206c:	50424841 	subpl	r4, r2, r1, asr #16
    2070:	70697265 	rsbvc	r7, r9, r5, ror #4
    2074:	43520068 	cmpmi	r2, #104	; 0x68
    2078:	43505f43 	cmpmi	r0, #268	; 0x10c
    207c:	43324b4c 	teqmi	r2, #77824	; 0x13000
    2080:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	44410067 	strbmi	r0, [r1], #-103
    2088:	65725043 	ldrbvs	r5, [r2, #-67]!
    208c:	61546373 	cmpvs	r4, r3, ror r3
    2090:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2094:	54737953 	ldrbtpl	r7, [r3], #-2387
    2098:	5f6b6369 	svcpl	0x006b6369
    209c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    20a0:	746e756f 	strbtvc	r7, [lr], #-1391
    20a4:	53007265 	movwpl	r7, #613	; 0x265
    20a8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20ac:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    20b0:	65527465 	ldrbvs	r7, [r2, #-1125]
    20b4:	64616f6c 	strbtvs	r6, [r1], #-3948
    20b8:	73795300 	cmnvc	r9, #0	; 0x0
    20bc:	6b636954 	blvs	18dc614 <__Stack_Size+0x18dc214>
    20c0:	7465475f 	strbtvc	r4, [r5], #-1887
    20c4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    20c8:	74617453 	strbtvc	r7, [r1], #-1107
    20cc:	53007375 	movwpl	r7, #885	; 0x375
    20d0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20d4:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
    20d8:	0047414c 	subeq	r4, r7, ip, asr #2
    20dc:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
    20e0:	74730042 	ldrbtvc	r0, [r3], #-66
    20e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    20e8:	5f783031 	svcpl	0x00783031
    20ec:	2f62696c 	svccs	0x0062696c
    20f0:	2f637273 	svccs	0x00637273
    20f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20f8:	30316632 	eorscc	r6, r1, r2, lsr r6
    20fc:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2100:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    2104:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    2108:	4c525443 	cfldrdmi	mvd5, [r2], {67}
    210c:	73795300 	cmnvc	r9, #0	; 0x0
    2110:	6b636954 	blvs	18dc668 <__Stack_Size+0x18dc268>
    2114:	756f435f 	strbvc	r4, [pc, #-863]!	; 1dbd <__Stack_Size+0x19bd>
    2118:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    211c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2120:	54737953 	ldrbtpl	r7, [r3], #-2387
    2124:	5f6b6369 	svcpl	0x006b6369
    2128:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    212c:	00726574 	rsbseq	r6, r2, r4, ror r5
    2130:	54737953 	ldrbtpl	r7, [r3], #-2387
    2134:	5f6b6369 	svcpl	0x006b6369
    2138:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    213c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2140:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2144:	00676966 	rsbeq	r6, r7, r6, ror #18
    2148:	44414f4c 	strbmi	r4, [r1], #-3916
    214c:	73795300 	cmnvc	r9, #0	; 0x0
    2150:	6b636954 	blvs	18dc6a8 <__Stack_Size+0x18dc2a8>
    2154:	4b4c435f 	blmi	1312ed8 <__Stack_Size+0x1312ad8>
    2158:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    215c:	53006563 	movwpl	r6, #1379	; 0x563
    2160:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2164:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    2168:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    216c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2170:	5f4d4954 	svcpl	0x004d4954
    2174:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    2178:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    217c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2180:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2184:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2188:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    218c:	74697261 	strbtvc	r7, [r9], #-609
    2190:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2194:	00676966 	rsbeq	r6, r7, r6, ror #18
    2198:	5f4d4954 	svcpl	0x004d4954
    219c:	74534349 	ldrbvc	r4, [r3], #-841
    21a0:	74637572 	strbtvc	r7, [r3], #-1394
    21a4:	74696e49 	strbtvc	r6, [r9], #-3657
    21a8:	4d495400 	cfstrdmi	mvd5, [r9]
    21ac:	34434f5f 	strbcc	r4, [r3], #-3935
    21b0:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21b4:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    21b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21c0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    21c4:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    21c8:	65726170 	ldrbvs	r6, [r2, #-368]!
    21cc:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    21d0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    21d4:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!
    21d8:	65726170 	ldrbvs	r6, [r2, #-368]!
    21dc:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    21e0:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    21e4:	61637365 	cmnvs	r3, r5, ror #6
    21e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    21ec:	5f4d4954 	svcpl	0x004d4954
    21f0:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    21f4:	61706d6f 	cmnvs	r0, pc, ror #26
    21f8:	00346572 	eorseq	r6, r4, r2, ror r5
    21fc:	5f4d4954 	svcpl	0x004d4954
    2200:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    2204:	616c6f50 	cmnvs	ip, r0, asr pc
    2208:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    220c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2210:	54006769 	strpl	r6, [r0], #-1897
    2214:	4f5f4d49 	svcmi	0x005f4d49
    2218:	65725043 	ldrbvs	r5, [r2, #-67]!
    221c:	64616f6c 	strbtvs	r6, [r1], #-3948
    2220:	4d495400 	cfstrdmi	mvd5, [r9]
    2224:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2228:	5474696e 	ldrbtpl	r6, [r4], #-2414
    222c:	44657079 	strbtmi	r7, [r5], #-121
    2230:	54006665 	strpl	r6, [r0], #-1637
    2234:	4f5f4d49 	svcmi	0x005f4d49
    2238:	6c6f5043 	stclvs	0, cr5, [pc], #-268
    223c:	74697261 	strbtvc	r7, [r9], #-609
    2240:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2244:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2248:	65725033 	ldrbvs	r5, [r2, #-51]!
    224c:	64616f6c 	strbtvs	r6, [r1], #-3948
    2250:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2254:	54006769 	strpl	r6, [r0], #-1897
    2258:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    225c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2260:	74536761 	ldrbvc	r6, [r3], #-1889
    2264:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2268:	32495400 	subcc	r5, r9, #0	; 0x0
    226c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2270:	00676966 	rsbeq	r6, r7, r6, ror #18
    2274:	5f4d4954 	svcpl	0x004d4954
    2278:	6146434f 	cmpvs	r6, pc, asr #6
    227c:	54007473 	strpl	r7, [r0], #-1139
    2280:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2284:	5400444b 	strpl	r4, [r0], #-1099
    2288:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    228c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2290:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2294:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2298:	4d495400 	cfstrdmi	mvd5, [r9]
    229c:	706e495f 	rsbvc	r4, lr, pc, asr r9
    22a0:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    22a4:	65676769 	strbvs	r6, [r7, #-1897]!
    22a8:	756f5372 	strbvc	r5, [pc, #-882]!	; 1f3e <__Stack_Size+0x1b3e>
    22ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    22b0:	5f4d4954 	svcpl	0x004d4954
    22b4:	42414d44 	submi	r4, r1, #4352	; 0x1100
    22b8:	00657361 	rsbeq	r7, r5, r1, ror #6
    22bc:	5f4d4954 	svcpl	0x004d4954
    22c0:	54747845 	ldrbtpl	r7, [r4], #-2117
    22c4:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    22c8:	61637365 	cmnvs	r3, r5, ror #6
    22cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    22d0:	5f4d4954 	svcpl	0x004d4954
    22d4:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    22d8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    22dc:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    22e0:	656c6261 	strbvs	r6, [ip, #-609]!
    22e4:	4d495400 	cfstrdmi	mvd5, [r9]
    22e8:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    22ec:	6c657250 	sfmvs	f7, 2, [r5], #-320
    22f0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    22f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    22f8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    22fc:	6f465f4d 	svcvs	0x00465f4d
    2300:	64656372 	strbtvs	r6, [r5], #-882
    2304:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2308:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    230c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2310:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2314:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2318:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    231c:	54007469 	strpl	r7, [r0], #-1129
    2320:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 15df <__Stack_Size+0x11df>
    2324:	74616470 	strbtvc	r6, [r1], #-1136
    2328:	71655265 	cmnvc	r5, r5, ror #4
    232c:	74736575 	ldrbtvc	r6, [r3], #-1397
    2330:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2334:	54006769 	strpl	r6, [r0], #-1897
    2338:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2340 <__Stack_Size+0x1f40>
    233c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2340:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2344:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2348:	7463656c 	strbtvc	r6, [r3], #-1388
    234c:	4d444343 	stclmi	3, cr4, [r4, #-268]
    2350:	49540041 	ldmdbmi	r4, {r0, r6}^
    2354:	504f5f4d 	subpl	r5, pc, sp, asr #30
    2358:	65646f4d 	strbvs	r6, [r4, #-3917]!
    235c:	4d495400 	cfstrdmi	mvd5, [r9]
    2360:	31434f5f 	cmpcc	r3, pc, asr pc
    2364:	74696e49 	strbtvc	r6, [r9], #-3657
    2368:	4d495400 	cfstrdmi	mvd5, [r9]
    236c:	31434f5f 	cmpcc	r3, pc, asr pc
    2370:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2374:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2378:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    237c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2380:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2384:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    2388:	74697261 	strbtvc	r7, [r9], #-609
    238c:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2390:	65475f4d 	strbvs	r5, [r7, #-3917]
    2394:	70614374 	rsbvc	r4, r1, r4, ror r3
    2398:	65727574 	ldrbvs	r7, [r2, #-1396]!
    239c:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    23a0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    23a4:	656c6449 	strbvs	r6, [ip, #-1097]!
    23a8:	74617453 	strbtvc	r7, [r1], #-1107
    23ac:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    23b0:	636d7370 	cmnvs	sp, #-1073741823	; 0xc0000001
    23b4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    23b8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    23bc:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    23c0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    23c4:	00676966 	rsbeq	r6, r7, r6, ror #18
    23c8:	784d4954 	stmdavc	sp, {r2, r4, r6, r8, fp, lr}^
    23cc:	4d495400 	cfstrdmi	mvd5, [r9]
    23d0:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    23d4:	41646563 	cmnmi	r4, r3, ror #10
    23d8:	6f697463 	svcvs	0x00697463
    23dc:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    23e0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    23e4:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    23e8:	74697261 	strbtvc	r7, [r9], #-609
    23ec:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    23f0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    23f4:	34434974 	strbcc	r4, [r3], #-2420
    23f8:	73657250 	cmnvc	r5, #5	; 0x5
    23fc:	656c6163 	strbvs	r6, [ip, #-355]!
    2400:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2404:	6c535f4d 	mrrcvs	15, 4, r5, r3, cr13
    2408:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    240c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2410:	5f4d4954 	svcpl	0x004d4954
    2414:	4953534f 	ldmdbmi	r3, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    2418:	74617453 	strbtvc	r7, [r1], #-1107
    241c:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    2420:	31726370 	cmncc	r2, r0, ror r3
    2424:	4d495400 	cfstrdmi	mvd5, [r9]
    2428:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    242c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2430:	4d495400 	cfstrdmi	mvd5, [r9]
    2434:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2438:	74696e49 	strbtvc	r6, [r9], #-3657
    243c:	4d495400 	cfstrdmi	mvd5, [r9]
    2440:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    2444:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2448:	646f4d6b 	strbtvs	r4, [pc], #3435	; 2450 <__Stack_Size+0x2050>
    244c:	6f433265 	svcvs	0x00433265
    2450:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2454:	31495400 	cmpcc	r9, r0, lsl #8
    2458:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    245c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2460:	5f4d4954 	svcpl	0x004d4954
    2464:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2468:	75747061 	ldrbvc	r7, [r4, #-97]!
    246c:	00326572 	eorseq	r6, r2, r2, ror r5
    2470:	5f4d4954 	svcpl	0x004d4954
    2474:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2478:	75747061 	ldrbvc	r7, [r4, #-97]!
    247c:	00336572 	eorseq	r6, r3, r2, ror r5
    2480:	5f4d4954 	svcpl	0x004d4954
    2484:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2488:	75747061 	ldrbvc	r7, [r4, #-97]!
    248c:	00346572 	eorseq	r6, r4, r2, ror r5
    2490:	5f4d4954 	svcpl	0x004d4954
    2494:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    2498:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    249c:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    24a0:	72754241 	rsbsvc	r4, r5, #268435460	; 0x10000004
    24a4:	654c7473 	strbvs	r7, [ip, #-1139]
    24a8:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    24ac:	4d495400 	cfstrdmi	mvd5, [r9]
    24b0:	6f6c435f 	svcvs	0x006c435f
    24b4:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    24b8:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    24bc:	54006e6f 	strpl	r6, [r0], #-3695
    24c0:	4f5f4d49 	svcmi	0x005f4d49
    24c4:	75707475 	ldrbvc	r7, [r0, #-1141]!
    24c8:	61745374 	cmnvs	r4, r4, ror r3
    24cc:	54006574 	strpl	r6, [r0], #-1396
    24d0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    24d4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    24d8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    24dc:	4d495400 	cfstrdmi	mvd5, [r9]
    24e0:	656c435f 	strbvs	r4, [ip, #-863]!
    24e4:	434f7261 	movtmi	r7, #62049	; 0xf261
    24e8:	66655234 	undefined
    24ec:	4d495400 	cfstrdmi	mvd5, [r9]
    24f0:	5254495f 	subspl	r4, r4, #1556480	; 0x17c000
    24f4:	74784578 	ldrbtvc	r4, [r8], #-1400
    24f8:	616e7265 	cmnvs	lr, r5, ror #4
    24fc:	6f6c436c 	svcvs	0x006c436c
    2500:	6f436b63 	svcvs	0x00436b63
    2504:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2508:	4d495400 	cfstrdmi	mvd5, [r9]
    250c:	656c435f 	strbvs	r4, [ip, #-863]!
    2510:	54497261 	strbpl	r7, [r9], #-609
    2514:	646e6550 	strbtvs	r6, [lr], #-1360
    2518:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    251c:	54007469 	strpl	r7, [r0], #-1129
    2520:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2528 <__Stack_Size+0x2128>
    2524:	6f43414d 	svcvs	0x0043414d
    2528:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    252c:	4d495400 	cfstrdmi	mvd5, [r9]
    2530:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    2534:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2538:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    253c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2540:	74730067 	ldrbtvc	r0, [r3], #-103
    2544:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2548:	5f783031 	svcpl	0x00783031
    254c:	2f62696c 	svccs	0x0062696c
    2550:	2f637273 	svccs	0x00637273
    2554:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2558:	30316632 	eorscc	r6, r1, r2, lsr r6
    255c:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2560:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    2564:	5f4d4954 	svcpl	0x004d4954
    2568:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    256c:	74696e49 	strbtvc	r6, [r9], #-3657
    2570:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2574:	74007463 	strvc	r7, [r0], #-1123
    2578:	6363706d 	cmnvs	r3, #109	; 0x6d
    257c:	54007265 	strpl	r7, [r0], #-613
    2580:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2584:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    2588:	446b636f 	strbtmi	r6, [fp], #-879
    258c:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    2590:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2594:	5f4d4954 	svcpl	0x004d4954
    2598:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    259c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    25a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25a4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    25a8:	72425f4d 	subvc	r5, r2, #308	; 0x134
    25ac:	506b6165 	rsbpl	r6, fp, r5, ror #2
    25b0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    25b4:	00797469 	rsbseq	r7, r9, r9, ror #8
    25b8:	5f4d4954 	svcpl	0x004d4954
    25bc:	656c6553 	strbvs	r6, [ip, #-1363]!
    25c0:	754f7463 	strbvc	r7, [pc, #-1123]	; 2165 <__Stack_Size+0x1d65>
    25c4:	74757074 	ldrbtvc	r7, [r5], #-116
    25c8:	67697254 	undefined
    25cc:	00726567 	rsbseq	r6, r2, r7, ror #10
    25d0:	5f4d4954 	svcpl	0x004d4954
    25d4:	656d6954 	strbvs	r6, [sp, #-2388]!
    25d8:	65736142 	ldrbvs	r6, [r3, #-322]!
    25dc:	74696e49 	strbtvc	r6, [r9], #-3657
    25e0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    25e4:	54007463 	strpl	r7, [r0], #-1123
    25e8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    25ec:	63656c65 	cmnvs	r5, #25856	; 0x6500
    25f0:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    25f4:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    25f8:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    25fc:	54004741 	strpl	r4, [r0], #-1857
    2600:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9
    2604:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    2608:	6c657665 	stclvs	6, cr7, [r5], #-404
    260c:	4d495400 	cfstrdmi	mvd5, [r9]
    2610:	7465535f 	strbtvc	r5, [r5], #-863
    2614:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2618:	00726574 	rsbseq	r6, r2, r4, ror r5
    261c:	5f4d4954 	svcpl	0x004d4954
    2620:	53414d44 	movtpl	r4, #7492	; 0x1d44
    2624:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2628:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    262c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2630:	65646f63 	strbvs	r6, [r4, #-3939]!
    2634:	646f4d72 	strbtvs	r4, [pc], #3442	; 263c <__Stack_Size+0x223c>
    2638:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    263c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2640:	73657250 	cmnvc	r5, #5	; 0x5
    2644:	656c6163 	strbvs	r6, [ip, #-355]!
    2648:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    264c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2650:	61656c43 	cmnvs	r5, r3, asr #24
    2654:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2658:	53505f4d 	cmppl	r0, #308	; 0x134
    265c:	6c655243 	sfmvs	f5, 2, [r5], #-268
    2660:	4d64616f 	stfmie	f6, [r4, #-444]!
    2664:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2668:	5f4d4954 	svcpl	0x004d4954
    266c:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    2670:	5400646d 	strpl	r6, [r0], #-1133
    2674:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2678:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    267c:	61637365 	cmnvs	r3, r5, ror #6
    2680:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2684:	54747845 	ldrbtpl	r7, [r4], #-2117
    2688:	69464752 	stmdbvs	r6, {r1, r4, r6, r8, r9, sl, lr}^
    268c:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2690:	4d495400 	cfstrdmi	mvd5, [r9]
    2694:	5444425f 	strbpl	r4, [r4], #-607
    2698:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    269c:	70795474 	rsbsvc	r5, r9, r4, ror r4
    26a0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    26a4:	4d495400 	cfstrdmi	mvd5, [r9]
    26a8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    26ac:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    26b0:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    26b4:	6f736e65 	svcvs	0x00736e65
    26b8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    26bc:	65475f4d 	strbvs	r5, [r7, #-3917]
    26c0:	6172656e 	cmnvs	r2, lr, ror #10
    26c4:	76456574 	undefined
    26c8:	00746e65 	rsbseq	r6, r4, r5, ror #28
    26cc:	5f4d4954 	svcpl	0x004d4954
    26d0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    26d4:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    26d8:	61637365 	cmnvs	r3, r5, ror #6
    26dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    26e0:	5f4d4954 	svcpl	0x004d4954
    26e4:	65706552 	ldrbvs	r6, [r0, #-1362]!
    26e8:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
    26ec:	6f436e6f 	svcvs	0x00436e6f
    26f0:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    26f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    26f8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    26fc:	54004e78 	strpl	r4, [r0], #-3704
    2700:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2704:	6b616572 	blvs	185bcd4 <__Stack_Size+0x185b8d4>
    2708:	4d495400 	cfstrdmi	mvd5, [r9]
    270c:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2710:	616c6f50 	cmnvs	ip, r0, asr pc
    2714:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2718:	4d495400 	cfstrdmi	mvd5, [r9]
    271c:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    2720:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2724:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2728:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    272c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2730:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2734:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2738:	6142656d 	cmpvs	r2, sp, ror #10
    273c:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    2740:	54007469 	strpl	r7, [r0], #-1129
    2744:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1a03 <__Stack_Size+0x1603>
    2748:	74616470 	strbtvc	r6, [r1], #-1136
    274c:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2750:	656c6261 	strbvs	r6, [ip, #-609]!
    2754:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2758:	54006769 	strpl	r6, [r0], #-1897
    275c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1a1b <__Stack_Size+0x161b>
    2760:	74616470 	strbtvc	r6, [r1], #-1136
    2764:	756f5365 	strbvc	r5, [pc, #-869]!	; 2407 <__Stack_Size+0x2007>
    2768:	00656372 	rsbeq	r6, r5, r2, ror r3
    276c:	5f4d4954 	svcpl	0x004d4954
    2770:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2774:	74537469 	ldrbvc	r7, [r3], #-1129
    2778:	74637572 	strbtvc	r7, [r3], #-1394
    277c:	33495400 	movtcc	r5, #37888	; 0x9400
    2780:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2784:	00676966 	rsbeq	r6, r7, r6, ror #18
    2788:	5f4d4954 	svcpl	0x004d4954
    278c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2790:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!
    2794:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2798:	5f4d4954 	svcpl	0x004d4954
    279c:	6f636e45 	svcvs	0x00636e45
    27a0:	49726564 	ldmdbmi	r2!, {r2, r5, r6, r8, sl, sp, lr}^
    27a4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    27a8:	65636166 	strbvs	r6, [r3, #-358]!
    27ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    27b0:	54006769 	strpl	r6, [r0], #-1897
    27b4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    27b8:	746e756f 	strbtvc	r7, [lr], #-1391
    27bc:	6f4d7265 	svcvs	0x004d7265
    27c0:	6f436564 	svcvs	0x00436564
    27c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    27c8:	4d495400 	cfstrdmi	mvd5, [r9]
    27cc:	7465535f 	strbtvc	r5, [r5], #-863
    27d0:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    27d4:	33657261 	cmncc	r5, #268435462	; 0x10000006
    27d8:	4d495400 	cfstrdmi	mvd5, [r9]
    27dc:	656c435f 	strbvs	r4, [ip, #-863]!
    27e0:	434f7261 	movtmi	r7, #62049	; 0xf261
    27e4:	66655233 	undefined
    27e8:	4d495400 	cfstrdmi	mvd5, [r9]
    27ec:	34434f5f 	strbcc	r4, [r3], #-3935
    27f0:	74696e49 	strbtvc	r6, [r9], #-3657
    27f4:	4d495400 	cfstrdmi	mvd5, [r9]
    27f8:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    27fc:	4f646563 	svcmi	0x00646563
    2800:	6f433443 	svcvs	0x00433443
    2804:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2808:	4d495400 	cfstrdmi	mvd5, [r9]
    280c:	7465475f 	strbtvc	r4, [r5], #-1887
    2810:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2814:	00726574 	rsbseq	r6, r2, r4, ror r5
    2818:	5f4d4954 	svcpl	0x004d4954
    281c:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    2820:	74537469 	ldrbvc	r7, [r3], #-1129
    2824:	74637572 	strbtvc	r7, [r3], #-1394
    2828:	4d495400 	cfstrdmi	mvd5, [r9]
    282c:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2830:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    2834:	6576616c 	ldrbvs	r6, [r6, #-364]!
    2838:	65646f4d 	strbvs	r6, [r4, #-3917]!
    283c:	4d495400 	cfstrdmi	mvd5, [r9]
    2840:	31434f5f 	cmpcc	r3, pc, asr pc
    2844:	74736146 	ldrbtvc	r6, [r3], #-326
    2848:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    284c:	54006769 	strpl	r6, [r0], #-1897
    2850:	4f5f4d49 	svcmi	0x005f4d49
    2854:	64494e43 	strbvs	r4, [r9], #-3651
    2858:	7453656c 	ldrbvc	r6, [r3], #-1388
    285c:	00657461 	rsbeq	r7, r5, r1, ror #8
    2860:	5f4d4954 	svcpl	0x004d4954
    2864:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2868:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    286c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2870:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2874:	6f504e31 	svcvs	0x00504e31
    2878:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    287c:	6f437974 	svcvs	0x00437974
    2880:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2884:	4d495400 	cfstrdmi	mvd5, [r9]
    2888:	5043495f 	subpl	r4, r3, pc, asr r9
    288c:	54004353 	strpl	r4, [r0], #-851
    2890:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1b4f <__Stack_Size+0x174f>
    2894:	746e6576 	strbtvc	r6, [lr], #-1398
    2898:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    289c:	74006563 	strvc	r6, [r0], #-1379
    28a0:	6363706d 	cmnvs	r3, #109	; 0x6d
    28a4:	0031726d 	eorseq	r7, r1, sp, ror #4
    28a8:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    28ac:	32726d63 	rsbscc	r6, r2, #6336	; 0x18c0
    28b0:	4d495400 	cfstrdmi	mvd5, [r9]
    28b4:	6168435f 	cmnvs	r8, pc, asr r3
    28b8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    28bc:	4d495400 	cfstrdmi	mvd5, [r9]
    28c0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    28c4:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    28c8:	54004d4f 	strpl	r4, [r0], #-3407
    28cc:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    28d0:	65725043 	ldrbvs	r5, [r2, #-67]!
    28d4:	64616f6c 	strbtvs	r6, [r1], #-3948
    28d8:	746e6f43 	strbtvc	r6, [lr], #-3907
    28dc:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    28e0:	706f6369 	rsbvc	r6, pc, r9, ror #6
    28e4:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    28e8:	65736574 	ldrbvs	r6, [r3, #-1396]!
    28ec:	7463656c 	strbtvc	r6, [r3], #-1388
    28f0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    28f4:	5f4d4954 	svcpl	0x004d4954
    28f8:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    28fc:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2900:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2904:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2908:	00676966 	rsbeq	r6, r7, r6, ror #18
    290c:	5f4d4954 	svcpl	0x004d4954
    2910:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    2914:	5400646f 	strpl	r6, [r0], #-1135
    2918:	535f4d49 	cmppl	pc, #4672	; 0x1240
    291c:	43497465 	movtmi	r7, #37989	; 0x9465
    2920:	65725031 	ldrbvs	r5, [r2, #-49]!
    2924:	6c616373 	stclvs	3, cr6, [r1], #-460
    2928:	54007265 	strpl	r7, [r0], #-613
    292c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2930:	54007843 	strpl	r7, [r0], #-2115
    2934:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2938:	43497465 	movtmi	r7, #37989	; 0x9465
    293c:	65725033 	ldrbvs	r5, [r2, #-51]!
    2940:	6c616373 	stclvs	3, cr6, [r1], #-460
    2944:	54007265 	strpl	r7, [r0], #-613
    2948:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    294c:	6c655343 	stclvs	3, cr5, [r5], #-268
    2950:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2954:	54006e6f 	strpl	r6, [r0], #-3695
    2958:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1c17 <__Stack_Size+0x1817>
    295c:	6c435254 	sfmvs	f5, 2, [r3], {84}
    2960:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    2964:	3165646f 	cmncc	r5, pc, ror #8
    2968:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    296c:	74006769 	strvc	r6, [r0], #-1897
    2970:	6363706d 	cmnvs	r3, #109	; 0x6d
    2974:	0078726d 	rsbseq	r7, r8, sp, ror #4
    2978:	5f4d4954 	svcpl	0x004d4954
    297c:	656c6553 	strbvs	r6, [ip, #-1363]!
    2980:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    2984:	6c755065 	ldclvs	0, cr5, [r5], #-404
    2988:	6f4d6573 	svcvs	0x004d6573
    298c:	54006564 	strpl	r6, [r0], #-1380
    2990:	4f5f4d49 	svcmi	0x005f4d49
    2994:	646f4d43 	strbtvs	r4, [pc], #3395	; 299c <__Stack_Size+0x259c>
    2998:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    299c:	52545f4d 	subspl	r5, r4, #308	; 0x134
    29a0:	6f534f47 	svcvs	0x00534f47
    29a4:	65637275 	strbvs	r7, [r3, #-629]!
    29a8:	4d495400 	cfstrdmi	mvd5, [r9]
    29ac:	53534f5f 	cmppl	r3, #380	; 0x17c
    29b0:	61745352 	cmnvs	r4, r2, asr r3
    29b4:	54006574 	strpl	r6, [r0], #-1396
    29b8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    29bc:	6c6f5043 	stclvs	0, cr5, [pc], #-268
    29c0:	74697261 	strbtvc	r7, [r9], #-609
    29c4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    29c8:	74435f4d 	strbvc	r5, [r3], #-3917
    29cc:	57506c72 	undefined
    29d0:	74754f4d 	ldrbtvc	r4, [r5], #-3917
    29d4:	73747570 	cmnvc	r4, #469762048	; 0x1c000000
    29d8:	6f636900 	svcvs	0x00636900
    29dc:	736f7070 	cmnvc	pc, #112	; 0x70
    29e0:	70657469 	rsbvc	r7, r5, r9, ror #8
    29e4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    29e8:	00797469 	rsbseq	r7, r9, r9, ror #8
    29ec:	5f4d4954 	svcpl	0x004d4954
    29f0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    29f4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    29f8:	54006769 	strpl	r6, [r0], #-1897
    29fc:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2a00:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2a04:	5232434f 	eorspl	r4, r2, #1006632961	; 0x3c000001
    2a08:	54006665 	strpl	r6, [r0], #-1637
    2a0c:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2a14 <__Stack_Size+0x2614>
    2a10:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    2a14:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2a18:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2a1c:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2a20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a24:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a28:	614d5f4d 	cmpvs	sp, sp, asr #30
    2a2c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    2a30:	76616c53 	undefined
    2a34:	646f4d65 	strbtvs	r4, [pc], #3429	; 2a3c <__Stack_Size+0x263c>
    2a38:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2a3c:	75415f4d 	strbvc	r5, [r1, #-3917]
    2a40:	616d6f74 	smcvs	55028
    2a44:	4f636974 	svcmi	0x00636974
    2a48:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2a4c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a50:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2a54:	74754174 	ldrbtvc	r4, [r5], #-372
    2a58:	6c65726f 	sfmvs	f7, 2, [r5], #-444
    2a5c:	0064616f 	rsbeq	r6, r4, pc, ror #2
    2a60:	5f4d4954 	svcpl	0x004d4954
    2a64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2a68:	534e7475 	movtpl	r7, #58485	; 0xe475
    2a6c:	65746174 	ldrbvs	r6, [r4, #-372]!
    2a70:	4d495400 	cfstrdmi	mvd5, [r9]
    2a74:	414d445f 	cmpmi	sp, pc, asr r4
    2a78:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2a7c:	5f4d4954 	svcpl	0x004d4954
    2a80:	656d6954 	strbvs	r6, [sp, #-2388]!
    2a84:	65736142 	ldrbvs	r6, [r3, #-322]!
    2a88:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2a8c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2a90:	54007469 	strpl	r7, [r0], #-1129
    2a94:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2a98:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    2a9c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2aa0:	5f4d4954 	svcpl	0x004d4954
    2aa4:	63726f46 	cmnvs	r2, #280	; 0x118
    2aa8:	434f6465 	movtmi	r6, #62565	; 0xf465
    2aac:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2ab0:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ab4:	5f344954 	svcpl	0x00344954
    2ab8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2abc:	54006769 	strpl	r6, [r0], #-1897
    2ac0:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2ac8 <__Stack_Size+0x26c8>
    2ac4:	54646165 	strbtpl	r6, [r4], #-357
    2ac8:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2acc:	5f4d4954 	svcpl	0x004d4954
    2ad0:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2ad4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2ad8:	5f4d4954 	svcpl	0x004d4954
    2adc:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    2ae0:	616c6f50 	cmnvs	ip, r0, asr pc
    2ae4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ae8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2aec:	54006769 	strpl	r6, [r0], #-1897
    2af0:	4f5f4d49 	svcmi	0x005f4d49
    2af4:	6f503443 	svcvs	0x00503443
    2af8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2afc:	6f437974 	svcvs	0x00437974
    2b00:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b04:	4d495400 	cfstrdmi	mvd5, [r9]
    2b08:	5444425f 	strbpl	r4, [r4], #-607
    2b0c:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    2b10:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2b14:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2b18:	5f4d4954 	svcpl	0x004d4954
    2b1c:	61656c43 	cmnvs	r5, r3, asr #24
    2b20:	31434f72 	cmpcc	r3, r2, ror pc
    2b24:	00666552 	rsbeq	r6, r6, r2, asr r5
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	5033434f 	eorspl	r4, r3, pc, asr #6
    2b30:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2b34:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2b38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b3c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b40:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2b44:	47525474 	undefined
    2b48:	616c6f50 	cmnvs	ip, r0, asr pc
    2b4c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b50:	4d495400 	cfstrdmi	mvd5, [r9]
    2b54:	4d57505f 	ldclmi	0, cr5, [r7, #-380]
    2b58:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    2b5c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b60:	5f4d4954 	svcpl	0x004d4954
    2b64:	656d6954 	strbvs	r6, [sp, #-2388]!
    2b68:	65736142 	ldrbvs	r6, [r3, #-322]!
    2b6c:	74696e49 	strbtvc	r6, [r9], #-3657
    2b70:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2b74:	00666544 	rsbeq	r6, r6, r4, asr #10
    2b78:	5f4d4954 	svcpl	0x004d4954
    2b7c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2b80:	61745354 	cmnvs	r4, r4, asr r3
    2b84:	00737574 	rsbseq	r7, r3, r4, ror r5
    2b88:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    2b8c:	54003272 	strpl	r3, [r0], #-626
    2b90:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2b94:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    2b98:	6f465f4d 	svcvs	0x00465f4d
    2b9c:	64656372 	strbtvs	r6, [r5], #-882
    2ba0:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    2ba4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ba8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2bac:	6d435f4d 	stclvs	15, cr5, [r3, #-308]
    2bb0:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2bb4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2bb8:	74696e49 	strbtvc	r6, [r9], #-3657
    2bbc:	4d495400 	cfstrdmi	mvd5, [r9]
    2bc0:	4643495f 	undefined
    2bc4:	65746c69 	ldrbvs	r6, [r4, #-3177]!
    2bc8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2bcc:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2bd0:	7463656c 	strbtvc	r6, [r3], #-1388
    2bd4:	7473614d 	ldrbtvc	r6, [r3], #-333
    2bd8:	6c537265 	lfmvs	f7, 2, [r3], {101}
    2bdc:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    2be0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2be4:	5f4d4954 	svcpl	0x004d4954
    2be8:	656c6553 	strbvs	r6, [ip, #-1363]!
    2bec:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2bf0:	54747570 	ldrbtpl	r7, [r4], #-1392
    2bf4:	67676972 	undefined
    2bf8:	54007265 	strpl	r7, [r0], #-613
    2bfc:	505f4d49 	subspl	r4, pc, r9, asr #26
    2c00:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2c04:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2c08:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2c0c:	54006769 	strpl	r6, [r0], #-1897
    2c10:	4f5f4d49 	svcmi	0x005f4d49
    2c14:	6f503243 	svcvs	0x00503243
    2c18:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2c1c:	6f437974 	svcvs	0x00437974
    2c20:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c24:	746e6900 	strbtvc	r6, [lr], #-2304
    2c28:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    2c2c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    2c30:	00726564 	rsbseq	r6, r2, r4, ror #10
    2c34:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c38:	50435f54 	subpl	r5, r3, r4, asr pc
    2c3c:	55004148 	strpl	r4, [r0, #-328]
    2c40:	54524153 	ldrbpl	r4, [r2], #-339
    2c44:	7465535f 	strbtvc	r5, [r5], #-863
    2c48:	73657250 	cmnvc	r5, #5	; 0x5
    2c4c:	656c6163 	strbvs	r6, [ip, #-355]!
    2c50:	53550072 	cmppl	r5, #114	; 0x72
    2c54:	5f545241 	svcpl	0x00545241
    2c58:	74696e49 	strbtvc	r6, [r9], #-3657
    2c5c:	41535500 	cmpmi	r3, r0, lsl #10
    2c60:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2c64:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2c68:	446b6165 	strbtmi	r6, [fp], #-357
    2c6c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2c70:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2c74:	00687467 	rsbeq	r7, r8, r7, ror #8
    2c78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c7c:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2c80:	65446570 	strbvs	r6, [r4, #-1392]
    2c84:	53550066 	cmppl	r5, #102	; 0x66
    2c88:	5f545241 	svcpl	0x00545241
    2c8c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2c90:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2c94:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2c98:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2c9c:	41535500 	cmpmi	r3, r0, lsl #10
    2ca0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2ca4:	5500646d 	strpl	r6, [r0, #-1133]
    2ca8:	54524153 	ldrbpl	r4, [r2], #-339
    2cac:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2cb0:	74614464 	strbtvc	r4, [r1], #-1124
    2cb4:	53550061 	cmppl	r5, #97	; 0x61
    2cb8:	5f545241 	svcpl	0x00545241
    2cbc:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    2cc0:	6c707544 	cfldr64vs	mvdx7, [r0], #-272
    2cc4:	6d437865 	stclvs	8, cr7, [r3, #-404]
    2cc8:	53550064 	cmppl	r5, #100	; 0x64
    2ccc:	5f545241 	svcpl	0x00545241
    2cd0:	656b6157 	strbvs	r6, [fp, #-343]!
    2cd4:	55007055 	strpl	r7, [r0, #-85]
    2cd8:	54524153 	ldrbpl	r4, [r2], #-339
    2cdc:	414d445f 	cmpmi	sp, pc, asr r4
    2ce0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2ce4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2ce8:	614c5f54 	cmpvs	ip, r4, asr pc
    2cec:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2cf0:	53550074 	cmppl	r5, #116	; 0x74
    2cf4:	5f545241 	svcpl	0x00545241
    2cf8:	41447249 	cmpmi	r4, r9, asr #4
    2cfc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2d00:	62706100 	rsbsvs	r6, r0, #0	; 0x0
    2d04:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    2d08:	5355006b 	cmppl	r5, #107	; 0x6b
    2d0c:	5f545241 	svcpl	0x00545241
    2d10:	61656c43 	cmnvs	r5, r3, asr #24
    2d14:	50544972 	subspl	r4, r4, r2, ror r9
    2d18:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2d1c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2d20:	53550074 	cmppl	r5, #116	; 0x74
    2d24:	5f545241 	svcpl	0x00545241
    2d28:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    2d2c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    2d30:	53550065 	cmppl	r5, #101	; 0x65
    2d34:	5f545241 	svcpl	0x00545241
    2d38:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    2d3c:	6b616572 	blvs	185c30c <__Stack_Size+0x185bf0c>
    2d40:	65746544 	ldrbvs	r6, [r4, #-1348]!
    2d44:	654c7463 	strbvs	r7, [ip, #-1123]
    2d48:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2d4c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d50:	55006769 	strpl	r6, [r0, #-1897]
    2d54:	54524153 	ldrbpl	r4, [r2], #-339
    2d58:	414c465f 	cmpmi	ip, pc, asr r6
    2d5c:	53550047 	cmppl	r5, #71	; 0x47
    2d60:	5f545241 	svcpl	0x00545241
    2d64:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2d68:	55007469 	strpl	r7, [r0, #-1129]
    2d6c:	54524153 	ldrbpl	r4, [r2], #-339
    2d70:	6f6c435f 	svcvs	0x006c435f
    2d74:	6e496b63 	fnmacdvs	d22, d9, d19
    2d78:	74537469 	ldrbvc	r7, [r3], #-1129
    2d7c:	74637572 	strbtvc	r7, [r3], #-1394
    2d80:	41535500 	cmpmi	r3, r0, lsl #10
    2d84:	445f5452 	ldrbmi	r5, [pc], #1106	; 2d8c <__Stack_Size+0x298c>
    2d88:	6552414d 	ldrbvs	r4, [r2, #-333]
    2d8c:	53550071 	cmppl	r5, #113	; 0x71
    2d90:	5f545241 	svcpl	0x00545241
    2d94:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2d98:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    2d9c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2da0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2da4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    2da8:	61627874 	smcvs	10116
    2dac:	52006573 	andpl	r6, r0, #482344960	; 0x1cc00000
    2db0:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2db4:	6b636f6c 	blvs	18deb6c <__Stack_Size+0x18de76c>
    2db8:	61745373 	cmnvs	r4, r3, ror r3
    2dbc:	00737574 	rsbseq	r7, r3, r4, ror r5
    2dc0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2dc4:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2dc8:	64644174 	strbtvs	r4, [r4], #-372
    2dcc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2dd0:	41535500 	cmpmi	r3, r0, lsl #10
    2dd4:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2dd8:	75477465 	strbvc	r7, [r7, #-1125]
    2ddc:	54647261 	strbtpl	r7, [r4], #-609
    2de0:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2de4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2de8:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2dec:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    2df0:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2df4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2df8:	54495f54 	strbpl	r5, [r9], #-3924
    2dfc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e00:	55006769 	strpl	r6, [r0, #-1897]
    2e04:	54524153 	ldrbpl	r4, [r2], #-339
    2e08:	53550078 	cmppl	r5, #120	; 0x78
    2e0c:	5f545241 	svcpl	0x00545241
    2e10:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2e14:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2e18:	646d4364 	strbtvs	r4, [sp], #-868
    2e1c:	41535500 	cmpmi	r3, r0, lsl #10
    2e20:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e24:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2e28:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2e2c:	53550074 	cmppl	r5, #116	; 0x74
    2e30:	5f545241 	svcpl	0x00545241
    2e34:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2e38:	00737365 	rsbseq	r7, r3, r5, ror #6
    2e3c:	70746962 	rsbsvc	r6, r4, r2, ror #18
    2e40:	5500736f 	strpl	r7, [r0, #-879]
    2e44:	54524153 	ldrbpl	r4, [r2], #-339
    2e48:	656c435f 	strbvs	r4, [ip, #-863]!
    2e4c:	6c467261 	sfmvs	f7, 2, [r6], {97}
    2e50:	55006761 	strpl	r6, [r0, #-1889]
    2e54:	54524153 	ldrbpl	r4, [r2], #-339
    2e58:	7465475f 	strbtvc	r4, [r5], #-1887
    2e5c:	74535449 	ldrbvc	r5, [r3], #-1097
    2e60:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2e64:	41535500 	cmpmi	r3, r0, lsl #10
    2e68:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e6c:	43414472 	movtmi	r4, #5234	; 0x1472
    2e70:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2e74:	53550067 	cmppl	r5, #103	; 0x67
    2e78:	5f545241 	svcpl	0x00545241
    2e7c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2e80:	5355006b 	cmppl	r5, #107	; 0x6b
    2e84:	5f545241 	svcpl	0x00545241
    2e88:	65636552 	strbvs	r6, [r3, #-1362]!
    2e8c:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    2e90:	656b6157 	strbvs	r6, [fp, #-343]!
    2e94:	6d437055 	stclvs	0, cr7, [r3, #-340]
    2e98:	53550064 	cmppl	r5, #100	; 0x64
    2e9c:	5f545241 	svcpl	0x00545241
    2ea0:	41447249 	cmpmi	r4, r9, asr #4
    2ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2ea8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2eac:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2eb0:	646d434e 	strbtvs	r4, [sp], #-846
    2eb4:	61726600 	cmnvs	r2, r0, lsl #12
    2eb8:	6f697463 	svcvs	0x00697463
    2ebc:	646c616e 	strbtvs	r6, [ip], #-366
    2ec0:	64697669 	strbtvs	r7, [r9], #-1641
    2ec4:	55007265 	strpl	r7, [r0, #-613]
    2ec8:	54524153 	ldrbpl	r4, [r2], #-339
    2ecc:	616d535f 	cmnvs	sp, pc, asr r3
    2ed0:	61437472 	cmpvs	r3, r2, ror r4
    2ed4:	414e6472 	cmpmi	lr, r2, ror r4
    2ed8:	6d434b43 	vstrvs	d20, [r3, #-268]
    2edc:	53550064 	cmppl	r5, #100	; 0x64
    2ee0:	5f545241 	svcpl	0x00545241
    2ee4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2ee8:	5367616c 	cmnpl	r7, #27	; 0x1b
    2eec:	75746174 	ldrbvc	r6, [r4, #-372]!
    2ef0:	53550073 	cmppl	r5, #115	; 0x73
    2ef4:	5f545241 	svcpl	0x00545241
    2ef8:	55005449 	strpl	r5, [r0, #-1097]
    2efc:	54524153 	ldrbpl	r4, [r2], #-339
    2f00:	6f6c435f 	svcvs	0x006c435f
    2f04:	6e496b63 	fnmacdvs	d22, d9, d19
    2f08:	55007469 	strpl	r7, [r0, #-1129]
    2f0c:	54524153 	ldrbpl	r4, [r2], #-339
    2f10:	6b61575f 	blvs	1858c94 <__Stack_Size+0x1858894>
    2f14:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    2f18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f1c:	53550067 	cmppl	r5, #103	; 0x67
    2f20:	5f545241 	svcpl	0x00545241
    2f24:	65636552 	strbvs	r6, [r3, #-1362]!
    2f28:	44657669 	strbtmi	r7, [r5], #-1641
    2f2c:	00617461 	rsbeq	r7, r1, r1, ror #8
    2f30:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f34:	72505f54 	subsvc	r5, r0, #336	; 0x150
    2f38:	61637365 	cmnvs	r3, r5, ror #6
    2f3c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2f40:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f44:	50435f54 	subpl	r5, r3, r4, asr pc
    2f48:	73004c4f 	movwvc	r4, #3151	; 0xc4f
    2f4c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2f50:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2f54:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2f58:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2f5c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    2f60:	31663233 	cmncc	r6, r3, lsr r2
    2f64:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 273c <__Stack_Size+0x233c>
    2f68:	74726173 	ldrbtvc	r6, [r2], #-371
    2f6c:	7500632e 	strvc	r6, [r0, #-814]
    2f70:	74726173 	ldrbtvc	r6, [r2], #-371
    2f74:	00676572 	rsbeq	r6, r7, r2, ror r5
    2f78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2f7c:	74535f54 	ldrbvc	r5, [r3], #-3924
    2f80:	74637572 	strbtvc	r7, [r3], #-1394
    2f84:	74696e49 	strbtvc	r6, [r9], #-3657
    2f88:	73655f00 	cmnvc	r5, #0	; 0x0
    2f8c:	6b636174 	blvs	18db564 <__Stack_Size+0x18db164>
    2f90:	64735f00 	ldrbtvs	r5, [r3], #-3840
    2f94:	00617461 	rsbeq	r7, r1, r1, ror #8
    2f98:	65736552 	ldrbvs	r6, [r3, #-1362]!
    2f9c:	61485f74 	cmpvs	r8, r4, ror pc
    2fa0:	656c646e 	strbvs	r6, [ip, #-1134]!
    2fa4:	75700072 	ldrbvc	r0, [r0, #-114]!
    2fa8:	7365446c 	cmnvc	r5, #1811939328	; 0x6c000000
    2fac:	735f0074 	cmpvc	pc, #116	; 0x74
    2fb0:	74616469 	strbtvc	r6, [r1], #-1129
    2fb4:	655f0061 	ldrbvs	r0, [pc, #-97]	; 2f5b <__Stack_Size+0x2b5b>
    2fb8:	00737362 	rsbseq	r7, r3, r2, ror #6
    2fbc:	6164655f 	cmnvs	r4, pc, asr r5
    2fc0:	73006174 	movwvc	r6, #372	; 0x174
    2fc4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2fc8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2fcc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2fd0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2fd4:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    2fd8:	31663233 	cmncc	r6, r3, lsr r2
    2fdc:	765f7830 	undefined
    2fe0:	6f746365 	svcvs	0x00746365
    2fe4:	00632e72 	rsbeq	r2, r3, r2, ror lr
    2fe8:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
    2fec:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
    2ff0:	73726f74 	cmnvc	r2, #464	; 0x1d0
    2ff4:	6c757000 	ldclvs	0, cr7, [r5]
    2ff8:	00637253 	rsbeq	r7, r3, r3, asr r2
    2ffc:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    3000:	6f6c0073 	svcvs	0x006c0073
    3004:	6c20676e 	stcvs	7, cr6, [r0], #-440
    3008:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    300c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3010:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    3014:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    3018:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    301c:	646c6975 	strbtvs	r6, [ip], #-2421
    3020:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    3024:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    3028:	615c646c 	cmpvs	ip, ip, ror #8
    302c:	652d6d72 	strvs	r6, [sp, #-3442]!
    3030:	5c696261 	sfmpl	f6, 2, [r9], #-388
    3034:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3038:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    303c:	5c636269 	sfmpl	f6, 2, [r3], #-420
    3040:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    3044:	2e006269 	cdpcs	2, 0, cr6, cr0, cr9, {3}
    3048:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    304c:	2f2e2e2f 	svccs	0x002e2e2f
    3050:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3054:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3058:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    305c:	2f302e33 	svccs	0x00302e33
    3060:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3064:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3068:	2f636269 	svccs	0x00636269
    306c:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    3070:	612f6269 	teqvs	pc, r9, ror #4
    3074:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    3078:	00632e74 	rsbeq	r2, r3, r4, ror lr
    307c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    3080:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
    3084:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
    3088:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    308c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
    3090:	5f00746e 	svcpl	0x0000746e
    3094:	5f74655f 	svcpl	0x0074655f
    3098:	00617863 	rsbeq	r7, r1, r3, ror #16
    309c:	74655f5f 	strbtvc	r5, [r5], #-3935
    30a0:	656e6f5f 	strbvs	r6, [lr, #-3935]!
    30a4:	00746978 	rsbseq	r6, r4, r8, ror r9
    30a8:	74615f5f 	strbtvc	r5, [r1], #-3935
    30ac:	74697865 	strbtvc	r7, [r9], #-2149
    30b0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    30b4:	5f007365 	svcpl	0x00007365
    30b8:	5f74655f 	svcpl	0x0074655f
    30bc:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    30c0:	5f007469 	svcpl	0x00007469
    30c4:	5f6f7364 	svcpl	0x006f7364
    30c8:	646e6168 	strbtvs	r6, [lr], #-360
    30cc:	2e00656c 	cfsh32cs	mvfx6, mvfx0, #60
    30d0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    30d4:	2f2e2e2f 	svccs	0x002e2e2f
    30d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    30dc:	63672f2e 	cmnvs	r7, #184	; 0xb8
    30e0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    30e4:	2f302e33 	svccs	0x00302e33
    30e8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    30ec:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    30f0:	2f636269 	svccs	0x00636269
    30f4:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    30f8:	652f6269 	strvs	r6, [pc, #-617]!	; 2e97 <__Stack_Size+0x2a97>
    30fc:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    3100:	735f0063 	cmpvc	pc, #99	; 0x63
    3104:	00657a69 	rsbeq	r7, r5, r9, ror #20
    3108:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
    310c:	00383464 	eorseq	r3, r8, r4, ror #8
    3110:	656d655f 	strbvs	r6, [sp, #-1375]!
    3114:	6e656772 	mcrvs	7, 3, r6, cr5, cr2, {3}
    3118:	5f007963 	svcpl	0x00007963
    311c:	74726377 	ldrbtvc	r6, [r2], #-887
    3120:	5f626d6f 	svcpl	0x00626d6f
    3124:	74617473 	strbtvc	r7, [r1], #-1139
    3128:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    312c:	74727363 	ldrbtvc	r7, [r2], #-867
    3130:	73626d6f 	cmnvc	r2, #7104	; 0x1bc0
    3134:	6174735f 	cmnvs	r4, pc, asr r3
    3138:	5f006574 	svcpl	0x00006574
    313c:	7366626c 	cmnvc	r6, #-1073741818	; 0xc0000006
    3140:	00657a69 	rsbeq	r7, r5, r9, ror #20
    3144:	72626d5f 	rsbvc	r6, r2, #6080	; 0x17c0
    3148:	63776f74 	cmnvs	r7, #464	; 0x1d0
    314c:	6174735f 	cmnvs	r4, pc, asr r3
    3150:	5f006574 	svcpl	0x00006574
    3154:	6f746377 	svcvs	0x00746377
    3158:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    315c:	65746174 	ldrbvs	r6, [r4, #-372]!
    3160:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3168 <__Stack_Size+0x2d68>
    3164:	65735f6d 	ldrbvs	r5, [r3, #-3949]!
    3168:	755f0063 	ldrbvc	r0, [pc, #-99]	; 310d <__Stack_Size+0x2d0d>
    316c:	00667562 	rsbeq	r7, r6, r2, ror #10
    3170:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
    3174:	5f5f0065 	svcpl	0x005f0065
    3178:	685f6d74 	ldmdavs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    317c:	0072756f 	rsbseq	r7, r2, pc, ror #10
    3180:	66735f5f 	uhsubaddxvs	r5, r3, pc
    3184:	6e6f5f00 	cdpvs	15, 6, cr5, cr15, cr0, {0}
    3188:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    318c:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    3190:	5f007367 	svcpl	0x00007367
    3194:	6b6f6f63 	blvs	1bdef28 <__Stack_Size+0x1bdeb28>
    3198:	5f006569 	svcpl	0x00006569
    319c:	6c67735f 	stclvs	3, cr7, [r7], #-380
    31a0:	5f006575 	svcpl	0x00006575
    31a4:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
    31a8:	695f0073 	ldmdbvs	pc, {r0, r1, r4, r5, r6}^
    31ac:	78635f73 	stmdavc	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    31b0:	735f0061 	cmpvc	pc, #97	; 0x61
    31b4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    31b8:	6c625f00 	stclvs	15, cr5, [r2]
    31bc:	7a69736b 	bvc	1a5ff70 <__Stack_Size+0x1a5fb70>
    31c0:	635f0065 	cmpvs	pc, #101	; 0x65
    31c4:	75627476 	strbvc	r7, [r2, #-1142]!
    31c8:	6f5f0066 	svcvs	0x005f0066
    31cc:	65736666 	ldrbvs	r6, [r3, #-1638]!
    31d0:	6d5f0074 	ldclvs	0, cr0, [pc, #-464]
    31d4:	74727362 	ldrbtvc	r7, [r2], #-866
    31d8:	7363776f 	cmnvc	r3, #29097984	; 0x1bc0000
    31dc:	6174735f 	cmnvs	r4, pc, asr r3
    31e0:	5f006574 	svcpl	0x00006574
    31e4:	6c72626d 	lfmvs	f6, 2, [r2], #-436
    31e8:	735f6e65 	cmpvc	pc, #1616	; 0x650
    31ec:	65746174 	ldrbvs	r6, [r4, #-372]!
    31f0:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    31f4:	73677261 	cmnvc	r7, #268435462	; 0x10000006
    31f8:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    31fc:	735f0073 	cmpvc	pc, #115	; 0x73
    3200:	006e6769 	rsbeq	r6, lr, r9, ror #14
    3204:	6f6c665f 	svcvs	0x006c665f
    3208:	745f6b63 	ldrbvc	r6, [pc], #2915	; 3210 <__Stack_Size+0x2e10>
    320c:	74735f00 	ldrbtvc	r5, [r3], #-3840
    3210:	72726564 	rsbsvc	r6, r2, #419430400	; 0x19000000
    3214:	69425f00 	stmdbvs	r2, {r8, r9, sl, fp, ip, lr}^
    3218:	746e6967 	strbtvc	r6, [lr], #-2407
    321c:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    3220:	5f006461 	svcpl	0x00006461
    3224:	75736572 	ldrbvc	r6, [r3, #-1394]!
    3228:	6b5f746c 	blvs	17e03e0 <__Stack_Size+0x17dffe0>
    322c:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3234 <__Stack_Size+0x2e34>
    3230:	5f5f006d 	svcpl	0x005f006d
    3234:	62686377 	rsbvs	r6, r8, #-603979775	; 0xdc000001
    3238:	74735f00 	ldrbtvc	r5, [r3], #-3840
    323c:	74756f64 	ldrbtvc	r6, [r5], #-3940
    3240:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    3244:	6e656c74 	mcrvs	12, 3, r6, cr5, cr4, {3}
    3248:	69665f00 	stmdbvs	r6!, {r8, r9, sl, fp, ip, lr}^
    324c:	5f00656c 	svcpl	0x0000656c
    3250:	626f696e 	rsbvs	r6, pc, #1802240	; 0x1b8000
    3254:	615f0073 	cmpvs	pc, r3, ror r0
    3258:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    325c:	5f003074 	svcpl	0x00003074
    3260:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    3264:	625f6c61 	subsvs	r6, pc, #24832	; 0x6100
    3268:	5f006675 	svcpl	0x00006675
    326c:	74637361 	strbtvc	r7, [r3], #-865
    3270:	5f656d69 	svcpl	0x00656d69
    3274:	00667562 	rsbeq	r7, r6, r2, ror #10
    3278:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
    327c:	00746c75 	rsbseq	r6, r4, r5, ror ip
    3280:	63775f5f 	cmnvs	r7, #380	; 0x17c
    3284:	69770068 	ldmdbvs	r7!, {r3, r5, r6}^
    3288:	745f746e 	ldrbvc	r7, [pc], #1134	; 3290 <__Stack_Size+0x2e90>
    328c:	6f6c5f00 	svcvs	0x006c5f00
    3290:	5f006b63 	svcpl	0x00006b63
    3294:	746c756d 	strbtvc	r7, [ip], #-1389
    3298:	72775f00 	rsbsvc	r5, r7, #0	; 0x0
    329c:	00657469 	rsbeq	r7, r5, r9, ror #8
    32a0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    32a4:	6165795f 	cmnvs	r5, pc, asr r9
    32a8:	6e5f0072 	mrcvs	0, 2, r0, cr15, cr2, {3}
    32ac:	66747865 	ldrbtvs	r7, [r4], -r5, ror #16
    32b0:	745f5f00 	ldrbvc	r5, [pc], #3840	; 32b8 <__Stack_Size+0x2eb8>
    32b4:	6f6d5f6d 	svcvs	0x006d5f6d
    32b8:	5f5f006e 	svcpl	0x005f006e
    32bc:	64696473 	strbtvs	r6, [r9], #-1139
    32c0:	74696e69 	strbtvc	r6, [r9], #-3689
    32c4:	61675f00 	cmnvs	r7, r0, lsl #30
    32c8:	5f616d6d 	svcpl	0x00616d6d
    32cc:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    32d0:	006d6167 	rsbeq	r6, sp, r7, ror #2
    32d4:	6572665f 	ldrbvs	r6, [r2, #-1631]!
    32d8:	73696c65 	cmnvc	r9, #25856	; 0x6500
    32dc:	4c5f0074 	mrrcmi	0, 7, r0, pc, cr4
    32e0:	5f4b434f 	svcpl	0x004b434f
    32e4:	55434552 	strbpl	r4, [r3, #-1362]
    32e8:	56495352 	undefined
    32ec:	00545f45 	subseq	r5, r4, r5, asr #30
    32f0:	77656e5f 	undefined
    32f4:	745f5f00 	ldrbvc	r5, [pc], #3840	; 32fc <__Stack_Size+0x2efc>
    32f8:	64795f6d 	ldrbtvs	r5, [r9], #-3949
    32fc:	5f007961 	svcpl	0x00007961
    3300:	7562735f 	strbvc	r7, [r2, #-863]!
    3304:	695f0066 	ldmdbvs	pc, {r1, r2, r5, r6}^
    3308:	0073626f 	rsbseq	r6, r3, pc, ror #4
    330c:	49465f5f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    3310:	5f00454c 	svcpl	0x0000454c
    3314:	7473626d 	ldrbtvc	r6, [r3], #-621
    3318:	5f657461 	svcpl	0x00657461
    331c:	5f5f0074 	svcpl	0x005f0074
    3320:	4c494673 	mcrrmi	6, 7, r4, r9, cr3
    3324:	725f0045 	subsvc	r0, pc, #69	; 0x45
    3328:	5f646e61 	svcpl	0x00646e61
    332c:	7478656e 	ldrbtvc	r6, [r8], #-1390
    3330:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3334:	5f6e656c 	svcpl	0x006e656c
    3338:	74617473 	strbtvc	r7, [r1], #-1139
    333c:	695f0065 	ldmdbvs	pc, {r0, r2, r5, r6}^
    3340:	5f00636e 	svcpl	0x0000636e
    3344:	00646e69 	rsbeq	r6, r4, r9, ror #28
    3348:	7275635f 	rsbsvc	r6, r5, #2080374785	; 0x7c000001
    334c:	746e6572 	strbtvc	r6, [lr], #-1394
    3350:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    3354:	00656c61 	rsbeq	r6, r5, r1, ror #24
    3358:	6c635f5f 	stclvs	15, cr5, [r3], #-380
    335c:	756e6165 	strbvc	r6, [lr, #-357]!
    3360:	6d5f0070 	ldclvs	0, cr0, [pc, #-448]
    3364:	64777861 	ldrbtvs	r7, [r7], #-2145
    3368:	725f0073 	subsvc	r0, pc, #115	; 0x73
    336c:	746e6565 	strbtvc	r6, [lr], #-1381
    3370:	65735f00 	ldrbvs	r5, [r3, #-3840]!
    3374:	5f006465 	svcpl	0x00006465
    3378:	756f635f 	strbvc	r6, [pc, #-863]!	; 3021 <__Stack_Size+0x2c21>
    337c:	5f00746e 	svcpl	0x0000746e
    3380:	6c61765f 	stclvs	6, cr7, [r1], #-380
    3384:	5f006575 	svcpl	0x00006575
    3388:	6b656573 	blvs	195c95c <__Stack_Size+0x195c55c>
    338c:	70665f00 	rsbvc	r5, r6, r0, lsl #30
    3390:	745f736f 	ldrbvc	r7, [pc], #879	; 3398 <__Stack_Size+0x2f98>
    3394:	72655f00 	rsbvc	r5, r5, #0	; 0x0
    3398:	006f6e72 	rsbeq	r6, pc, r2, ror lr
    339c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    33a0:	6e696d5f 	mcrvs	13, 3, r6, cr9, cr15, {2}
    33a4:	74735f00 	ldrbtvc	r5, [r3], #-3840
    33a8:	6b6f7472 	blvs	1be0578 <__Stack_Size+0x1be0178>
    33ac:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
    33b0:	665f0074 	undefined
    33b4:	7079746e 	rsbsvc	r7, r9, lr, ror #8
    33b8:	5f007365 	svcpl	0x00007365
    33bc:	00646461 	rsbeq	r6, r4, r1, ror #8
    33c0:	4c555f5f 	mrrcmi	15, 5, r5, r5, cr15
    33c4:	00676e6f 	rsbeq	r6, r7, pc, ror #28
    33c8:	7465675f 	strbtvc	r6, [r5], #-1887
    33cc:	65746164 	ldrbvs	r6, [r4, #-356]!
    33d0:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    33d4:	6c675f00 	stclvs	15, cr5, [r7]
    33d8:	6c61626f 	sfmvs	f6, 2, [r1], #-444
    33dc:	706d695f 	rsbvc	r6, sp, pc, asr r9
    33e0:	5f657275 	svcpl	0x00657275
    33e4:	00727470 	rsbseq	r7, r2, r0, ror r4
    33e8:	7275635f 	rsbsvc	r6, r5, #2080374785	; 0x7c000001
    33ec:	746e6572 	strbtvc	r6, [lr], #-1394
    33f0:	7461635f 	strbtvc	r6, [r1], #-863
    33f4:	726f6765 	rsbvc	r6, pc, #26476544	; 0x1940000
    33f8:	6f630079 	svcvs	0x00630079
    33fc:	5f006564 	svcpl	0x00006564
    3400:	73756e75 	cmnvc	r5, #1872	; 0x750
    3404:	725f6465 	subsvc	r6, pc, #1694498816	; 0x65000000
    3408:	00646e61 	rsbeq	r6, r4, r1, ror #28
    340c:	7364775f 	cmnvc	r4, #24903680	; 0x17c0000
    3410:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3418 <__Stack_Size+0x3018>
    3414:	64775f6d 	ldrbtvs	r5, [r7], #-3949
    3418:	5f007961 	svcpl	0x00007961
    341c:	65756c67 	ldrbvs	r6, [r5, #-3175]!
    3420:	6d6e5f00 	stclvs	15, cr5, [lr]
    3424:	6f6c6c61 	svcvs	0x006c6c61
    3428:	6c5f0063 	mrrcvs	0, 6, r0, pc, cr3
    342c:	5f613436 	svcpl	0x00613436
    3430:	00667562 	rsbeq	r7, r6, r2, ror #10
    3434:	6769735f 	undefined
    3438:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    343c:	6e5f0063 	cdpvs	0, 5, cr0, cr15, cr3, {3}
    3440:	00667562 	rsbeq	r7, r6, r2, ror #10
    3444:	756e755f 	strbvc	r7, [lr, #-1375]!
    3448:	00646573 	rsbeq	r6, r4, r3, ror r5
    344c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3450:	6473695f 	ldrbtvs	r6, [r3], #-2399
    3454:	5f007473 	svcpl	0x00007473
    3458:	61636f6c 	cmnvs	r3, ip, ror #30
    345c:	6d69746c 	cfstrdvs	mvd7, [r9, #-432]!
    3460:	75625f65 	strbvc	r5, [r2, #-3941]!
    3464:	635f0066 	cmpvs	pc, #102	; 0x66
    3468:	65736f6c 	ldrbvs	r6, [r3, #-3948]!
    346c:	34725f00 	ldrbtcc	r5, [r2], #-3840
    3470:	6d5f0038 	ldclvs	0, cr0, [pc, #-224]
    3474:	776f7462 	strbvc	r7, [pc, -r2, ror #8]!
    3478:	74735f63 	ldrbtvc	r5, [r3], #-3939
    347c:	00657461 	rsbeq	r7, r5, r1, ror #8
    3480:	7335705f 	teqvc	r5, #95	; 0x5f
    3484:	745f5f00 	ldrbvc	r5, [pc], #3840	; 348c <__Stack_Size+0x308c>
    3488:	646d5f6d 	strbtvs	r5, [sp], #-3949
    348c:	69007961 	stmdbvs	r0, {r0, r5, r6, r8, fp, ip, sp, lr}
    3490:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    3494:	61645f65 	cmnvs	r4, r5, ror #30
    3498:	2e006174 	mcrcs	1, 0, r6, cr0, cr4, {3}
    349c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    34a0:	2f2e2e2f 	svccs	0x002e2e2f
    34a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    34a8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    34ac:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    34b0:	2f302e33 	svccs	0x00302e33
    34b4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    34b8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    34bc:	2f636269 	svccs	0x00636269
    34c0:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    34c4:	6d692f74 	stclvs	15, cr2, [r9, #-464]!
    34c8:	65727570 	ldrbvs	r7, [r2, #-1392]!
    34cc:	6300632e 	movwvs	r6, #814	; 0x32e
    34d0:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    34d4:	6d72616e 	ldfvse	f6, [r2, #-440]!
    34d8:	75625c73 	strbvc	r5, [r2, #-3187]!
    34dc:	5c646c69 	stclpl	12, cr6, [r4], #-420
    34e0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    34e4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    34e8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    34ec:	61652d6d 	cmnvs	r5, sp, ror #26
    34f0:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    34f4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    34f8:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    34fc:	725c6362 	subsvc	r6, ip, #-2013265919	; 0x88000001
    3500:	746e6565 	strbtvc	r6, [lr], #-1381
    3504:	665f5f00 	ldrbvs	r5, [pc], -r0, lsl #30
    3508:	5f696e69 	svcpl	0x00696e69
    350c:	61727261 	cmnvs	r2, r1, ror #4
    3510:	74735f79 	ldrbtvc	r5, [r3], #-3961
    3514:	00747261 	rsbseq	r7, r4, r1, ror #4
    3518:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    351c:	5f00745f 	svcpl	0x0000745f
    3520:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    3524:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    3528:	5f796172 	svcpl	0x00796172
    352c:	00646e65 	rsbeq	r6, r4, r5, ror #28
    3530:	72705f5f 	rsbsvc	r5, r0, #380	; 0x17c
    3534:	696e6965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, sp, lr}^
    3538:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    353c:	5f796172 	svcpl	0x00796172
    3540:	00646e65 	rsbeq	r6, r4, r5, ror #28
    3544:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3548:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    354c:	2f2e2e2f 	svccs	0x002e2e2f
    3550:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    3554:	342d6363 	strtcc	r6, [sp], #-867
    3558:	302e332e 	eorcc	r3, lr, lr, lsr #6
    355c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    3560:	2f62696c 	svccs	0x0062696c
    3564:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3568:	73696d2f 	cmnvc	r9, #3008	; 0xbc0
    356c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    3570:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3574:	695f5f00 	ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^
    3578:	5f74696e 	svcpl	0x0074696e
    357c:	61727261 	cmnvs	r2, r1, ror #4
    3580:	6e655f79 	mcrvs	15, 3, r5, cr5, cr9, {3}
    3584:	5f5f0064 	svcpl	0x005f0064
    3588:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    358c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    3590:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    3594:	00796172 	rsbseq	r6, r9, r2, ror r1
    3598:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    359c:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    35a0:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    35a4:	646c6975 	strbtvs	r6, [ip], #-2421
    35a8:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    35ac:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    35b0:	615c646c 	cmpvs	ip, ip, ror #8
    35b4:	652d6d72 	strvs	r6, [sp, #-3442]!
    35b8:	5c696261 	sfmpl	f6, 2, [r9], #-388
    35bc:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    35c0:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    35c4:	5c636269 	sfmpl	f6, 2, [r3], #-420
    35c8:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    35cc:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    35d0:	5f636269 	svcpl	0x00636269
    35d4:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    35d8:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    35dc:	5f007961 	svcpl	0x00007961
    35e0:	6572705f 	ldrbvs	r7, [r2, #-95]!
    35e4:	74696e69 	strbtvc	r6, [r9], #-3689
    35e8:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    35ec:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    35f0:	74726174 	ldrbtvc	r6, [r2], #-372
    35f4:	695f5f00 	ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^
    35f8:	5f74696e 	svcpl	0x0074696e
    35fc:	61727261 	cmnvs	r2, r1, ror #4
    3600:	74735f79 	ldrbtvc	r5, [r3], #-3961
    3604:	00747261 	rsbseq	r7, r4, r1, ror #4
    3608:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
    360c:	5f64656e 	svcpl	0x0064656e
    3610:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    3614:	5c3a6300 	ldcpl	3, cr6, [sl]
    3618:	616e6977 	smcvs	59031
    361c:	5c736d72 	ldclpl	13, cr6, [r3], #-456
    3620:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    3624:	63675c64 	cmnvs	r7, #25600	; 0x6400
    3628:	75622d63 	strbvc	r2, [r2, #-3427]!
    362c:	5c646c69 	stclpl	12, cr6, [r4], #-420
    3630:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!
    3634:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    3638:	77656e5c 	undefined
    363c:	5c62696c 	stclpl	9, cr6, [r2], #-432
    3640:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3644:	7274735c 	rsbsvc	r7, r4, #1879048193	; 0x70000001
    3648:	00676e69 	rsbeq	r6, r7, r9, ror #28
    364c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3650:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3654:	2f2e2e2f 	svccs	0x002e2e2f
    3658:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    365c:	342d6363 	strtcc	r6, [sp], #-867
    3660:	302e332e 	eorcc	r3, lr, lr, lsr #6
    3664:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    3668:	2f62696c 	svccs	0x0062696c
    366c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3670:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
    3674:	2f676e69 	svccs	0x00676e69
    3678:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    367c:	632e7465 	teqvs	lr, #1694498816	; 0x65000000
    3680:	6d656d00 	stclvs	13, cr6, [r5]
    3684:	00746573 	rsbseq	r6, r4, r3, ror r5
    3688:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    368c:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
    3690:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3694:	2f2e2e2f 	svccs	0x002e2e2f
    3698:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    369c:	63672f2e 	cmnvs	r7, #184	; 0xb8
    36a0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    36a4:	2f302e33 	svccs	0x00302e33
    36a8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    36ac:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    36b0:	2f636269 	svccs	0x00636269
    36b4:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    36b8:	5f2f6269 	svcpl	0x002f6269
    36bc:	6574615f 	ldrbvs	r6, [r4, #-351]!
    36c0:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    36c4:	79740063 	ldmdbvc	r4!, {r0, r1, r5, r6}^
    36c8:	5f006570 	svcpl	0x00006570
    36cc:	6765725f 	undefined
    36d0:	65747369 	ldrbvs	r7, [r4, #-873]!
    36d4:	78655f72 	stmdavc	r5!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    36d8:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    36dc:	5f00636f 	svcpl	0x0000636f
    36e0:	6c61635f 	stclvs	3, cr6, [r1], #-380
    36e4:	78655f6c 	stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    36e8:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    36ec:	0073636f 	rsbseq	r6, r3, pc, ror #6
    36f0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36f4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    36f8:	2f2e2e2f 	svccs	0x002e2e2f
    36fc:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    3700:	342d6363 	strtcc	r6, [sp], #-867
    3704:	302e332e 	eorcc	r3, lr, lr, lsr #6
    3708:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    370c:	2f62696c 	svccs	0x0062696c
    3710:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    3714:	6474732f 	ldrbtvs	r7, [r4], #-815
    3718:	2f62696c 	svccs	0x0062696c
    371c:	61635f5f 	cmnvs	r3, pc, asr pc
    3720:	615f6c6c 	cmpvs	pc, ip, ror #24
    3724:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    3728:	00632e74 	rsbeq	r2, r3, r4, ror lr
    372c:	7473616c 	ldrbtvc	r6, [r3], #-364
    3730:	65720070 	ldrbvs	r0, [r2, #-112]!
    3734:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    3738:	Address 0x00003738 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000034 	andeq	r0, r0, r4, lsr r0
       4:	00000036 	andeq	r0, r0, r6, lsr r0
       8:	365d0001 	ldrbcc	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	3c0c7d00 	stccc	13, cr7, [ip], {0}
      18:	dc000000 	stcle	0, cr0, [r0], {0}
      1c:	02000000 	andeq	r0, r0, #0	; 0x0
      20:	00107d00 	andseq	r7, r0, r0, lsl #26
      24:	00000000 	andeq	r0, r0, r0
      28:	dc000000 	stcle	0, cr0, [r0], {0}
      2c:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
      30:	01000000 	tsteq	r0, r0
      34:	00de5d00 	sbcseq	r5, lr, r0, lsl #26
      38:	00e00000 	rsceq	r0, r0, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	00e0147d 	rsceq	r1, r0, sp, ror r4
      44:	01d40000 	bicseq	r0, r4, r0
      48:	00020000 	andeq	r0, r2, r0
      4c:	0000187d 	andeq	r1, r0, sp, ror r8
      50:	00000000 	andeq	r0, r0, r0
      54:	01600000 	cmneq	r0, r0
      58:	01620000 	cmneq	r2, r0
      5c:	00010000 	andeq	r0, r1, r0
      60:	00016255 	andeq	r6, r1, r5, asr r2
      64:	00016c00 	andeq	r6, r1, r0, lsl #24
      68:	53000100 	movwpl	r0, #256	; 0x100
      6c:	0000017c 	andeq	r0, r0, ip, ror r1
      70:	00000184 	andeq	r0, r0, r4, lsl #3
      74:	84550001 	ldrbhi	r0, [r5], #-1
      78:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
      7c:	01000001 	tsteq	r0, r1
      80:	00005300 	andeq	r5, r0, r0, lsl #6
      84:	00000000 	andeq	r0, r0, r0
      88:	01040000 	tsteq	r4, r0
      8c:	01060000 	.word	0x01060000
      90:	00010000 	.word	0x00010000
      94:	0001065d 	.word	0x0001065d
      98:	00010800 	.word	0x00010800
      9c:	7d000200 	.word	0x7d000200
      a0:	00010804 	.word	0x00010804
      a4:	00011000 	.word	0x00011000
      a8:	7d000200 	.word	0x7d000200
      ac:	00000008 	.word	0x00000008
      b0:	00000000 	.word	0x00000000
      b4:	00011000 	.word	0x00011000
      b8:	00011200 	.word	0x00011200
      bc:	5d000100 	.word	0x5d000100
      c0:	00000112 	.word	0x00000112
      c4:	00000114 	.word	0x00000114
      c8:	047d0002 	.word	0x047d0002
      cc:	00000114 	.word	0x00000114
      d0:	0000011c 	.word	0x0000011c
      d4:	087d0002 	.word	0x087d0002
	...
      e0:	0000011c 	.word	0x0000011c
      e4:	0000011e 	.word	0x0000011e
      e8:	1e5d0001 	.word	0x1e5d0001
      ec:	20000001 	.word	0x20000001
      f0:	02000001 	.word	0x02000001
      f4:	20047d00 	.word	0x20047d00
      f8:	28000001 	.word	0x28000001
      fc:	02000001 	.word	0x02000001
     100:	00087d00 	.word	0x00087d00
     104:	00000000 	.word	0x00000000
     108:	28000000 	.word	0x28000000
     10c:	2a000001 	.word	0x2a000001
     110:	01000001 	.word	0x01000001
     114:	012a5d00 	.word	0x012a5d00
     118:	012c0000 	.word	0x012c0000
     11c:	00020000 	.word	0x00020000
     120:	012c047d 	.word	0x012c047d
     124:	01340000 	.word	0x01340000
     128:	00020000 	.word	0x00020000
     12c:	0000087d 	.word	0x0000087d
     130:	00000000 	.word	0x00000000
     134:	00300000 	.word	0x00300000
     138:	00320000 	.word	0x00320000
     13c:	00010000 	.word	0x00010000
     140:	0000325d 	.word	0x0000325d
     144:	00003600 	.word	0x00003600
     148:	7d000200 	.word	0x7d000200
     14c:	00003604 	.word	0x00003604
     150:	00004400 	.word	0x00004400
     154:	7d000200 	.word	0x7d000200
     158:	00000008 	.word	0x00000008
     15c:	00000000 	.word	0x00000000
     160:	00004400 	.word	0x00004400
     164:	00004600 	.word	0x00004600
     168:	5d000100 	.word	0x5d000100
     16c:	00000046 	.word	0x00000046
     170:	00000048 	.word	0x00000048
     174:	147d0002 	.word	0x147d0002
     178:	00000048 	.word	0x00000048
     17c:	00000138 	.word	0x00000138
     180:	207d0002 	.word	0x207d0002
	...
     18c:	00000138 	.word	0x00000138
     190:	0000013a 	.word	0x0000013a
     194:	3a5d0001 	.word	0x3a5d0001
     198:	40000001 	.word	0x40000001
     19c:	02000001 	.word	0x02000001
     1a0:	40107d00 	.word	0x40107d00
     1a4:	8a000001 	.word	0x8a000001
     1a8:	02000001 	.word	0x02000001
     1ac:	00187d00 	.word	0x00187d00
     1b0:	00000000 	.word	0x00000000
     1b4:	8c000000 	.word	0x8c000000
     1b8:	8e000001 	.word	0x8e000001
     1bc:	01000001 	.word	0x01000001
     1c0:	018e5d00 	.word	0x018e5d00
     1c4:	01900000 	.word	0x01900000
     1c8:	00020000 	.word	0x00020000
     1cc:	0190047d 	.word	0x0190047d
     1d0:	02100000 	.word	0x02100000
     1d4:	00020000 	.word	0x00020000
     1d8:	0000087d 	.word	0x0000087d
	...
     1e4:	00020000 	.word	0x00020000
     1e8:	00010000 	.word	0x00010000
     1ec:	0000025d 	.word	0x0000025d
     1f0:	00003800 	.word	0x00003800
     1f4:	7d000200 	.word	0x7d000200
     1f8:	00000008 	.word	0x00000008
     1fc:	00000000 	.word	0x00000000
     200:	00003800 	.word	0x00003800
     204:	00003a00 	.word	0x00003a00
     208:	5d000100 	.word	0x5d000100
     20c:	0000003a 	.word	0x0000003a
     210:	00000064 	.word	0x00000064
     214:	087d0002 	.word	0x087d0002
	...
     220:	00000038 	.word	0x00000038
     224:	0000003e 	.word	0x0000003e
     228:	3e500001 	.word	0x3e500001
     22c:	64000000 	.word	0x64000000
     230:	01000000 	.word	0x01000000
     234:	00005400 	.word	0x00005400
     238:	00000000 	.word	0x00000000
     23c:	00640000 	.word	0x00640000
     240:	00660000 	.word	0x00660000
     244:	00010000 	.word	0x00010000
     248:	0000665d 	.word	0x0000665d
     24c:	00007000 	.word	0x00007000
     250:	7d000200 	.word	0x7d000200
     254:	00007004 	.word	0x00007004
     258:	00007a00 	.word	0x00007a00
     25c:	7d000200 	.word	0x7d000200
     260:	00000008 	.word	0x00000008
     264:	00000000 	.word	0x00000000
     268:	00006400 	.word	0x00006400
     26c:	00006e00 	.word	0x00006e00
     270:	50000100 	.word	0x50000100
	...
     27c:	0000007c 	.word	0x0000007c
     280:	0000007e 	.word	0x0000007e
     284:	7e5d0001 	.word	0x7e5d0001
     288:	82000000 	.word	0x82000000
     28c:	02000000 	.word	0x02000000
     290:	82047d00 	.word	0x82047d00
     294:	9c000000 	.word	0x9c000000
     298:	02000000 	.word	0x02000000
     29c:	00087d00 	.word	0x00087d00
     2a0:	00000000 	.word	0x00000000
     2a4:	7c000000 	.word	0x7c000000
     2a8:	80000000 	.word	0x80000000
     2ac:	01000000 	.word	0x01000000
     2b0:	00805000 	.word	0x00805000
     2b4:	00880000 	.word	0x00880000
     2b8:	00010000 	.word	0x00010000
     2bc:	00000051 	.word	0x00000051
     2c0:	00000000 	.word	0x00000000
     2c4:	00009c00 	.word	0x00009c00
     2c8:	00009e00 	.word	0x00009e00
     2cc:	5d000100 	.word	0x5d000100
     2d0:	0000009e 	.word	0x0000009e
     2d4:	000000b0 	.word	0x000000b0
     2d8:	087d0002 	.word	0x087d0002
	...
     2e4:	0000009c 	.word	0x0000009c
     2e8:	000000a2 	.word	0x000000a2
     2ec:	a2500001 	.word	0xa2500001
     2f0:	b0000000 	.word	0xb0000000
     2f4:	01000000 	.word	0x01000000
     2f8:	00005400 	.word	0x00005400
     2fc:	00000000 	.word	0x00000000
     300:	00b00000 	.word	0x00b00000
     304:	00b20000 	.word	0x00b20000
     308:	00010000 	.word	0x00010000
     30c:	0000b25d 	.word	0x0000b25d
     310:	0000b600 	.word	0x0000b600
     314:	7d000200 	.word	0x7d000200
     318:	0000b614 	.word	0x0000b614
     31c:	0000f400 	.word	0x0000f400
     320:	7d000200 	.word	0x7d000200
     324:	00000020 	.word	0x00000020
     328:	00000000 	.word	0x00000000
     32c:	0000b000 	.word	0x0000b000
     330:	0000c600 	.word	0x0000c600
     334:	50000100 	.word	0x50000100
     338:	000000c6 	.word	0x000000c6
     33c:	000000c8 	.word	0x000000c8
     340:	c8550001 	.word	0xc8550001
     344:	cc000000 	.word	0xcc000000
     348:	01000000 	.word	0x01000000
     34c:	00dc5000 	.word	0x00dc5000
     350:	00f40000 	.word	0x00f40000
     354:	00010000 	.word	0x00010000
     358:	00000055 	.word	0x00000055
     35c:	00000000 	.word	0x00000000
     360:	0000b000 	.word	0x0000b000
     364:	0000c600 	.word	0x0000c600
     368:	51000100 	.word	0x51000100
     36c:	000000c6 	.word	0x000000c6
     370:	000000f4 	.word	0x000000f4
     374:	00570001 	.word	0x00570001
     378:	00000000 	.word	0x00000000
     37c:	f4000000 	.word	0xf4000000
     380:	f6000000 	.word	0xf6000000
     384:	01000000 	.word	0x01000000
     388:	00f65d00 	.word	0x00f65d00
     38c:	010c0000 	.word	0x010c0000
     390:	00020000 	.word	0x00020000
     394:	0000107d 	.word	0x0000107d
     398:	00000000 	.word	0x00000000
     39c:	00f40000 	.word	0x00f40000
     3a0:	00fe0000 	.word	0x00fe0000
     3a4:	00010000 	.word	0x00010000
     3a8:	0000fe50 	.word	0x0000fe50
     3ac:	00010c00 	.word	0x00010c00
     3b0:	56000100 	.word	0x56000100
	...
     3bc:	000000f4 	.word	0x000000f4
     3c0:	000000fe 	.word	0x000000fe
     3c4:	fe510001 	.word	0xfe510001
     3c8:	0c000000 	.word	0x0c000000
     3cc:	01000001 	.word	0x01000001
     3d0:	00005500 	.word	0x00005500
     3d4:	00000000 	.word	0x00000000
     3d8:	010c0000 	.word	0x010c0000
     3dc:	010e0000 	.word	0x010e0000
     3e0:	00010000 	.word	0x00010000
     3e4:	00010e5d 	.word	0x00010e5d
     3e8:	00011200 	.word	0x00011200
     3ec:	7d000200 	.word	0x7d000200
     3f0:	0001120c 	.word	0x0001120c
     3f4:	00012600 	.word	0x00012600
     3f8:	7d000200 	.word	0x7d000200
     3fc:	00000010 	.word	0x00000010
     400:	00000000 	.word	0x00000000
     404:	00010c00 	.word	0x00010c00
     408:	00011600 	.word	0x00011600
     40c:	50000100 	.word	0x50000100
     410:	00000116 	.word	0x00000116
     414:	00000126 	.word	0x00000126
     418:	00550001 	.word	0x00550001
     41c:	00000000 	.word	0x00000000
     420:	28000000 	.word	0x28000000
     424:	2a000001 	.word	0x2a000001
     428:	01000001 	.word	0x01000001
     42c:	012a5d00 	.word	0x012a5d00
     430:	012c0000 	.word	0x012c0000
     434:	00020000 	.word	0x00020000
     438:	012c107d 	.word	0x012c107d
     43c:	01b40000 	.word	0x01b40000
     440:	00020000 	.word	0x00020000
     444:	0000207d 	.word	0x0000207d
     448:	00000000 	.word	0x00000000
     44c:	01280000 	.word	0x01280000
     450:	01300000 	.word	0x01300000
     454:	00010000 	.word	0x00010000
     458:	00013050 	.word	0x00013050
     45c:	0001b400 	.word	0x0001b400
     460:	55000100 	.word	0x55000100
	...
     46c:	00000128 	.word	0x00000128
     470:	00000136 	.word	0x00000136
     474:	36510001 	.word	0x36510001
     478:	b4000001 	.word	0xb4000001
     47c:	01000001 	.word	0x01000001
     480:	00005400 	.word	0x00005400
	...
     48c:	00020000 	.word	0x00020000
     490:	00010000 	.word	0x00010000
     494:	0000025d 	.word	0x0000025d
     498:	00000400 	.word	0x00000400
     49c:	7d000200 	.word	0x7d000200
     4a0:	0000040c 	.word	0x0000040c
     4a4:	00006000 	.word	0x00006000
     4a8:	7d000200 	.word	0x7d000200
     4ac:	00000020 	.word	0x00000020
	...
     4b8:	00000800 	.word	0x00000800
     4bc:	50000100 	.word	0x50000100
     4c0:	00000008 	.word	0x00000008
     4c4:	00000010 	.word	0x00000010
     4c8:	00540001 	.word	0x00540001
     4cc:	00000000 	.word	0x00000000
     4d0:	60000000 	.word	0x60000000
     4d4:	62000000 	.word	0x62000000
     4d8:	01000000 	.word	0x01000000
     4dc:	00625d00 	.word	0x00625d00
     4e0:	00640000 	.word	0x00640000
     4e4:	00020000 	.word	0x00020000
     4e8:	0064047d 	.word	0x0064047d
     4ec:	006c0000 	.word	0x006c0000
     4f0:	00020000 	.word	0x00020000
     4f4:	0000087d 	.word	0x0000087d
     4f8:	00000000 	.word	0x00000000
     4fc:	00600000 	.word	0x00600000
     500:	00680000 	.word	0x00680000
     504:	00010000 	.word	0x00010000
     508:	00000050 	.word	0x00000050
     50c:	00000000 	.word	0x00000000
     510:	00006c00 	.word	0x00006c00
     514:	00006e00 	.word	0x00006e00
     518:	5d000100 	.word	0x5d000100
     51c:	0000006e 	.word	0x0000006e
     520:	00000072 	.word	0x00000072
     524:	0c7d0002 	.word	0x0c7d0002
     528:	00000072 	.word	0x00000072
     52c:	000000a4 	.word	0x000000a4
     530:	107d0002 	.word	0x107d0002
	...
     53c:	000000a4 	.word	0x000000a4
     540:	000000a6 	.word	0x000000a6
     544:	a65d0001 	.word	0xa65d0001
     548:	e8000000 	.word	0xe8000000
     54c:	02000000 	.word	0x02000000
     550:	00087d00 	.word	0x00087d00
     554:	00000000 	.word	0x00000000
     558:	a4000000 	.word	0xa4000000
     55c:	ac000000 	.word	0xac000000
     560:	01000000 	.word	0x01000000
     564:	00ac5000 	.word	0x00ac5000
     568:	00e80000 	.word	0x00e80000
     56c:	00010000 	.word	0x00010000
     570:	00000054 	.word	0x00000054
     574:	00000000 	.word	0x00000000
     578:	0000e800 	.word	0x0000e800
     57c:	0000ee00 	.word	0x0000ee00
     580:	5d000100 	.word	0x5d000100
     584:	000000ee 	.word	0x000000ee
     588:	0000010a 	.word	0x0000010a
     58c:	0c7d0002 	.word	0x0c7d0002
     590:	0000010a 	.word	0x0000010a
     594:	00000160 	.word	0x00000160
     598:	107d0002 	.word	0x107d0002
	...
     5a4:	000000e8 	.word	0x000000e8
     5a8:	00000114 	.word	0x00000114
     5ac:	00500001 	.word	0x00500001
     5b0:	00000000 	.word	0x00000000
     5b4:	e8000000 	.word	0xe8000000
     5b8:	12000000 	.word	0x12000000
     5bc:	01000001 	.word	0x01000001
     5c0:	00005100 	.word	0x00005100
     5c4:	00000000 	.word	0x00000000
     5c8:	01120000 	.word	0x01120000
     5cc:	014a0000 	.word	0x014a0000
     5d0:	00010000 	.word	0x00010000
     5d4:	00000051 	.word	0x00000051
     5d8:	00000000 	.word	0x00000000
     5dc:	00011400 	.word	0x00011400
     5e0:	00014400 	.word	0x00014400
     5e4:	50000100 	.word	0x50000100
	...
     5f0:	00000160 	.word	0x00000160
     5f4:	00000162 	.word	0x00000162
     5f8:	625d0001 	.word	0x625d0001
     5fc:	8a000001 	.word	0x8a000001
     600:	02000001 	.word	0x02000001
     604:	8a0c7d00 	.word	0x8a0c7d00
     608:	ec000001 	.word	0xec000001
     60c:	02000001 	.word	0x02000001
     610:	00107d00 	.word	0x00107d00
     614:	00000000 	.word	0x00000000
     618:	60000000 	.word	0x60000000
     61c:	9c000001 	.word	0x9c000001
     620:	01000001 	.word	0x01000001
     624:	01aa5000 	.word	0x01aa5000
     628:	01ae0000 	.word	0x01ae0000
     62c:	00010000 	.word	0x00010000
     630:	00000050 	.word	0x00000050
     634:	00000000 	.word	0x00000000
     638:	00016000 	.word	0x00016000
     63c:	00019800 	.word	0x00019800
     640:	51000100 	.word	0x51000100
	...
     64c:	00000160 	.word	0x00000160
     650:	00000180 	.word	0x00000180
     654:	00520001 	.word	0x00520001
     658:	00000000 	.word	0x00000000
     65c:	9a000000 	.word	0x9a000000
     660:	ba000001 	.word	0xba000001
     664:	01000001 	.word	0x01000001
     668:	01d05200 	.word	0x01d05200
     66c:	01d80000 	.word	0x01d80000
     670:	00010000 	.word	0x00010000
     674:	0001da53 	.word	0x0001da53
     678:	0001ec00 	.word	0x0001ec00
     67c:	53000100 	.word	0x53000100
	...
     688:	00000198 	.word	0x00000198
     68c:	000001ca 	.word	0x000001ca
     690:	00510001 	.word	0x00510001
     694:	00000000 	.word	0x00000000
     698:	0000      	.short	0x0000
     69a:	00          	.byte	0x00
     69b:	04          	.byte	0x04
     69c:	06000000 	.word	0x06000000
     6a0:	01000000 	.word	0x01000000
     6a4:	00065d00 	.word	0x00065d00
     6a8:	00340000 	.word	0x00340000
     6ac:	00020000 	.word	0x00020000
     6b0:	0000087d 	.word	0x0000087d
     6b4:	00000000 	.word	0x00000000
     6b8:	00040000 	.word	0x00040000
     6bc:	001a0000 	.word	0x001a0000
     6c0:	00010000 	.word	0x00010000
     6c4:	00000050 	.word	0x00000050
     6c8:	00000000 	.word	0x00000000
     6cc:	00003400 	.word	0x00003400
     6d0:	00003600 	.word	0x00003600
     6d4:	5d000100 	.word	0x5d000100
     6d8:	00000036 	.word	0x00000036
     6dc:	00000054 	.word	0x00000054
     6e0:	0c7d0002 	.word	0x0c7d0002
     6e4:	00000054 	.word	0x00000054
     6e8:	0000006c 	.word	0x0000006c
     6ec:	107d0002 	.word	0x107d0002
	...
     6f8:	00000034 	.word	0x00000034
     6fc:	00000042 	.word	0x00000042
     700:	42500001 	.word	0x42500001
     704:	6c000000 	.word	0x6c000000
     708:	01000000 	.word	0x01000000
     70c:	00005500 	.word	0x00005500
     710:	00000000 	.word	0x00000000
     714:	006c0000 	.word	0x006c0000
     718:	006e0000 	.word	0x006e0000
     71c:	00010000 	.word	0x00010000
     720:	00006e5d 	.word	0x00006e5d
     724:	0000a000 	.word	0x0000a000
     728:	7d000200 	.word	0x7d000200
     72c:	00000008 	.word	0x00000008
     730:	00000000 	.word	0x00000000
     734:	00006c00 	.word	0x00006c00
     738:	00007a00 	.word	0x00007a00
     73c:	50000100 	.word	0x50000100
     740:	0000007a 	.word	0x0000007a
     744:	00000084 	.word	0x00000084
     748:	84540001 	.word	0x84540001
     74c:	8e000000 	.word	0x8e000000
     750:	01000000 	.word	0x01000000
     754:	00005200 	.word	0x00005200
     758:	00000000 	.word	0x00000000
     75c:	00a00000 	.word	0x00a00000
     760:	00a20000 	.word	0x00a20000
     764:	00010000 	.word	0x00010000
     768:	0000a25d 	.word	0x0000a25d
     76c:	0000d000 	.word	0x0000d000
     770:	7d000200 	.word	0x7d000200
     774:	00000008 	.word	0x00000008
     778:	00000000 	.word	0x00000000
     77c:	0000a000 	.word	0x0000a000
     780:	0000ae00 	.word	0x0000ae00
     784:	50000100 	.word	0x50000100
     788:	000000ae 	.word	0x000000ae
     78c:	000000d0 	.word	0x000000d0
     790:	00540001 	.word	0x00540001
     794:	00000000 	.word	0x00000000
     798:	b6000000 	.word	0xb6000000
     79c:	c0000000 	.word	0xc0000000
     7a0:	01000000 	.word	0x01000000
     7a4:	00005200 	.word	0x00005200
     7a8:	00000000 	.word	0x00000000
     7ac:	00d00000 	.word	0x00d00000
     7b0:	00d20000 	.word	0x00d20000
     7b4:	00010000 	.word	0x00010000
     7b8:	0000d25d 	.word	0x0000d25d
     7bc:	0000da00 	.word	0x0000da00
     7c0:	7d000200 	.word	0x7d000200
     7c4:	0000da04 	.word	0x0000da04
     7c8:	0000ec00 	.word	0x0000ec00
     7cc:	7d000200 	.word	0x7d000200
     7d0:	00000008 	.word	0x00000008
     7d4:	00000000 	.word	0x00000000
     7d8:	0000d000 	.word	0x0000d000
     7dc:	0000e200 	.word	0x0000e200
     7e0:	50000100 	.word	0x50000100
	...
     7f0:	00000002 	.word	0x00000002
     7f4:	025d0001 	.word	0x025d0001
     7f8:	04000000 	.word	0x04000000
     7fc:	02000000 	.word	0x02000000
     800:	04087d00 	.word	0x04087d00
     804:	80000000 	.word	0x80000000
     808:	02000000 	.word	0x02000000
     80c:	00207d00 	.word	0x00207d00
     810:	00000000 	.word	0x00000000
     814:	80000000 	.word	0x80000000
     818:	82000000 	.word	0x82000000
     81c:	01000000 	.word	0x01000000
     820:	00825d00 	.word	0x00825d00
     824:	02c80000 	.word	0x02c80000
     828:	00020000 	.word	0x00020000
     82c:	0000087d 	.word	0x0000087d
     830:	00000000 	.word	0x00000000
     834:	00800000 	.word	0x00800000
     838:	009c0000 	.word	0x009c0000
     83c:	00010000 	.word	0x00010000
     840:	0000f650 	.word	0x0000f650
     844:	0000f800 	.word	0x0000f800
     848:	50000100 	.word	0x50000100
     84c:	00000150 	.word	0x00000150
     850:	00000152 	.word	0x00000152
     854:	a6500001 	.word	0xa6500001
     858:	a8000001 	.word	0xa8000001
     85c:	01000001 	.word	0x01000001
     860:	02045000 	.word	0x02045000
     864:	02060000 	.word	0x02060000
     868:	00010000 	.word	0x00010000
     86c:	00026250 	.word	0x00026250
     870:	00026400 	.word	0x00026400
     874:	50000100 	.word	0x50000100
     878:	000002ae 	.word	0x000002ae
     87c:	000002b0 	.word	0x000002b0
     880:	00500001 	.word	0x00500001
     884:	00000000 	.word	0x00000000
     888:	98000000 	.word	0x98000000
     88c:	9a000000 	.word	0x9a000000
     890:	01000000 	.word	0x01000000
     894:	00ea5400 	.word	0x00ea5400
     898:	00f60000 	.word	0x00f60000
     89c:	00010000 	.word	0x00010000
     8a0:	00014054 	.word	0x00014054
     8a4:	00015000 	.word	0x00015000
     8a8:	54000100 	.word	0x54000100
     8ac:	0000019a 	.word	0x0000019a
     8b0:	000001a6 	.word	0x000001a6
     8b4:	f6540001 	.word	0xf6540001
     8b8:	04000001 	.word	0x04000001
     8bc:	01000002 	.word	0x01000002
     8c0:	02545400 	.word	0x02545400
     8c4:	02620000 	.word	0x02620000
     8c8:	00010000 	.word	0x00010000
     8cc:	0002ae54 	.word	0x0002ae54
     8d0:	0002c800 	.word	0x0002c800
     8d4:	54000100 	.word	0x54000100
	...
     8e0:	00000002 	.word	0x00000002
     8e4:	00000008 	.word	0x00000008
     8e8:	14530001 	.word	0x14530001
     8ec:	18000000 	.word	0x18000000
     8f0:	01000000 	.word	0x01000000
     8f4:	001e5300 	.word	0x001e5300
     8f8:	002e0000 	.word	0x002e0000
     8fc:	00010000 	.word	0x00010000
     900:	00002e5c 	.word	0x00002e5c
     904:	00004800 	.word	0x00004800
     908:	52000100 	.word	0x52000100
	...
     914:	00000084 	.word	0x00000084
     918:	00000086 	.word	0x00000086
     91c:	00510001 	.word	0x00510001
     920:	00000000 	.word	0x00000000
     924:	a8000000 	.word	0xa8000000
     928:	aa000000 	.word	0xaa000000
     92c:	01000000 	.word	0x01000000
     930:	00005000 	.word	0x00005000
     934:	00000000 	.word	0x00000000
     938:	00c00000 	.word	0x00c00000
     93c:	00c20000 	.word	0x00c20000
     940:	00010000 	.word	0x00010000
     944:	00000050 	.word	0x00000050
     948:	00000000 	.word	0x00000000
     94c:	0000e000 	.word	0x0000e000
     950:	0000e200 	.word	0x0000e200
     954:	50000100 	.word	0x50000100
	...
     960:	000000ec 	.word	0x000000ec
     964:	000000f0 	.word	0x000000f0
     968:	00510001 	.word	0x00510001
     96c:	00000000 	.word	0x00000000
     970:	10000000 	.word	0x10000000
     974:	14000001 	.word	0x14000001
     978:	01000001 	.word	0x01000001
     97c:	01145d00 	.word	0x01145d00
     980:	01a60000 	.word	0x01a60000
     984:	00020000 	.word	0x00020000
     988:	00000c7d 	.word	0x00000c7d
     98c:	00000000 	.word	0x00000000
     990:	01100000 	.word	0x01100000
     994:	012e0000 	.word	0x012e0000
     998:	00010000 	.word	0x00010000
     99c:	00012e51 	.word	0x00012e51
     9a0:	00013800 	.word	0x00013800
     9a4:	54000100 	.word	0x54000100
     9a8:	00000138 	.word	0x00000138
     9ac:	00000144 	.word	0x00000144
     9b0:	44510001 	.word	0x44510001
     9b4:	a6000001 	.word	0xa6000001
     9b8:	01000001 	.word	0x01000001
     9bc:	00005400 	.word	0x00005400
     9c0:	00000000 	.word	0x00000000
     9c4:	01100000 	.word	0x01100000
     9c8:	011e0000 	.word	0x011e0000
     9cc:	00010000 	.word	0x00010000
     9d0:	00011e52 	.word	0x00011e52
     9d4:	0001a600 	.word	0x0001a600
     9d8:	5c000100 	.word	0x5c000100
	...
     9e4:	00000110 	.word	0x00000110
     9e8:	00000120 	.word	0x00000120
     9ec:	20530001 	.word	0x20530001
     9f0:	a6000001 	.word	0xa6000001
     9f4:	01000001 	.word	0x01000001
     9f8:	00005500 	.word	0x00005500
     9fc:	00000000 	.word	0x00000000
     a00:	012e0000 	.word	0x012e0000
     a04:	01380000 	.word	0x01380000
     a08:	00010000 	.word	0x00010000
     a0c:	00014451 	.word	0x00014451
     a10:	0001a600 	.word	0x0001a600
     a14:	51000100 	.word	0x51000100
	...
     a20:	000001bc 	.word	0x000001bc
     a24:	000001be 	.word	0x000001be
     a28:	00500001 	.word	0x00500001
     a2c:	00000000 	.word	0x00000000
     a30:	f8000000 	.word	0xf8000000
     a34:	00000001 	.word	0x00000001
     a38:	01000002 	.word	0x01000002
     a3c:	00005100 	.word	0x00005100
     a40:	00000000 	.word	0x00000000
     a44:	01fa0000 	.word	0x01fa0000
     a48:	02000000 	.word	0x02000000
     a4c:	00010000 	.word	0x00010000
     a50:	00020053 	.word	0x00020053
     a54:	00020400 	.word	0x00020400
     a58:	51000100 	.word	0x51000100
	...
     a64:	0000022c 	.word	0x0000022c
     a68:	0000022e 	.word	0x0000022e
     a6c:	00500001 	.word	0x00500001
     a70:	00000000 	.word	0x00000000
     a74:	38000000 	.word	0x38000000
     a78:	3c000002 	.word	0x3c000002
     a7c:	01000002 	.word	0x01000002
     a80:	023c5d00 	.word	0x023c5d00
     a84:	029a0000 	.word	0x029a0000
     a88:	00020000 	.word	0x00020000
     a8c:	00000c7d 	.word	0x00000c7d
     a90:	00000000 	.word	0x00000000
     a94:	02380000 	.word	0x02380000
     a98:	02560000 	.word	0x02560000
     a9c:	00010000 	.word	0x00010000
     aa0:	00025651 	.word	0x00025651
     aa4:	00026000 	.word	0x00026000
     aa8:	5c000100 	.word	0x5c000100
     aac:	00000260 	.word	0x00000260
     ab0:	0000026c 	.word	0x0000026c
     ab4:	6c510001 	.word	0x6c510001
     ab8:	9a000002 	.word	0x9a000002
     abc:	01000002 	.word	0x01000002
     ac0:	00005c00 	.word	0x00005c00
     ac4:	00000000 	.word	0x00000000
     ac8:	02380000 	.word	0x02380000
     acc:	02460000 	.word	0x02460000
     ad0:	00010000 	.word	0x00010000
     ad4:	00024652 	.word	0x00024652
     ad8:	00029a00 	.word	0x00029a00
     adc:	55000100 	.word	0x55000100
	...
     ae8:	00000238 	.word	0x00000238
     aec:	00000248 	.word	0x00000248
     af0:	48530001 	.word	0x48530001
     af4:	9a000002 	.word	0x9a000002
     af8:	01000002 	.word	0x01000002
     afc:	00005400 	.word	0x00005400
     b00:	00000000 	.word	0x00000000
     b04:	02560000 	.word	0x02560000
     b08:	02600000 	.word	0x02600000
     b0c:	00010000 	.word	0x00010000
     b10:	00026c51 	.word	0x00026c51
     b14:	00027600 	.word	0x00027600
     b18:	51000100 	.word	0x51000100
     b1c:	00000276 	.word	0x00000276
     b20:	0000029a 	.word	0x0000029a
     b24:	00530001 	.word	0x00530001
     b28:	00000000 	.word	0x00000000
     b2c:	9c000000 	.word	0x9c000000
     b30:	a0000002 	.word	0xa0000002
     b34:	01000002 	.word	0x01000002
     b38:	00005100 	.word	0x00005100
     b3c:	00000000 	.word	0x00000000
     b40:	02ac0000 	.word	0x02ac0000
     b44:	02ae0000 	.word	0x02ae0000
     b48:	00010000 	.word	0x00010000
     b4c:	0002ae5d 	.word	0x0002ae5d
     b50:	0002b400 	.word	0x0002b400
     b54:	7d000200 	.word	0x7d000200
     b58:	00000008 	.word	0x00000008
     b5c:	00000000 	.word	0x00000000
     b60:	0002ac00 	.word	0x0002ac00
     b64:	0002b000 	.word	0x0002b000
     b68:	50000100 	.word	0x50000100
	...
     b74:	000002b4 	.word	0x000002b4
     b78:	000002b6 	.word	0x000002b6
     b7c:	b65d0001 	.word	0xb65d0001
     b80:	c2000002 	.word	0xc2000002
     b84:	02000002 	.word	0x02000002
     b88:	00087d00 	.word	0x00087d00
     b8c:	00000000 	.word	0x00000000
     b90:	b4000000 	.word	0xb4000000
     b94:	b8000002 	.word	0xb8000002
     b98:	01000002 	.word	0x01000002
     b9c:	00005000 	.word	0x00005000
     ba0:	00000000 	.word	0x00000000
     ba4:	02c40000 	.word	0x02c40000
     ba8:	02d00000 	.word	0x02d00000
     bac:	00010000 	.word	0x00010000
     bb0:	00000051 	.word	0x00000051
     bb4:	00000000 	.word	0x00000000
     bb8:	0002c600 	.word	0x0002c600
     bbc:	0002d000 	.word	0x0002d000
     bc0:	53000100 	.word	0x53000100
     bc4:	000002d0 	.word	0x000002d0
     bc8:	000002d4 	.word	0x000002d4
     bcc:	00510001 	.word	0x00510001
     bd0:	00000000 	.word	0x00000000
     bd4:	dc000000 	.word	0xdc000000
     bd8:	e4000002 	.word	0xe4000002
     bdc:	01000002 	.word	0x01000002
     be0:	00005100 	.word	0x00005100
     be4:	00000000 	.word	0x00000000
     be8:	02de0000 	.word	0x02de0000
     bec:	02e40000 	.word	0x02e40000
     bf0:	00010000 	.word	0x00010000
     bf4:	0002e453 	.word	0x0002e453
     bf8:	0002e800 	.word	0x0002e800
     bfc:	51000100 	.word	0x51000100
	...
     c08:	00000304 	.word	0x00000304
     c0c:	0000030e 	.word	0x0000030e
     c10:	00500001 	.word	0x00500001
     c14:	00000000 	.word	0x00000000
     c18:	10000000 	.word	0x10000000
     c1c:	14000003 	.word	0x14000003
     c20:	01000003 	.word	0x01000003
     c24:	00005100 	.word	0x00005100
     c28:	00000000 	.word	0x00000000
     c2c:	03180000 	.word	0x03180000
     c30:	03240000 	.word	0x03240000
     c34:	00010000 	.word	0x00010000
     c38:	00032650 	.word	0x00032650
     c3c:	00033000 	.word	0x00033000
     c40:	50000100 	.word	0x50000100
	...
     c4c:	00000318 	.word	0x00000318
     c50:	00000328 	.word	0x00000328
     c54:	28510001 	.word	0x28510001
     c58:	32000003 	.word	0x32000003
     c5c:	01000003 	.word	0x01000003
     c60:	00005300 	.word	0x00005300
     c64:	00000000 	.word	0x00000000
     c68:	03240000 	.word	0x03240000
     c6c:	03260000 	.word	0x03260000
     c70:	00010000 	.word	0x00010000
     c74:	00033050 	.word	0x00033050
     c78:	00033000 	.word	0x00033000
     c7c:	50000100 	.word	0x50000100
	...
     c88:	00000334 	.word	0x00000334
     c8c:	00000338 	.word	0x00000338
     c90:	00510001 	.word	0x00510001
     c94:	00000000 	.word	0x00000000
     c98:	3c000000 	.word	0x3c000000
     c9c:	3e000003 	.word	0x3e000003
     ca0:	01000003 	.word	0x01000003
     ca4:	033e5d00 	.word	0x033e5d00
     ca8:	03420000 	.word	0x03420000
     cac:	00020000 	.word	0x00020000
     cb0:	0342047d 	.word	0x0342047d
     cb4:	03940000 	.word	0x03940000
     cb8:	00020000 	.word	0x00020000
     cbc:	0000107d 	.word	0x0000107d
     cc0:	00000000 	.word	0x00000000
     cc4:	033c0000 	.word	0x033c0000
     cc8:	03440000 	.word	0x03440000
     ccc:	00010000 	.word	0x00010000
     cd0:	00034650 	.word	0x00034650
     cd4:	00039400 	.word	0x00039400
     cd8:	7d000200 	.word	0x7d000200
     cdc:	00000004 	.word	0x00000004
	...
     ce8:	00000e00 	.word	0x00000e00
     cec:	50000100 	.word	0x50000100
	...
     cf8:	00000018 	.word	0x00000018
     cfc:	00000026 	.word	0x00000026
     d00:	00500001 	.word	0x00500001
     d04:	00000000 	.word	0x00000000
     d08:	30000000 	.word	0x30000000
     d0c:	3e000000 	.word	0x3e000000
     d10:	01000000 	.word	0x01000000
     d14:	00005000 	.word	0x00005000
     d18:	00000000 	.word	0x00000000
     d1c:	00c40000 	.word	0x00c40000
     d20:	00d00000 	.word	0x00d00000
     d24:	00010000 	.word	0x00010000
     d28:	0000d250 	.word	0x0000d250
     d2c:	0000de00 	.word	0x0000de00
     d30:	50000100 	.word	0x50000100
	...
     d3c:	000000d0 	.word	0x000000d0
     d40:	000000d2 	.word	0x000000d2
     d44:	de500001 	.word	0xde500001
     d48:	de000000 	.word	0xde000000
     d4c:	01000000 	.word	0x01000000
     d50:	00005000 	.word	0x00005000
     d54:	00000000 	.word	0x00000000
     d58:	00fc0000 	.word	0x00fc0000
     d5c:	00fe0000 	.word	0x00fe0000
     d60:	00010000 	.word	0x00010000
     d64:	00010850 	.word	0x00010850
     d68:	00010a00 	.word	0x00010a00
     d6c:	50000100 	.word	0x50000100
     d70:	00000116 	.word	0x00000116
     d74:	00000116 	.word	0x00000116
     d78:	00500001 	.word	0x00500001
     d7c:	00000000 	.word	0x00000000
     d80:	1c000000 	.word	0x1c000000
     d84:	1e000001 	.word	0x1e000001
     d88:	01000001 	.word	0x01000001
     d8c:	011e5d00 	.word	0x011e5d00
     d90:	01220000 	.word	0x01220000
     d94:	00020000 	.word	0x00020000
     d98:	0122087d 	.word	0x0122087d
     d9c:	01b00000 	.word	0x01b00000
     da0:	00020000 	.word	0x00020000
     da4:	0000107d 	.word	0x0000107d
     da8:	00000000 	.word	0x00000000
     dac:	011c0000 	.word	0x011c0000
     db0:	012c0000 	.word	0x012c0000
     db4:	00010000 	.word	0x00010000
     db8:	00012c50 	.word	0x00012c50
     dbc:	0001b000 	.word	0x0001b000
     dc0:	51000100 	.word	0x51000100
	...
     dcc:	0000012e 	.word	0x0000012e
     dd0:	00000130 	.word	0x00000130
     dd4:	3a500001 	.word	0x3a500001
     dd8:	3c000001 	.word	0x3c000001
     ddc:	01000001 	.word	0x01000001
     de0:	01485000 	.word	0x01485000
     de4:	01a80000 	.word	0x01a80000
     de8:	00010000 	.word	0x00010000
     dec:	00000050 	.word	0x00000050
     df0:	00000000 	.word	0x00000000
     df4:	00014a00 	.word	0x00014a00
     df8:	00014c00 	.word	0x00014c00
     dfc:	91000200 	.word	0x91000200
     e00:	00014c7c 	.word	0x00014c7c
     e04:	00015200 	.word	0x00015200
     e08:	7d000200 	.word	0x7d000200
     e0c:	00015204 	.word	0x00015204
     e10:	00015800 	.word	0x00015800
     e14:	91000200 	.word	0x91000200
     e18:	0001587c 	.word	0x0001587c
     e1c:	00015e00 	.word	0x00015e00
     e20:	7d000200 	.word	0x7d000200
     e24:	00015e04 	.word	0x00015e04
     e28:	00018600 	.word	0x00018600
     e2c:	91000200 	.word	0x91000200
     e30:	00018e7c 	.word	0x00018e7c
     e34:	0001b000 	.word	0x0001b000
     e38:	91000200 	.word	0x91000200
     e3c:	0000007c 	.word	0x0000007c
     e40:	00000000 	.word	0x00000000
     e44:	0001b000 	.word	0x0001b000
     e48:	0001b200 	.word	0x0001b200
     e4c:	5d000100 	.word	0x5d000100
     e50:	000001b2 	.word	0x000001b2
     e54:	000001b8 	.word	0x000001b8
     e58:	147d0002 	.word	0x147d0002
     e5c:	000001b8 	.word	0x000001b8
     e60:	0000020c 	.word	0x0000020c
     e64:	187d0002 	.word	0x187d0002
	...
     e70:	000001b0 	.word	0x000001b0
     e74:	000001c4 	.word	0x000001c4
     e78:	c4500001 	.word	0xc4500001
     e7c:	0c000001 	.word	0x0c000001
     e80:	01000002 	.word	0x01000002
     e84:	00005500 	.word	0x00005500
     e88:	00000000 	.word	0x00000000
     e8c:	01b00000 	.word	0x01b00000
     e90:	01cc0000 	.word	0x01cc0000
     e94:	00010000 	.word	0x00010000
     e98:	0001cc51 	.word	0x0001cc51
     e9c:	00020c00 	.word	0x00020c00
     ea0:	56000100 	.word	0x56000100
	...
     eac:	000001b0 	.word	0x000001b0
     eb0:	000001cc 	.word	0x000001cc
     eb4:	cc520001 	.word	0xcc520001
     eb8:	0c000001 	.word	0x0c000001
     ebc:	01000002 	.word	0x01000002
     ec0:	00005700 	.word	0x00005700
     ec4:	00000000 	.word	0x00000000
     ec8:	01ce0000 	.word	0x01ce0000
     ecc:	01ea0000 	.word	0x01ea0000
     ed0:	00010000 	.word	0x00010000
     ed4:	0001f050 	.word	0x0001f050
     ed8:	0001fc00 	.word	0x0001fc00
     edc:	50000100 	.word	0x50000100
	...
     ee8:	0000020c 	.word	0x0000020c
     eec:	0000020e 	.word	0x0000020e
     ef0:	0e5d0001 	.word	0x0e5d0001
     ef4:	12000002 	.word	0x12000002
     ef8:	02000002 	.word	0x02000002
     efc:	120c7d00 	.word	0x120c7d00
     f00:	a8000002 	.word	0xa8000002
     f04:	02000002 	.word	0x02000002
     f08:	00107d00 	.word	0x00107d00
     f0c:	00000000 	.word	0x00000000
     f10:	0c000000 	.word	0x0c000000
     f14:	16000002 	.word	0x16000002
     f18:	01000002 	.word	0x01000002
     f1c:	02165000 	.word	0x02165000
     f20:	02a80000 	.word	0x02a80000
     f24:	00010000 	.word	0x00010000
     f28:	00000055 	.word	0x00000055
     f2c:	00000000 	.word	0x00000000
     f30:	00021c00 	.word	0x00021c00
     f34:	00022600 	.word	0x00022600
     f38:	50000100 	.word	0x50000100
     f3c:	00000246 	.word	0x00000246
     f40:	00000272 	.word	0x00000272
     f44:	78500001 	.word	0x78500001
     f48:	98000002 	.word	0x98000002
     f4c:	01000002 	.word	0x01000002
     f50:	00005000 	.word	0x00005000
     f54:	00000000 	.word	0x00000000
     f58:	02a80000 	.word	0x02a80000
     f5c:	02aa0000 	.word	0x02aa0000
     f60:	00010000 	.word	0x00010000
     f64:	0002aa5d 	.word	0x0002aa5d
     f68:	00036800 	.word	0x00036800
     f6c:	7d000200 	.word	0x7d000200
     f70:	00000008 	.word	0x00000008
     f74:	00000000 	.word	0x00000000
     f78:	0002a800 	.word	0x0002a800
     f7c:	0002ae00 	.word	0x0002ae00
     f80:	50000100 	.word	0x50000100
     f84:	000002ae 	.word	0x000002ae
     f88:	00000368 	.word	0x00000368
     f8c:	00540001 	.word	0x00540001
     f90:	00000000 	.word	0x00000000
     f94:	ca000000 	.word	0xca000000
     f98:	de000002 	.word	0xde000002
     f9c:	01000002 	.word	0x01000002
     fa0:	02de5100 	.word	0x02de5100
     fa4:	03020000 	.word	0x03020000
     fa8:	00010000 	.word	0x00010000
     fac:	00030251 	.word	0x00030251
     fb0:	00032600 	.word	0x00032600
     fb4:	51000100 	.word	0x51000100
     fb8:	00000326 	.word	0x00000326
     fbc:	00000346 	.word	0x00000346
     fc0:	46510001 	.word	0x46510001
     fc4:	4c000003 	.word	0x4c000003
     fc8:	01000003 	.word	0x01000003
     fcc:	00005100 	.word	0x00005100
     fd0:	00000000 	.word	0x00000000
     fd4:	02e40000 	.word	0x02e40000
     fd8:	03020000 	.word	0x03020000
     fdc:	00010000 	.word	0x00010000
     fe0:	00030252 	.word	0x00030252
     fe4:	00030800 	.word	0x00030800
     fe8:	52000100 	.word	0x52000100
	...
     ff4:	00000308 	.word	0x00000308
     ff8:	00000326 	.word	0x00000326
     ffc:	26520001 	.word	0x26520001
    1000:	28000003 	.word	0x28000003
    1004:	01000003 	.word	0x01000003
    1008:	00005200 	.word	0x00005200
    100c:	00000000 	.word	0x00000000
    1010:	03280000 	.word	0x03280000
    1014:	03460000 	.word	0x03460000
    1018:	00010000 	.word	0x00010000
    101c:	00034652 	.word	0x00034652
    1020:	00035200 	.word	0x00035200
    1024:	52000100 	.word	0x52000100
	...
    1030:	000002b4 	.word	0x000002b4
    1034:	000002d8 	.word	0x000002d8
    1038:	de500001 	.word	0xde500001
    103c:	fc000002 	.word	0xfc000002
    1040:	01000002 	.word	0x01000002
    1044:	03025000 	.word	0x03025000
    1048:	03200000 	.word	0x03200000
    104c:	00010000 	.word	0x00010000
    1050:	00032650 	.word	0x00032650
    1054:	00034000 	.word	0x00034000
    1058:	50000100 	.word	0x50000100
    105c:	00000346 	.word	0x00000346
    1060:	00000358 	.word	0x00000358
    1064:	00500001 	.word	0x00500001
    1068:	00000000 	.word	0x00000000
    106c:	68000000 	.word	0x68000000
    1070:	6a000003 	.word	0x6a000003
    1074:	01000003 	.word	0x01000003
    1078:	036a5d00 	.word	0x036a5d00
    107c:	03ac0000 	.word	0x03ac0000
    1080:	00020000 	.word	0x00020000
    1084:	0000107d 	.word	0x0000107d
    1088:	00000000 	.word	0x00000000
    108c:	03680000 	.word	0x03680000
    1090:	036e0000 	.word	0x036e0000
    1094:	00010000 	.word	0x00010000
    1098:	00036e50 	.word	0x00036e50
    109c:	0003ac00 	.word	0x0003ac00
    10a0:	56000100 	.word	0x56000100
	...
    10ac:	00000368 	.word	0x00000368
    10b0:	00000374 	.word	0x00000374
    10b4:	74510001 	.word	0x74510001
    10b8:	ac000003 	.word	0xac000003
    10bc:	01000003 	.word	0x01000003
    10c0:	00005500 	.word	0x00005500
    10c4:	00000000 	.word	0x00000000
    10c8:	03760000 	.word	0x03760000
    10cc:	037e0000 	.word	0x037e0000
    10d0:	00010000 	.word	0x00010000
    10d4:	00039650 	.word	0x00039650
    10d8:	0003a200 	.word	0x0003a200
    10dc:	50000100 	.word	0x50000100
	...
    10e8:	000003ac 	.word	0x000003ac
    10ec:	000003ae 	.word	0x000003ae
    10f0:	ae5d0001 	.word	0xae5d0001
    10f4:	e4000003 	.word	0xe4000003
    10f8:	02000003 	.word	0x02000003
    10fc:	00107d00 	.word	0x00107d00
    1100:	00000000 	.word	0x00000000
    1104:	ac000000 	.word	0xac000000
    1108:	b2000003 	.word	0xb2000003
    110c:	01000003 	.word	0x01000003
    1110:	03b25000 	.word	0x03b25000
    1114:	03e40000 	.word	0x03e40000
    1118:	00010000 	.word	0x00010000
    111c:	00000056 	.word	0x00000056
    1120:	00000000 	.word	0x00000000
    1124:	0003ac00 	.word	0x0003ac00
    1128:	0003b800 	.word	0x0003b800
    112c:	51000100 	.word	0x51000100
    1130:	000003b8 	.word	0x000003b8
    1134:	000003e4 	.word	0x000003e4
    1138:	00550001 	.word	0x00550001
    113c:	00000000 	.word	0x00000000
    1140:	ba000000 	.word	0xba000000
    1144:	c0000003 	.word	0xc0000003
    1148:	01000003 	.word	0x01000003
    114c:	03d05000 	.word	0x03d05000
    1150:	03dc0000 	.word	0x03dc0000
    1154:	00010000 	.word	0x00010000
    1158:	00000050 	.word	0x00000050
    115c:	00000000 	.word	0x00000000
    1160:	0003e400 	.word	0x0003e400
    1164:	0003e600 	.word	0x0003e600
    1168:	5d000100 	.word	0x5d000100
    116c:	000003e6 	.word	0x000003e6
    1170:	0000042c 	.word	0x0000042c
    1174:	107d0002 	.word	0x107d0002
	...
    1180:	000003e4 	.word	0x000003e4
    1184:	000003ea 	.word	0x000003ea
    1188:	ea500001 	.word	0xea500001
    118c:	2c000003 	.word	0x2c000003
    1190:	01000004 	.word	0x01000004
    1194:	00005600 	.word	0x00005600
    1198:	00000000 	.word	0x00000000
    119c:	03e40000 	.word	0x03e40000
    11a0:	03f00000 	.word	0x03f00000
    11a4:	00010000 	.word	0x00010000
    11a8:	0003f051 	.word	0x0003f051
    11ac:	00042c00 	.word	0x00042c00
    11b0:	55000100 	.word	0x55000100
	...
    11bc:	000003f2 	.word	0x000003f2
    11c0:	000003f8 	.word	0x000003f8
    11c4:	0a500001 	.word	0x0a500001
    11c8:	12000004 	.word	0x12000004
    11cc:	01000004 	.word	0x01000004
    11d0:	04165000 	.word	0x04165000
    11d4:	04240000 	.word	0x04240000
    11d8:	00010000 	.word	0x00010000
    11dc:	00000050 	.word	0x00000050
    11e0:	00000000 	.word	0x00000000
    11e4:	00042c00 	.word	0x00042c00
    11e8:	00042e00 	.word	0x00042e00
    11ec:	5d000100 	.word	0x5d000100
    11f0:	0000042e 	.word	0x0000042e
    11f4:	000004a4 	.word	0x000004a4
    11f8:	087d0002 	.word	0x087d0002
	...
    1204:	00000438 	.word	0x00000438
    1208:	00000442 	.word	0x00000442
    120c:	62500001 	.word	0x62500001
    1210:	80000004 	.word	0x80000004
    1214:	01000004 	.word	0x01000004
    1218:	04865000 	.word	0x04865000
    121c:	04940000 	.word	0x04940000
    1220:	00010000 	.word	0x00010000
    1224:	00000050 	.word	0x00000050
    1228:	00000000 	.word	0x00000000
    122c:	0004a400 	.word	0x0004a400
    1230:	0004a600 	.word	0x0004a600
    1234:	5d000100 	.word	0x5d000100
    1238:	000004a6 	.word	0x000004a6
    123c:	000004e0 	.word	0x000004e0
    1240:	087d0002 	.word	0x087d0002
	...
    124c:	000004b0 	.word	0x000004b0
    1250:	000004c0 	.word	0x000004c0
    1254:	ce500001 	.word	0xce500001
    1258:	da000004 	.word	0xda000004
    125c:	01000004 	.word	0x01000004
    1260:	00005000 	.word	0x00005000
    1264:	00000000 	.word	0x00000000
    1268:	04e00000 	.word	0x04e00000
    126c:	04e20000 	.word	0x04e20000
    1270:	00010000 	.word	0x00010000
    1274:	0004e25d 	.word	0x0004e25d
    1278:	0004e600 	.word	0x0004e600
    127c:	7d000200 	.word	0x7d000200
    1280:	0004e60c 	.word	0x0004e60c
    1284:	00052800 	.word	0x00052800
    1288:	7d000200 	.word	0x7d000200
    128c:	00000010 	.word	0x00000010
    1290:	00000000 	.word	0x00000000
    1294:	0004e000 	.word	0x0004e000
    1298:	0004ea00 	.word	0x0004ea00
    129c:	50000100 	.word	0x50000100
    12a0:	000004ea 	.word	0x000004ea
    12a4:	00000528 	.word	0x00000528
    12a8:	00550001 	.word	0x00550001
    12ac:	00000000 	.word	0x00000000
    12b0:	f0000000 	.word	0xf0000000
    12b4:	f8000004 	.word	0xf8000004
    12b8:	01000004 	.word	0x01000004
    12bc:	05125000 	.word	0x05125000
    12c0:	051e0000 	.word	0x051e0000
    12c4:	00010000 	.word	0x00010000
    12c8:	00000050 	.word	0x00000050
	...
    12d4:	00000200 	.word	0x00000200
    12d8:	5d000100 	.word	0x5d000100
    12dc:	00000002 	.word	0x00000002
    12e0:	0000001c 	.word	0x0000001c
    12e4:	147d0002 	.word	0x147d0002
    12e8:	0000001c 	.word	0x0000001c
    12ec:	000000a6 	.word	0x000000a6
    12f0:	207d0002 	.word	0x207d0002
	...
    1300:	00000022 	.word	0x00000022
    1304:	5c510001 	.word	0x5c510001
    1308:	64000000 	.word	0x64000000
    130c:	01000000 	.word	0x01000000
    1310:	00a25100 	.word	0x00a25100
    1314:	00a60000 	.word	0x00a60000
    1318:	00010000 	.word	0x00010000
    131c:	00000051 	.word	0x00000051
    1320:	00000000 	.word	0x00000000
    1324:	00002200 	.word	0x00002200
    1328:	00003400 	.word	0x00003400
    132c:	53000100 	.word	0x53000100
    1330:	00000054 	.word	0x00000054
    1334:	0000006a 	.word	0x0000006a
    1338:	6e530001 	.word	0x6e530001
    133c:	7a000000 	.word	0x7a000000
    1340:	01000000 	.word	0x01000000
    1344:	009a5300 	.word	0x009a5300
    1348:	00a60000 	.word	0x00a60000
    134c:	00010000 	.word	0x00010000
    1350:	00000053 	.word	0x00000053
    1354:	00000000 	.word	0x00000000
    1358:	0000b800 	.word	0x0000b800
    135c:	0000c200 	.word	0x0000c200
    1360:	50000100 	.word	0x50000100
	...
    136c:	000000c4 	.word	0x000000c4
    1370:	000000c6 	.word	0x000000c6
    1374:	00500001 	.word	0x00500001
    1378:	00000000 	.word	0x00000000
    137c:	cc000000 	.word	0xcc000000
    1380:	d6000000 	.word	0xd6000000
    1384:	01000000 	.word	0x01000000
    1388:	00005000 	.word	0x00005000
    138c:	00000000 	.word	0x00000000
    1390:	00d80000 	.word	0x00d80000
    1394:	00da0000 	.word	0x00da0000
    1398:	00010000 	.word	0x00010000
    139c:	00000050 	.word	0x00000050
    13a0:	00000000 	.word	0x00000000
    13a4:	00010800 	.word	0x00010800
    13a8:	00011800 	.word	0x00011800
    13ac:	51000100 	.word	0x51000100
	...
    13b8:	00000110 	.word	0x00000110
    13bc:	00000114 	.word	0x00000114
    13c0:	14530001 	.word	0x14530001
    13c4:	18000001 	.word	0x18000001
    13c8:	01000001 	.word	0x01000001
    13cc:	01185200 	.word	0x01185200
    13d0:	011c0000 	.word	0x011c0000
    13d4:	00010000 	.word	0x00010000
    13d8:	00011c51 	.word	0x00011c51
    13dc:	00011e00 	.word	0x00011e00
    13e0:	53000100 	.word	0x53000100
    13e4:	0000011e 	.word	0x0000011e
    13e8:	00000128 	.word	0x00000128
    13ec:	00510001 	.word	0x00510001
    13f0:	00000000 	.word	0x00000000
    13f4:	34000000 	.word	0x34000000
    13f8:	36000001 	.word	0x36000001
    13fc:	01000001 	.word	0x01000001
    1400:	01365d00 	.word	0x01365d00
    1404:	01940000 	.word	0x01940000
    1408:	00020000 	.word	0x00020000
    140c:	00000c7d 	.word	0x00000c7d
    1410:	00000000 	.word	0x00000000
    1414:	01340000 	.word	0x01340000
    1418:	01400000 	.word	0x01400000
    141c:	00010000 	.word	0x00010000
    1420:	00014051 	.word	0x00014051
    1424:	00019400 	.word	0x00019400
    1428:	55000100 	.word	0x55000100
	...
    1434:	0000014a 	.word	0x0000014a
    1438:	00000152 	.word	0x00000152
    143c:	525c0001 	.word	0x525c0001
    1440:	5a000001 	.word	0x5a000001
    1444:	01000001 	.word	0x01000001
    1448:	015a5200 	.word	0x015a5200
    144c:	01780000 	.word	0x01780000
    1450:	00010000 	.word	0x00010000
    1454:	0001785c 	.word	0x0001785c
    1458:	00017c00 	.word	0x00017c00
    145c:	53000100 	.word	0x53000100
    1460:	0000017c 	.word	0x0000017c
    1464:	00000194 	.word	0x00000194
    1468:	00520001 	.word	0x00520001
    146c:	00000000 	.word	0x00000000
    1470:	94000000 	.word	0x94000000
    1474:	96000001 	.word	0x96000001
    1478:	01000001 	.word	0x01000001
    147c:	01965d00 	.word	0x01965d00
    1480:	01c80000 	.word	0x01c80000
    1484:	00020000 	.word	0x00020000
    1488:	0000087d 	.word	0x0000087d
    148c:	00000000 	.word	0x00000000
    1490:	01940000 	.word	0x01940000
    1494:	01a20000 	.word	0x01a20000
    1498:	00010000 	.word	0x00010000
    149c:	00000050 	.word	0x00000050
    14a0:	00000000 	.word	0x00000000
    14a4:	00019400 	.word	0x00019400
    14a8:	0001a800 	.word	0x0001a800
    14ac:	51000100 	.word	0x51000100
	...
    14b8:	000001c8 	.word	0x000001c8
    14bc:	000001ca 	.word	0x000001ca
    14c0:	ca5d0001 	.word	0xca5d0001
    14c4:	d0000001 	.word	0xd0000001
    14c8:	02000001 	.word	0x02000001
    14cc:	d0047d00 	.word	0xd0047d00
    14d0:	e0000001 	.word	0xe0000001
    14d4:	02000001 	.word	0x02000001
    14d8:	00087d00 	.word	0x00087d00
    14dc:	00000000 	.word	0x00000000
    14e0:	e0000000 	.word	0xe0000000
    14e4:	e2000001 	.word	0xe2000001
    14e8:	01000001 	.word	0x01000001
    14ec:	01e25d00 	.word	0x01e25d00
    14f0:	01e60000 	.word	0x01e60000
    14f4:	00020000 	.word	0x00020000
    14f8:	01e6047d 	.word	0x01e6047d
    14fc:	02880000 	.word	0x02880000
    1500:	00020000 	.word	0x00020000
    1504:	0000107d 	.word	0x0000107d
    1508:	00000000 	.word	0x00000000
    150c:	01e00000 	.word	0x01e00000
    1510:	01e80000 	.word	0x01e80000
    1514:	00010000 	.word	0x00010000
    1518:	0001ea50 	.word	0x0001ea50
    151c:	00028800 	.word	0x00028800
    1520:	7d000200 	.word	0x7d000200
    1524:	00000004 	.word	0x00000004
    1528:	00000000 	.word	0x00000000
    152c:	00          	.byte	0x00
    152d:	64          	.byte	0x64
    152e:	0000      	.short	0x0000
    1530:	00006800 	.word	0x00006800
    1534:	50000100 	.word	0x50000100
	...
    1540:	00000078 	.word	0x00000078
    1544:	0000007a 	.word	0x0000007a
    1548:	7a5d0001 	.word	0x7a5d0001
    154c:	f4000000 	.word	0xf4000000
    1550:	02000000 	.word	0x02000000
    1554:	000c7d00 	.word	0x000c7d00
    1558:	00000000 	.word	0x00000000
    155c:	78000000 	.word	0x78000000
    1560:	a2000000 	.word	0xa2000000
    1564:	01000000 	.word	0x01000000
    1568:	00d85000 	.word	0x00d85000
    156c:	00f40000 	.word	0x00f40000
    1570:	00010000 	.word	0x00010000
    1574:	00000050 	.word	0x00000050
    1578:	00000000 	.word	0x00000000
    157c:	00009200 	.word	0x00009200
    1580:	00009800 	.word	0x00009800
    1584:	52000100 	.word	0x52000100
    1588:	00000098 	.word	0x00000098
    158c:	000000a6 	.word	0x000000a6
    1590:	a6510001 	.word	0xa6510001
    1594:	be000000 	.word	0xbe000000
    1598:	01000000 	.word	0x01000000
    159c:	00005300 	.word	0x00005300
    15a0:	00000000 	.word	0x00000000
    15a4:	00bc0000 	.word	0x00bc0000
    15a8:	00c40000 	.word	0x00c40000
    15ac:	00010000 	.word	0x00010000
    15b0:	0000c451 	.word	0x0000c451
    15b4:	0000ce00 	.word	0x0000ce00
    15b8:	53000100 	.word	0x53000100
	...
    15c4:	000000ae 	.word	0x000000ae
    15c8:	000000cc 	.word	0x000000cc
    15cc:	00520001 	.word	0x00520001
    15d0:	00000000 	.word	0x00000000
    15d4:	18000000 	.word	0x18000000
    15d8:	22000001 	.word	0x22000001
    15dc:	01000001 	.word	0x01000001
    15e0:	00005000 	.word	0x00005000
    15e4:	00000000 	.word	0x00000000
    15e8:	01480000 	.word	0x01480000
    15ec:	01500000 	.word	0x01500000
    15f0:	00010000 	.word	0x00010000
    15f4:	00000050 	.word	0x00000050
    15f8:	00000000 	.word	0x00000000
    15fc:	00017000 	.word	0x00017000
    1600:	00017a00 	.word	0x00017a00
    1604:	50000100 	.word	0x50000100
	...
    1610:	000001a0 	.word	0x000001a0
    1614:	000001a4 	.word	0x000001a4
    1618:	00510001 	.word	0x00510001
    161c:	00000000 	.word	0x00000000
    1620:	f0000000 	.word	0xf0000000
    1624:	f4000001 	.word	0xf4000001
    1628:	01000001 	.word	0x01000001
    162c:	00005000 	.word	0x00005000
    1630:	00000000 	.word	0x00000000
    1634:	02180000 	.word	0x02180000
    1638:	021a0000 	.word	0x021a0000
    163c:	00010000 	.word	0x00010000
    1640:	00021a5d 	.word	0x00021a5d
    1644:	00027000 	.word	0x00027000
    1648:	7d000200 	.word	0x7d000200
    164c:	00000008 	.word	0x00000008
    1650:	00000000 	.word	0x00000000
    1654:	00021800 	.word	0x00021800
    1658:	00024200 	.word	0x00024200
    165c:	50000100 	.word	0x50000100
	...
    1668:	00000218 	.word	0x00000218
    166c:	00000230 	.word	0x00000230
    1670:	00510001 	.word	0x00510001
    1674:	00000000 	.word	0x00000000
    1678:	18000000 	.word	0x18000000
    167c:	3a000002 	.word	0x3a000002
    1680:	01000002 	.word	0x01000002
    1684:	00005200 	.word	0x00005200
    1688:	00000000 	.word	0x00000000
    168c:	02400000 	.word	0x02400000
    1690:	02520000 	.word	0x02520000
    1694:	00010000 	.word	0x00010000
    1698:	00000051 	.word	0x00000051
    169c:	00000000 	.word	0x00000000
    16a0:	00022800 	.word	0x00022800
    16a4:	00023000 	.word	0x00023000
    16a8:	53000100 	.word	0x53000100
    16ac:	00000230 	.word	0x00000230
    16b0:	0000023c 	.word	0x0000023c
    16b4:	3c510001 	.word	0x3c510001
    16b8:	4e000002 	.word	0x4e000002
    16bc:	01000002 	.word	0x01000002
    16c0:	00005200 	.word	0x00005200
    16c4:	00000000 	.word	0x00000000
    16c8:	02700000 	.word	0x02700000
    16cc:	02720000 	.word	0x02720000
    16d0:	00010000 	.word	0x00010000
    16d4:	00000050 	.word	0x00000050
    16d8:	00000000 	.word	0x00000000
    16dc:	00027200 	.word	0x00027200
    16e0:	00027600 	.word	0x00027600
    16e4:	50000100 	.word	0x50000100
    16e8:	0000027a 	.word	0x0000027a
    16ec:	00000290 	.word	0x00000290
    16f0:	00530001 	.word	0x00530001
    16f4:	00000000 	.word	0x00000000
    16f8:	90000000 	.word	0x90000000
    16fc:	94000002 	.word	0x94000002
    1700:	01000002 	.word	0x01000002
    1704:	00005000 	.word	0x00005000
    1708:	00000000 	.word	0x00000000
    170c:	02a80000 	.word	0x02a80000
    1710:	02ac0000 	.word	0x02ac0000
    1714:	00010000 	.word	0x00010000
    1718:	00000050 	.word	0x00000050
    171c:	00000000 	.word	0x00000000
    1720:	0002c000 	.word	0x0002c000
    1724:	0002c200 	.word	0x0002c200
    1728:	50000100 	.word	0x50000100
	...
    1734:	000002e0 	.word	0x000002e0
    1738:	000002ec 	.word	0x000002ec
    173c:	ee500001 	.word	0xee500001
    1740:	0c000002 	.word	0x0c000002
    1744:	01000003 	.word	0x01000003
    1748:	031a5000 	.word	0x031a5000
    174c:	031e0000 	.word	0x031e0000
    1750:	00010000 	.word	0x00010000
    1754:	00000050 	.word	0x00000050
    1758:	00000000 	.word	0x00000000
    175c:	0002ec00 	.word	0x0002ec00
    1760:	0002ee00 	.word	0x0002ee00
    1764:	50000100 	.word	0x50000100
    1768:	0000030c 	.word	0x0000030c
    176c:	0000031a 	.word	0x0000031a
    1770:	1e500001 	.word	0x1e500001
    1774:	1e000003 	.word	0x1e000003
    1778:	01000003 	.word	0x01000003
    177c:	00005000 	.word	0x00005000
    1780:	00000000 	.word	0x00000000
    1784:	02e60000 	.word	0x02e60000
    1788:	02ea0000 	.word	0x02ea0000
    178c:	00010000 	.word	0x00010000
    1790:	0002ee53 	.word	0x0002ee53
    1794:	0002f600 	.word	0x0002f600
    1798:	53000100 	.word	0x53000100
    179c:	0000031a 	.word	0x0000031a
    17a0:	0000031c 	.word	0x0000031c
    17a4:	00530001 	.word	0x00530001
    17a8:	00000000 	.word	0x00000000
    17ac:	04000000 	.word	0x04000000
    17b0:	1a000003 	.word	0x1a000003
    17b4:	01000003 	.word	0x01000003
    17b8:	031e5200 	.word	0x031e5200
    17bc:	03240000 	.word	0x03240000
    17c0:	00010000 	.word	0x00010000
    17c4:	00000052 	.word	0x00000052
    17c8:	00000000 	.word	0x00000000
    17cc:	00032400 	.word	0x00032400
    17d0:	00033000 	.word	0x00033000
    17d4:	50000100 	.word	0x50000100
	...
    17e0:	00000330 	.word	0x00000330
    17e4:	00000332 	.word	0x00000332
    17e8:	00500001 	.word	0x00500001
    17ec:	00000000 	.word	0x00000000
    17f0:	38000000 	.word	0x38000000
    17f4:	3a000003 	.word	0x3a000003
    17f8:	01000003 	.word	0x01000003
    17fc:	033a5d00 	.word	0x033a5d00
    1800:	033c0000 	.word	0x033c0000
    1804:	00020000 	.word	0x00020000
    1808:	033c047d 	.word	0x033c047d
    180c:	03440000 	.word	0x03440000
    1810:	00020000 	.word	0x00020000
    1814:	0000087d 	.word	0x0000087d
    1818:	00000000 	.word	0x00000000
    181c:	03440000 	.word	0x03440000
    1820:	03460000 	.word	0x03460000
    1824:	00010000 	.word	0x00010000
    1828:	0003465d 	.word	0x0003465d
    182c:	00034a00 	.word	0x00034a00
    1830:	7d000200 	.word	0x7d000200
    1834:	00034a04 	.word	0x00034a04
    1838:	00035200 	.word	0x00035200
    183c:	7d000200 	.word	0x7d000200
    1840:	00000008 	.word	0x00000008
    1844:	00000000 	.word	0x00000000
    1848:	00034400 	.word	0x00034400
    184c:	00034800 	.word	0x00034800
    1850:	50000100 	.word	0x50000100
	...
    185c:	00000354 	.word	0x00000354
    1860:	00000356 	.word	0x00000356
    1864:	565d0001 	.word	0x565d0001
    1868:	58000003 	.word	0x58000003
    186c:	02000003 	.word	0x02000003
    1870:	58047d00 	.word	0x58047d00
    1874:	60000003 	.word	0x60000003
    1878:	02000003 	.word	0x02000003
    187c:	00087d00 	.word	0x00087d00
    1880:	00000000 	.word	0x00000000
    1884:	60000000 	.word	0x60000000
    1888:	62000003 	.word	0x62000003
    188c:	01000003 	.word	0x01000003
    1890:	03625d00 	.word	0x03625d00
    1894:	03640000 	.word	0x03640000
    1898:	00020000 	.word	0x00020000
    189c:	0364047d 	.word	0x0364047d
    18a0:	036c0000 	.word	0x036c0000
    18a4:	00020000 	.word	0x00020000
    18a8:	0000087d 	.word	0x0000087d
    18ac:	00000000 	.word	0x00000000
    18b0:	036c0000 	.word	0x036c0000
    18b4:	036e0000 	.word	0x036e0000
    18b8:	00010000 	.word	0x00010000
    18bc:	00036e5d 	.word	0x00036e5d
    18c0:	00037000 	.word	0x00037000
    18c4:	7d000200 	.word	0x7d000200
    18c8:	00037004 	.word	0x00037004
    18cc:	00037800 	.word	0x00037800
    18d0:	7d000200 	.word	0x7d000200
    18d4:	00000008 	.word	0x00000008
    18d8:	00000000 	.word	0x00000000
    18dc:	00037800 	.word	0x00037800
    18e0:	00037a00 	.word	0x00037a00
    18e4:	5d000100 	.word	0x5d000100
    18e8:	0000037a 	.word	0x0000037a
    18ec:	0000037c 	.word	0x0000037c
    18f0:	047d0002 	.word	0x047d0002
    18f4:	0000037c 	.word	0x0000037c
    18f8:	00000384 	.word	0x00000384
    18fc:	087d0002 	.word	0x087d0002
	...
    1908:	00000018 	.word	0x00000018
    190c:	00000022 	.word	0x00000022
    1910:	00500001 	.word	0x00500001
    1914:	00000000 	.word	0x00000000
    1918:	1c000000 	.word	0x1c000000
    191c:	22000000 	.word	0x22000000
    1920:	01000000 	.word	0x01000000
    1924:	00225300 	.word	0x00225300
    1928:	002c0000 	.word	0x002c0000
    192c:	00010000 	.word	0x00010000
    1930:	00000050 	.word	0x00000050
    1934:	00000000 	.word	0x00000000
    1938:	00003800 	.word	0x00003800
    193c:	00004400 	.word	0x00004400
    1940:	50000100 	.word	0x50000100
	...
    194c:	0000005c 	.word	0x0000005c
    1950:	00000060 	.word	0x00000060
    1954:	605d0001 	.word	0x605d0001
    1958:	64000000 	.word	0x64000000
    195c:	02000000 	.word	0x02000000
    1960:	64047d00 	.word	0x64047d00
    1964:	90000000 	.word	0x90000000
    1968:	02000000 	.word	0x02000000
    196c:	00087d00 	.word	0x00087d00
    1970:	00000000 	.word	0x00000000
    1974:	90000000 	.word	0x90000000
    1978:	94000000 	.word	0x94000000
    197c:	01000000 	.word	0x01000000
    1980:	00945d00 	.word	0x00945d00
    1984:	00980000 	.word	0x00980000
    1988:	00020000 	.word	0x00020000
    198c:	0098047d 	.word	0x0098047d
    1990:	00c80000 	.word	0x00c80000
    1994:	00020000 	.word	0x00020000
    1998:	0000087d 	.word	0x0000087d
    199c:	00000000 	.word	0x00000000
    19a0:	00900000 	.word	0x00900000
    19a4:	009e0000 	.word	0x009e0000
    19a8:	00010000 	.word	0x00010000
    19ac:	00000050 	.word	0x00000050
    19b0:	00000000 	.word	0x00000000
    19b4:	00009000 	.word	0x00009000
    19b8:	0000ba00 	.word	0x0000ba00
    19bc:	51000100 	.word	0x51000100
    19c0:	000000bc 	.word	0x000000bc
    19c4:	000000c0 	.word	0x000000c0
    19c8:	00510001 	.word	0x00510001
    19cc:	00000000 	.word	0x00000000
    19d0:	96000000 	.word	0x96000000
    19d4:	9e000000 	.word	0x9e000000
    19d8:	01000000 	.word	0x01000000
    19dc:	009e5300 	.word	0x009e5300
    19e0:	00ba0000 	.word	0x00ba0000
    19e4:	00010000 	.word	0x00010000
    19e8:	0000bc50 	.word	0x0000bc50
    19ec:	0000c000 	.word	0x0000c000
    19f0:	50000100 	.word	0x50000100
	...
    19fc:	000000c8 	.word	0x000000c8
    1a00:	000000ca 	.word	0x000000ca
    1a04:	ca5d0001 	.word	0xca5d0001
    1a08:	e0000000 	.word	0xe0000000
    1a0c:	02000000 	.word	0x02000000
    1a10:	00087d00 	.word	0x00087d00
    1a14:	00000000 	.word	0x00000000
    1a18:	74000000 	.word	0x74000000
    1a1c:	76000000 	.word	0x76000000
    1a20:	01000000 	.word	0x01000000
    1a24:	00765d00 	.word	0x00765d00
    1a28:	00a40000 	.word	0x00a40000
    1a2c:	00020000 	.word	0x00020000
    1a30:	0000087d 	.word	0x0000087d
    1a34:	00000000 	.word	0x00000000
    1a38:	007c0000 	.word	0x007c0000
    1a3c:	00820000 	.word	0x00820000
    1a40:	00020000 	.word	0x00020000
    1a44:	0082047d 	.word	0x0082047d
    1a48:	008a0000 	.word	0x008a0000
    1a4c:	00010000 	.word	0x00010000
    1a50:	00008a53 	.word	0x00008a53
    1a54:	0000a400 	.word	0x0000a400
    1a58:	7d000200 	.word	0x7d000200
    1a5c:	00000004 	.word	0x00000004
    1a60:	00000000 	.word	0x00000000
    1a64:	00009600 	.word	0x00009600
    1a68:	00009800 	.word	0x00009800
    1a6c:	50000100 	.word	0x50000100
	...
    1a78:	000000c4 	.word	0x000000c4
    1a7c:	000000ce 	.word	0x000000ce
    1a80:	00500001 	.word	0x00500001
    1a84:	00000000 	.word	0x00000000
    1a88:	c8000000 	.word	0xc8000000
    1a8c:	cc000000 	.word	0xcc000000
    1a90:	01000000 	.word	0x01000000
    1a94:	00d05300 	.word	0x00d05300
    1a98:	00d80000 	.word	0x00d80000
    1a9c:	00010000 	.word	0x00010000
    1aa0:	00000050 	.word	0x00000050
    1aa4:	00000000 	.word	0x00000000
    1aa8:	0000e400 	.word	0x0000e400
    1aac:	0000ee00 	.word	0x0000ee00
    1ab0:	50000100 	.word	0x50000100
	...
    1abc:	000000e8 	.word	0x000000e8
    1ac0:	000000ee 	.word	0x000000ee
    1ac4:	ee530001 	.word	0xee530001
    1ac8:	f8000000 	.word	0xf8000000
    1acc:	01000000 	.word	0x01000000
    1ad0:	00005000 	.word	0x00005000
    1ad4:	00000000 	.word	0x00000000
    1ad8:	01080000 	.word	0x01080000
    1adc:	01120000 	.word	0x01120000
    1ae0:	00010000 	.word	0x00010000
    1ae4:	00000050 	.word	0x00000050
    1ae8:	00000000 	.word	0x00000000
    1aec:	00010c00 	.word	0x00010c00
    1af0:	00011200 	.word	0x00011200
    1af4:	53000100 	.word	0x53000100
    1af8:	00000112 	.word	0x00000112
    1afc:	0000011c 	.word	0x0000011c
    1b00:	00500001 	.word	0x00500001
    1b04:	00000000 	.word	0x00000000
    1b08:	1c000000 	.word	0x1c000000
    1b0c:	26000001 	.word	0x26000001
    1b10:	01000001 	.word	0x01000001
    1b14:	00005000 	.word	0x00005000
    1b18:	00000000 	.word	0x00000000
    1b1c:	01200000 	.word	0x01200000
    1b20:	01260000 	.word	0x01260000
    1b24:	00010000 	.word	0x00010000
    1b28:	00012653 	.word	0x00012653
    1b2c:	00013000 	.word	0x00013000
    1b30:	50000100 	.word	0x50000100
	...
    1b3c:	0000016c 	.word	0x0000016c
    1b40:	00000176 	.word	0x00000176
    1b44:	00500001 	.word	0x00500001
    1b48:	00000000 	.word	0x00000000
    1b4c:	70000000 	.word	0x70000000
    1b50:	76000001 	.word	0x76000001
    1b54:	01000001 	.word	0x01000001
    1b58:	01765300 	.word	0x01765300
    1b5c:	01800000 	.word	0x01800000
    1b60:	00010000 	.word	0x00010000
    1b64:	00000050 	.word	0x00000050
    1b68:	00000000 	.word	0x00000000
    1b6c:	0001ac00 	.word	0x0001ac00
    1b70:	0001b200 	.word	0x0001b200
    1b74:	50000100 	.word	0x50000100
	...
    1b80:	000001c8 	.word	0x000001c8
    1b84:	000001d6 	.word	0x000001d6
    1b88:	d6500001 	.word	0xd6500001
    1b8c:	80000001 	.word	0x80000001
    1b90:	01000002 	.word	0x01000002
    1b94:	00005c00 	.word	0x00005c00
    1b98:	00000000 	.word	0x00000000
    1b9c:	022a0000 	.word	0x022a0000
    1ba0:	022c0000 	.word	0x022c0000
    1ba4:	00010000 	.word	0x00010000
    1ba8:	00023e53 	.word	0x00023e53
    1bac:	00024000 	.word	0x00024000
    1bb0:	53000100 	.word	0x53000100
    1bb4:	00000250 	.word	0x00000250
    1bb8:	00000252 	.word	0x00000252
    1bbc:	62530001 	.word	0x62530001
    1bc0:	64000002 	.word	0x64000002
    1bc4:	01000002 	.word	0x01000002
    1bc8:	00005300 	.word	0x00005300
    1bcc:	00000000 	.word	0x00000000
    1bd0:	01e40000 	.word	0x01e40000
    1bd4:	021a0000 	.word	0x021a0000
    1bd8:	00010000 	.word	0x00010000
    1bdc:	00021c52 	.word	0x00021c52
    1be0:	00022600 	.word	0x00022600
    1be4:	52000100 	.word	0x52000100
	...
    1bf0:	00000330 	.word	0x00000330
    1bf4:	00000366 	.word	0x00000366
    1bf8:	00500001 	.word	0x00500001
    1bfc:	00000000 	.word	0x00000000
    1c00:	32000000 	.word	0x32000000
    1c04:	3a000003 	.word	0x3a000003
    1c08:	01000003 	.word	0x01000003
    1c0c:	03485300 	.word	0x03485300
    1c10:	03500000 	.word	0x03500000
    1c14:	00010000 	.word	0x00010000
    1c18:	00035e53 	.word	0x00035e53
    1c1c:	00036000 	.word	0x00036000
    1c20:	53000100 	.word	0x53000100
	...
    1c2c:	00000346 	.word	0x00000346
    1c30:	00000348 	.word	0x00000348
    1c34:	5c530001 	.word	0x5c530001
    1c38:	5e000003 	.word	0x5e000003
    1c3c:	01000003 	.word	0x01000003
    1c40:	03625300 	.word	0x03625300
    1c44:	03740000 	.word	0x03740000
    1c48:	00010000 	.word	0x00010000
    1c4c:	00000053 	.word	0x00000053
    1c50:	00000000 	.word	0x00000000
    1c54:	00038400 	.word	0x00038400
    1c58:	00039000 	.word	0x00039000
    1c5c:	50000100 	.word	0x50000100
	...
    1c68:	0000007c 	.word	0x0000007c
    1c6c:	00000084 	.word	0x00000084
    1c70:	84500001 	.word	0x84500001
    1c74:	a4000000 	.word	0xa4000000
    1c78:	01000000 	.word	0x01000000
    1c7c:	00005200 	.word	0x00005200
    1c80:	00000000 	.word	0x00000000
    1c84:	00900000 	.word	0x00900000
    1c88:	00920000 	.word	0x00920000
    1c8c:	00010000 	.word	0x00010000
    1c90:	00009650 	.word	0x00009650
    1c94:	00009800 	.word	0x00009800
    1c98:	50000100 	.word	0x50000100
	...
    1ca8:	00000004 	.word	0x00000004
    1cac:	045d0001 	.word	0x045d0001
    1cb0:	54000000 	.word	0x54000000
    1cb4:	02000000 	.word	0x02000000
    1cb8:	00087d00 	.word	0x00087d00
	...
    1cc4:	02000000 	.word	0x02000000
    1cc8:	01000000 	.word	0x01000000
    1ccc:	00165000 	.word	0x00165000
    1cd0:	00540000 	.word	0x00540000
    1cd4:	00020000 	.word	0x00020000
    1cd8:	0000047d 	.word	0x0000047d
	...
    1ce4:	00420000 	.word	0x00420000
    1ce8:	00010000 	.word	0x00010000
    1cec:	00004251 	.word	0x00004251
    1cf0:	00005400 	.word	0x00005400
    1cf4:	5c000100 	.word	0x5c000100
	...
    1d00:	00000054 	.word	0x00000054
    1d04:	00000068 	.word	0x00000068
    1d08:	685d0001 	.word	0x685d0001
    1d0c:	9e000000 	.word	0x9e000000
    1d10:	02000000 	.word	0x02000000
    1d14:	9e147d00 	.word	0x9e147d00
    1d18:	04000000 	.word	0x04000000
    1d1c:	02000001 	.word	0x02000001
    1d20:	00207d00 	.word	0x00207d00
    1d24:	00000000 	.word	0x00000000
    1d28:	54000000 	.word	0x54000000
    1d2c:	56000000 	.word	0x56000000
    1d30:	01000000 	.word	0x01000000
    1d34:	00a85000 	.word	0x00a85000
    1d38:	01040000 	.word	0x01040000
    1d3c:	00020000 	.word	0x00020000
    1d40:	0000047d 	.word	0x0000047d
    1d44:	00000000 	.word	0x00000000
    1d48:	00540000 	.word	0x00540000
    1d4c:	00640000 	.word	0x00640000
    1d50:	00010000 	.word	0x00010000
    1d54:	00006451 	.word	0x00006451
    1d58:	00010400 	.word	0x00010400
    1d5c:	5c000100 	.word	0x5c000100
	...
    1d68:	00000072 	.word	0x00000072
    1d6c:	000000ea 	.word	0x000000ea
    1d70:	ea560001 	.word	0xea560001
    1d74:	04000000 	.word	0x04000000
    1d78:	01000001 	.word	0x01000001
    1d7c:	00005300 	.word	0x00005300
    1d80:	00000000 	.word	0x00000000
    1d84:	007a0000 	.word	0x007a0000
    1d88:	00800000 	.word	0x00800000
    1d8c:	00010000 	.word	0x00010000
    1d90:	00008051 	.word	0x00008051
    1d94:	00008200 	.word	0x00008200
    1d98:	53000100 	.word	0x53000100
    1d9c:	00000082 	.word	0x00000082
    1da0:	00000086 	.word	0x00000086
    1da4:	86510001 	.word	0x86510001
    1da8:	ae000000 	.word	0xae000000
    1dac:	01000000 	.word	0x01000000
    1db0:	00ae5400 	.word	0x00ae5400
    1db4:	00c20000 	.word	0x00c20000
    1db8:	00010000 	.word	0x00010000
    1dbc:	0000c252 	.word	0x0000c252
    1dc0:	0000d200 	.word	0x0000d200
    1dc4:	53000100 	.word	0x53000100
    1dc8:	000000d2 	.word	0x000000d2
    1dcc:	00000104 	.word	0x00000104
    1dd0:	00540001 	.word	0x00540001
    1dd4:	00000000 	.word	0x00000000
    1dd8:	6a000000 	.word	0x6a000000
    1ddc:	ce000000 	.word	0xce000000
    1de0:	01000000 	.word	0x01000000
    1de4:	00ce5500 	.word	0x00ce5500
    1de8:	00e20000 	.word	0x00e20000
    1dec:	00010000 	.word	0x00010000
    1df0:	0000e251 	.word	0x0000e251
    1df4:	0000e600 	.word	0x0000e600
    1df8:	53000100 	.word	0x53000100
    1dfc:	000000e6 	.word	0x000000e6
    1e00:	00000104 	.word	0x00000104
    1e04:	00550001 	.word	0x00550001
    1e08:	00000000 	.word	0x00000000
    1e0c:	04000000 	.word	0x04000000
    1e10:	08000001 	.word	0x08000001
    1e14:	01000001 	.word	0x01000001
    1e18:	01085d00 	.word	0x01085d00
    1e1c:	01480000 	.word	0x01480000
    1e20:	00020000 	.word	0x00020000
    1e24:	0148147d 	.word	0x0148147d
    1e28:	01bc0000 	.word	0x01bc0000
    1e2c:	00020000 	.word	0x00020000
    1e30:	0000207d 	.word	0x0000207d
    1e34:	00000000 	.word	0x00000000
    1e38:	01040000 	.word	0x01040000
    1e3c:	01060000 	.word	0x01060000
    1e40:	00010000 	.word	0x00010000
    1e44:	00015250 	.word	0x00015250
    1e48:	0001bc00 	.word	0x0001bc00
    1e4c:	7d000200 	.word	0x7d000200
    1e50:	00000004 	.word	0x00000004
    1e54:	00000000 	.word	0x00000000
    1e58:	00010400 	.word	0x00010400
    1e5c:	00015600 	.word	0x00015600
    1e60:	51000100 	.word	0x51000100
    1e64:	00000156 	.word	0x00000156
    1e68:	000001bc 	.word	0x000001bc
    1e6c:	005c0001 	.word	0x005c0001
    1e70:	00000000 	.word	0x00000000
    1e74:	22000000 	.word	0x22000000
    1e78:	9e000001 	.word	0x9e000001
    1e7c:	01000001 	.word	0x01000001
    1e80:	019e5600 	.word	0x019e5600
    1e84:	01a60000 	.word	0x01a60000
    1e88:	00010000 	.word	0x00010000
    1e8c:	0001a853 	.word	0x0001a853
    1e90:	0001bc00 	.word	0x0001bc00
    1e94:	53000100 	.word	0x53000100
	...
    1ea0:	0000011a 	.word	0x0000011a
    1ea4:	0000012a 	.word	0x0000012a
    1ea8:	2e530001 	.word	0x2e530001
    1eac:	32000001 	.word	0x32000001
    1eb0:	01000001 	.word	0x01000001
    1eb4:	01345300 	.word	0x01345300
    1eb8:	015a0000 	.word	0x015a0000
    1ebc:	00010000 	.word	0x00010000
    1ec0:	00015a54 	.word	0x00015a54
    1ec4:	00016c00 	.word	0x00016c00
    1ec8:	52000100 	.word	0x52000100
    1ecc:	00000170 	.word	0x00000170
    1ed0:	0000017c 	.word	0x0000017c
    1ed4:	7e530001 	.word	0x7e530001
    1ed8:	bc000001 	.word	0xbc000001
    1edc:	01000001 	.word	0x01000001
    1ee0:	00005400 	.word	0x00005400
    1ee4:	00000000 	.word	0x00000000
    1ee8:	011c0000 	.word	0x011c0000
    1eec:	01860000 	.word	0x01860000
    1ef0:	00010000 	.word	0x00010000
    1ef4:	00018655 	.word	0x00018655
    1ef8:	00018e00 	.word	0x00018e00
    1efc:	53000100 	.word	0x53000100
    1f00:	00000194 	.word	0x00000194
    1f04:	00000198 	.word	0x00000198
    1f08:	9a530001 	.word	0x9a530001
    1f0c:	bc000001 	.word	0xbc000001
    1f10:	01000001 	.word	0x01000001
    1f14:	00005500 	.word	0x00005500
    1f18:	00000000 	.word	0x00000000
    1f1c:	01bc0000 	.word	0x01bc0000
    1f20:	01c00000 	.word	0x01c00000
    1f24:	00010000 	.word	0x00010000
    1f28:	0001c05d 	.word	0x0001c05d
    1f2c:	00020000 	.word	0x00020000
    1f30:	7d000200 	.word	0x7d000200
    1f34:	00020014 	.word	0x00020014
    1f38:	00027000 	.word	0x00027000
    1f3c:	7d000200 	.word	0x7d000200
    1f40:	00000020 	.word	0x00000020
    1f44:	00000000 	.word	0x00000000
    1f48:	0001bc00 	.word	0x0001bc00
    1f4c:	0001be00 	.word	0x0001be00
    1f50:	50000100 	.word	0x50000100
    1f54:	0000020a 	.word	0x0000020a
    1f58:	00000270 	.word	0x00000270
    1f5c:	047d0002 	.word	0x047d0002
	...
    1f68:	000001bc 	.word	0x000001bc
    1f6c:	0000020e 	.word	0x0000020e
    1f70:	0e510001 	.word	0x0e510001
    1f74:	70000002 	.word	0x70000002
    1f78:	01000002 	.word	0x01000002
    1f7c:	00005c00 	.word	0x00005c00
    1f80:	00000000 	.word	0x00000000
    1f84:	01da0000 	.word	0x01da0000
    1f88:	02560000 	.word	0x02560000
    1f8c:	00010000 	.word	0x00010000
    1f90:	00025656 	.word	0x00025656
    1f94:	00027000 	.word	0x00027000
    1f98:	53000100 	.word	0x53000100
	...
    1fa4:	000001d2 	.word	0x000001d2
    1fa8:	000001e2 	.word	0x000001e2
    1fac:	e6530001 	.word	0xe6530001
    1fb0:	ea000001 	.word	0xea000001
    1fb4:	01000001 	.word	0x01000001
    1fb8:	01ec5300 	.word	0x01ec5300
    1fbc:	02120000 	.word	0x02120000
    1fc0:	00010000 	.word	0x00010000
    1fc4:	00021254 	.word	0x00021254
    1fc8:	00022400 	.word	0x00022400
    1fcc:	52000100 	.word	0x52000100
    1fd0:	00000228 	.word	0x00000228
    1fd4:	00000234 	.word	0x00000234
    1fd8:	36530001 	.word	0x36530001
    1fdc:	70000002 	.word	0x70000002
    1fe0:	01000002 	.word	0x01000002
    1fe4:	00005400 	.word	0x00005400
    1fe8:	00000000 	.word	0x00000000
    1fec:	01d40000 	.word	0x01d40000
    1ff0:	023e0000 	.word	0x023e0000
    1ff4:	00010000 	.word	0x00010000
    1ff8:	00023e55 	.word	0x00023e55
    1ffc:	00024600 	.word	0x00024600
    2000:	53000100 	.word	0x53000100
    2004:	0000024c 	.word	0x0000024c
    2008:	00000250 	.word	0x00000250
    200c:	52530001 	.word	0x52530001
    2010:	70000002 	.word	0x70000002
    2014:	01000002 	.word	0x01000002
    2018:	00005500 	.word	0x00005500
    201c:	00000000 	.word	0x00000000
    2020:	02700000 	.word	0x02700000
    2024:	02740000 	.word	0x02740000
    2028:	00010000 	.word	0x00010000
    202c:	0002745d 	.word	0x0002745d
    2030:	00028200 	.word	0x00028200
    2034:	7d000200 	.word	0x7d000200
    2038:	00028214 	.word	0x00028214
    203c:	00030400 	.word	0x00030400
    2040:	7d000200 	.word	0x7d000200
    2044:	00000028 	.word	0x00000028
    2048:	00000000 	.word	0x00000000
    204c:	00027000 	.word	0x00027000
    2050:	00027200 	.word	0x00027200
    2054:	50000100 	.word	0x50000100
    2058:	000002b4 	.word	0x000002b4
    205c:	00000304 	.word	0x00000304
    2060:	0c7d0002 	.word	0x0c7d0002
	...
    206c:	00000270 	.word	0x00000270
    2070:	000002b8 	.word	0x000002b8
    2074:	b8510001 	.word	0xb8510001
    2078:	04000002 	.word	0x04000002
    207c:	01000003 	.word	0x01000003
    2080:	00005400 	.word	0x00005400
    2084:	00000000 	.word	0x00000000
    2088:	02940000 	.word	0x02940000
    208c:	02cc0000 	.word	0x02cc0000
    2090:	00010000 	.word	0x00010000
    2094:	0002cc55 	.word	0x0002cc55
    2098:	0002d400 	.word	0x0002d400
    209c:	53000100 	.word	0x53000100
    20a0:	000002d6 	.word	0x000002d6
    20a4:	000002e2 	.word	0x000002e2
    20a8:	00530001 	.word	0x00530001
    20ac:	00000000 	.word	0x00000000
    20b0:	86000000 	.word	0x86000000
    20b4:	e2000002 	.word	0xe2000002
    20b8:	02000002 	.word	0x02000002
    20bc:	e2087d00 	.word	0xe2087d00
    20c0:	ea000002 	.word	0xea000002
    20c4:	01000002 	.word	0x01000002
    20c8:	02ee5300 	.word	0x02ee5300
    20cc:	02f20000 	.word	0x02f20000
    20d0:	00010000 	.word	0x00010000
    20d4:	0002f453 	.word	0x0002f453
    20d8:	00030400 	.word	0x00030400
    20dc:	53000100 	.word	0x53000100
	...
    20e8:	0000028e 	.word	0x0000028e
    20ec:	000002bc 	.word	0x000002bc
    20f0:	bc5c0001 	.word	0xbc5c0001
    20f4:	c4000002 	.word	0xc4000002
    20f8:	01000002 	.word	0x01000002
    20fc:	02c85300 	.word	0x02c85300
    2100:	03040000 	.word	0x03040000
    2104:	00010000 	.word	0x00010000
    2108:	0000005c 	.word	0x0000005c
    210c:	00000000 	.word	0x00000000
    2110:	00030400 	.word	0x00030400
    2114:	00030800 	.word	0x00030800
    2118:	5d000100 	.word	0x5d000100
    211c:	00000308 	.word	0x00000308
    2120:	00000470 	.word	0x00000470
    2124:	0c7d0002 	.word	0x0c7d0002
	...
    2130:	00000304 	.word	0x00000304
    2134:	0000030e 	.word	0x0000030e
    2138:	0e500001 	.word	0x0e500001
    213c:	70000003 	.word	0x70000003
    2140:	01000004 	.word	0x01000004
    2144:	00005400 	.word	0x00005400
    2148:	00000000 	.word	0x00000000
    214c:	03040000 	.word	0x03040000
    2150:	030e0000 	.word	0x030e0000
    2154:	00010000 	.word	0x00010000
    2158:	00030e51 	.word	0x00030e51
    215c:	00047000 	.word	0x00047000
    2160:	55000100 	.word	0x55000100
	...
    216c:	00000344 	.word	0x00000344
    2170:	0000034c 	.word	0x0000034c
    2174:	00530001 	.word	0x00530001
    2178:	00000000 	.word	0x00000000
    217c:	32000000 	.word	0x32000000
    2180:	4e000003 	.word	0x4e000003
    2184:	01000003 	.word	0x01000003
    2188:	00005200 	.word	0x00005200
    218c:	00000000 	.word	0x00000000
    2190:	03800000 	.word	0x03800000
    2194:	038e0000 	.word	0x038e0000
    2198:	00010000 	.word	0x00010000
    219c:	00039253 	.word	0x00039253
    21a0:	00039a00 	.word	0x00039a00
    21a4:	53000100 	.word	0x53000100
    21a8:	0000039e 	.word	0x0000039e
    21ac:	000003a8 	.word	0x000003a8
    21b0:	00530001 	.word	0x00530001
    21b4:	00000000 	.word	0x00000000
    21b8:	a2000000 	.word	0xa2000000
    21bc:	aa000003 	.word	0xaa000003
    21c0:	01000003 	.word	0x01000003
    21c4:	00005200 	.word	0x00005200
    21c8:	00000000 	.word	0x00000000
    21cc:	03fc0000 	.word	0x03fc0000
    21d0:	04060000 	.word	0x04060000
    21d4:	00010000 	.word	0x00010000
    21d8:	00000053 	.word	0x00000053
    21dc:	00000000 	.word	0x00000000
    21e0:	00040000 	.word	0x00040000
    21e4:	00040800 	.word	0x00040800
    21e8:	52000100 	.word	0x52000100
	...
    21f4:	0000044c 	.word	0x0000044c
    21f8:	00000456 	.word	0x00000456
    21fc:	00530001 	.word	0x00530001
    2200:	00000000 	.word	0x00000000
    2204:	50000000 	.word	0x50000000
    2208:	58000004 	.word	0x58000004
    220c:	01000004 	.word	0x01000004
    2210:	00005200 	.word	0x00005200
    2214:	00000000 	.word	0x00000000
    2218:	04700000 	.word	0x04700000
    221c:	04740000 	.word	0x04740000
    2220:	00010000 	.word	0x00010000
    2224:	0004745d 	.word	0x0004745d
    2228:	0005ca00 	.word	0x0005ca00
    222c:	7d000200 	.word	0x7d000200
    2230:	00000014 	.word	0x00000014
    2234:	00000000 	.word	0x00000000
    2238:	00047000 	.word	0x00047000
    223c:	00047c00 	.word	0x00047c00
    2240:	51000100 	.word	0x51000100
    2244:	0000047c 	.word	0x0000047c
    2248:	000005ca 	.word	0x000005ca
    224c:	005c0001 	.word	0x005c0001
    2250:	00000000 	.word	0x00000000
    2254:	ba000000 	.word	0xba000000
    2258:	c8000004 	.word	0xc8000004
    225c:	01000004 	.word	0x01000004
    2260:	00005300 	.word	0x00005300
    2264:	00000000 	.word	0x00000000
    2268:	04b40000 	.word	0x04b40000
    226c:	04ee0000 	.word	0x04ee0000
    2270:	00010000 	.word	0x00010000
    2274:	00000052 	.word	0x00000052
    2278:	00000000 	.word	0x00000000
    227c:	0004f200 	.word	0x0004f200
    2280:	00050000 	.word	0x00050000
    2284:	53000100 	.word	0x53000100
    2288:	00000504 	.word	0x00000504
    228c:	00000516 	.word	0x00000516
    2290:	00530001 	.word	0x00530001
    2294:	00000000 	.word	0x00000000
    2298:	10000000 	.word	0x10000000
    229c:	2c000005 	.word	0x2c000005
    22a0:	01000005 	.word	0x01000005
    22a4:	05c65200 	.word	0x05c65200
    22a8:	05ca0000 	.word	0x05ca0000
    22ac:	00010000 	.word	0x00010000
    22b0:	00000052 	.word	0x00000052
    22b4:	00000000 	.word	0x00000000
    22b8:	00054000 	.word	0x00054000
    22bc:	00054e00 	.word	0x00054e00
    22c0:	53000100 	.word	0x53000100
    22c4:	00000552 	.word	0x00000552
    22c8:	0000055a 	.word	0x0000055a
    22cc:	5e530001 	.word	0x5e530001
    22d0:	68000005 	.word	0x68000005
    22d4:	01000005 	.word	0x01000005
    22d8:	00005300 	.word	0x00005300
    22dc:	00000000 	.word	0x00000000
    22e0:	05620000 	.word	0x05620000
    22e4:	05920000 	.word	0x05920000
    22e8:	00010000 	.word	0x00010000
    22ec:	00000052 	.word	0x00000052
    22f0:	00000000 	.word	0x00000000
    22f4:	0005ae00 	.word	0x0005ae00
    22f8:	0005b600 	.word	0x0005b600
    22fc:	53000100 	.word	0x53000100
	...
    2308:	000006a0 	.word	0x000006a0
    230c:	000006a2 	.word	0x000006a2
    2310:	00520001 	.word	0x00520001
    2314:	00000000 	.word	0x00000000
    2318:	d0000000 	.word	0xd0000000
    231c:	dc000006 	.word	0xdc000006
    2320:	01000006 	.word	0x01000006
    2324:	00005100 	.word	0x00005100
    2328:	00000000 	.word	0x00000000
    232c:	06d60000 	.word	0x06d60000
    2330:	06dc0000 	.word	0x06dc0000
    2334:	00010000 	.word	0x00010000
    2338:	0006dc53 	.word	0x0006dc53
    233c:	0006ea00 	.word	0x0006ea00
    2340:	51000100 	.word	0x51000100
	...
    234c:	000006ec 	.word	0x000006ec
    2350:	000006ee 	.word	0x000006ee
    2354:	ee5d0001 	.word	0xee5d0001
    2358:	7e000006 	.word	0x7e000006
    235c:	02000007 	.word	0x02000007
    2360:	00087d00 	.word	0x00087d00
    2364:	00000000 	.word	0x00000000
    2368:	ec000000 	.word	0xec000000
    236c:	f4000006 	.word	0xf4000006
    2370:	01000006 	.word	0x01000006
    2374:	06f45100 	.word	0x06f45100
    2378:	077e0000 	.word	0x077e0000
    237c:	00010000 	.word	0x00010000
    2380:	00000054 	.word	0x00000054
    2384:	00000000 	.word	0x00000000
    2388:	0006ec00 	.word	0x0006ec00
    238c:	0006f800 	.word	0x0006f800
    2390:	52000100 	.word	0x52000100
    2394:	000006f8 	.word	0x000006f8
    2398:	0000077e 	.word	0x0000077e
    239c:	00510001 	.word	0x00510001
    23a0:	00000000 	.word	0x00000000
    23a4:	ec000000 	.word	0xec000000
    23a8:	f8000006 	.word	0xf8000006
    23ac:	01000006 	.word	0x01000006
    23b0:	06f85300 	.word	0x06f85300
    23b4:	077e0000 	.word	0x077e0000
    23b8:	00010000 	.word	0x00010000
    23bc:	0000005c 	.word	0x0000005c
    23c0:	00000000 	.word	0x00000000
    23c4:	00070c00 	.word	0x00070c00
    23c8:	00072400 	.word	0x00072400
    23cc:	53000100 	.word	0x53000100
    23d0:	0000072a 	.word	0x0000072a
    23d4:	0000072e 	.word	0x0000072e
    23d8:	5e530001 	.word	0x5e530001
    23dc:	64000007 	.word	0x64000007
    23e0:	01000007 	.word	0x01000007
    23e4:	00005300 	.word	0x00005300
    23e8:	00000000 	.word	0x00000000
    23ec:	072c0000 	.word	0x072c0000
    23f0:	072e0000 	.word	0x072e0000
    23f4:	00010000 	.word	0x00010000
    23f8:	00075e52 	.word	0x00075e52
    23fc:	00077e00 	.word	0x00077e00
    2400:	52000100 	.word	0x52000100
	...
    240c:	0000075c 	.word	0x0000075c
    2410:	00000764 	.word	0x00000764
    2414:	00530001 	.word	0x00530001
    2418:	00000000 	.word	0x00000000
    241c:	68000000 	.word	0x68000000
    2420:	74000007 	.word	0x74000007
    2424:	01000007 	.word	0x01000007
    2428:	00005300 	.word	0x00005300
    242c:	00000000 	.word	0x00000000
    2430:	07800000 	.word	0x07800000
    2434:	078c0000 	.word	0x078c0000
    2438:	00010000 	.word	0x00010000
    243c:	00000051 	.word	0x00000051
    2440:	00000000 	.word	0x00000000
    2444:	00078000 	.word	0x00078000
    2448:	00078e00 	.word	0x00078e00
    244c:	52000100 	.word	0x52000100
	...
    2458:	00000780 	.word	0x00000780
    245c:	00000798 	.word	0x00000798
    2460:	00530001 	.word	0x00530001
    2464:	00000000 	.word	0x00000000
    2468:	a8000000 	.word	0xa8000000
    246c:	b4000007 	.word	0xb4000007
    2470:	01000007 	.word	0x01000007
    2474:	00005100 	.word	0x00005100
    2478:	00000000 	.word	0x00000000
    247c:	07a80000 	.word	0x07a80000
    2480:	07b60000 	.word	0x07b60000
    2484:	00010000 	.word	0x00010000
    2488:	00000052 	.word	0x00000052
    248c:	00000000 	.word	0x00000000
    2490:	0007a800 	.word	0x0007a800
    2494:	0007c000 	.word	0x0007c000
    2498:	53000100 	.word	0x53000100
	...
    24a4:	000007cc 	.word	0x000007cc
    24a8:	000007d8 	.word	0x000007d8
    24ac:	00510001 	.word	0x00510001
    24b0:	00000000 	.word	0x00000000
    24b4:	cc000000 	.word	0xcc000000
    24b8:	da000007 	.word	0xda000007
    24bc:	01000007 	.word	0x01000007
    24c0:	00005200 	.word	0x00005200
    24c4:	00000000 	.word	0x00000000
    24c8:	07ec0000 	.word	0x07ec0000
    24cc:	07f80000 	.word	0x07f80000
    24d0:	00010000 	.word	0x00010000
    24d4:	00000051 	.word	0x00000051
    24d8:	00000000 	.word	0x00000000
    24dc:	0007f200 	.word	0x0007f200
    24e0:	0007f800 	.word	0x0007f800
    24e4:	53000100 	.word	0x53000100
    24e8:	000007f8 	.word	0x000007f8
    24ec:	000007fc 	.word	0x000007fc
    24f0:	00510001 	.word	0x00510001
    24f4:	00000000 	.word	0x00000000
    24f8:	fc000000 	.word	0xfc000000
    24fc:	08000007 	.word	0x08000007
    2500:	01000008 	.word	0x01000008
    2504:	00005100 	.word	0x00005100
    2508:	00000000 	.word	0x00000000
    250c:	08020000 	.word	0x08020000
    2510:	08080000 	.word	0x08080000
    2514:	00010000 	.word	0x00010000
    2518:	00080853 	.word	0x00080853
    251c:	00080c00 	.word	0x00080c00
    2520:	51000100 	.word	0x51000100
	...
    252c:	0000080c 	.word	0x0000080c
    2530:	00000812 	.word	0x00000812
    2534:	125d0001 	.word	0x125d0001
    2538:	52000008 	.word	0x52000008
    253c:	02000008 	.word	0x02000008
    2540:	000c7d00 	.word	0x000c7d00
    2544:	00000000 	.word	0x00000000
    2548:	0c000000 	.word	0x0c000000
    254c:	44000008 	.word	0x44000008
    2550:	01000008 	.word	0x01000008
    2554:	00005100 	.word	0x00005100
    2558:	00000000 	.word	0x00000000
    255c:	080c0000 	.word	0x080c0000
    2560:	08340000 	.word	0x08340000
    2564:	00010000 	.word	0x00010000
    2568:	00000052 	.word	0x00000052
    256c:	00000000 	.word	0x00000000
    2570:	00082800 	.word	0x00082800
    2574:	00084400 	.word	0x00084400
    2578:	5c000100 	.word	0x5c000100
    257c:	00000844 	.word	0x00000844
    2580:	00000852 	.word	0x00000852
    2584:	00510001 	.word	0x00510001
    2588:	00000000 	.word	0x00000000
    258c:	54000000 	.word	0x54000000
    2590:	60000008 	.word	0x60000008
    2594:	01000008 	.word	0x01000008
    2598:	00005100 	.word	0x00005100
    259c:	00000000 	.word	0x00000000
    25a0:	085a0000 	.word	0x085a0000
    25a4:	08600000 	.word	0x08600000
    25a8:	00010000 	.word	0x00010000
    25ac:	00086053 	.word	0x00086053
    25b0:	00086400 	.word	0x00086400
    25b4:	51000100 	.word	0x51000100
	...
    25c0:	0000086a 	.word	0x0000086a
    25c4:	00000872 	.word	0x00000872
    25c8:	74530001 	.word	0x74530001
    25cc:	78000008 	.word	0x78000008
    25d0:	01000008 	.word	0x01000008
    25d4:	00005300 	.word	0x00005300
    25d8:	00000000 	.word	0x00000000
    25dc:	08780000 	.word	0x08780000
    25e0:	08840000 	.word	0x08840000
    25e4:	00010000 	.word	0x00010000
    25e8:	00000051 	.word	0x00000051
    25ec:	00000000 	.word	0x00000000
    25f0:	00087e00 	.word	0x00087e00
    25f4:	00088400 	.word	0x00088400
    25f8:	53000100 	.word	0x53000100
    25fc:	00000884 	.word	0x00000884
    2600:	00000888 	.word	0x00000888
    2604:	00510001 	.word	0x00510001
    2608:	00000000 	.word	0x00000000
    260c:	8e000000 	.word	0x8e000000
    2610:	96000008 	.word	0x96000008
    2614:	01000008 	.word	0x01000008
    2618:	08985300 	.word	0x08985300
    261c:	089c0000 	.word	0x089c0000
    2620:	00010000 	.word	0x00010000
    2624:	00000053 	.word	0x00000053
    2628:	00000000 	.word	0x00000000
    262c:	00090c00 	.word	0x00090c00
    2630:	00091800 	.word	0x00091800
    2634:	51000100 	.word	0x51000100
	...
    2640:	00000912 	.word	0x00000912
    2644:	00000918 	.word	0x00000918
    2648:	18530001 	.word	0x18530001
    264c:	1c000009 	.word	0x1c000009
    2650:	01000009 	.word	0x01000009
    2654:	00005100 	.word	0x00005100
    2658:	00000000 	.word	0x00000000
    265c:	09220000 	.word	0x09220000
    2660:	092a0000 	.word	0x092a0000
    2664:	00010000 	.word	0x00010000
    2668:	00092c53 	.word	0x00092c53
    266c:	00093000 	.word	0x00093000
    2670:	53000100 	.word	0x53000100
	...
    267c:	00000930 	.word	0x00000930
    2680:	0000093c 	.word	0x0000093c
    2684:	00510001 	.word	0x00510001
    2688:	00000000 	.word	0x00000000
    268c:	36000000 	.word	0x36000000
    2690:	3c000009 	.word	0x3c000009
    2694:	01000009 	.word	0x01000009
    2698:	093c5300 	.word	0x093c5300
    269c:	09400000 	.word	0x09400000
    26a0:	00010000 	.word	0x00010000
    26a4:	00000051 	.word	0x00000051
    26a8:	00000000 	.word	0x00000000
    26ac:	00094600 	.word	0x00094600
    26b0:	00094e00 	.word	0x00094e00
    26b4:	53000100 	.word	0x53000100
    26b8:	00000950 	.word	0x00000950
    26bc:	00000954 	.word	0x00000954
    26c0:	00530001 	.word	0x00530001
    26c4:	00000000 	.word	0x00000000
    26c8:	54000000 	.word	0x54000000
    26cc:	60000009 	.word	0x60000009
    26d0:	01000009 	.word	0x01000009
    26d4:	00005100 	.word	0x00005100
    26d8:	00000000 	.word	0x00000000
    26dc:	095a0000 	.word	0x095a0000
    26e0:	09600000 	.word	0x09600000
    26e4:	00010000 	.word	0x00010000
    26e8:	00096053 	.word	0x00096053
    26ec:	00096400 	.word	0x00096400
    26f0:	51000100 	.word	0x51000100
	...
    26fc:	0000096a 	.word	0x0000096a
    2700:	00000972 	.word	0x00000972
    2704:	74530001 	.word	0x74530001
    2708:	78000009 	.word	0x78000009
    270c:	01000009 	.word	0x01000009
    2710:	00005300 	.word	0x00005300
    2714:	00000000 	.word	0x00000000
    2718:	09780000 	.word	0x09780000
    271c:	09840000 	.word	0x09840000
    2720:	00010000 	.word	0x00010000
    2724:	00000051 	.word	0x00000051
    2728:	00000000 	.word	0x00000000
    272c:	00097e00 	.word	0x00097e00
    2730:	00098400 	.word	0x00098400
    2734:	53000100 	.word	0x53000100
    2738:	00000984 	.word	0x00000984
    273c:	00000988 	.word	0x00000988
    2740:	00510001 	.word	0x00510001
    2744:	00000000 	.word	0x00000000
    2748:	8e000000 	.word	0x8e000000
    274c:	96000009 	.word	0x96000009
    2750:	01000009 	.word	0x01000009
    2754:	09985300 	.word	0x09985300
    2758:	099c0000 	.word	0x099c0000
    275c:	00010000 	.word	0x00010000
    2760:	00000053 	.word	0x00000053
    2764:	00000000 	.word	0x00000000
    2768:	00099c00 	.word	0x00099c00
    276c:	0009a800 	.word	0x0009a800
    2770:	51000100 	.word	0x51000100
	...
    277c:	000009a2 	.word	0x000009a2
    2780:	000009a8 	.word	0x000009a8
    2784:	a8530001 	.word	0xa8530001
    2788:	ac000009 	.word	0xac000009
    278c:	01000009 	.word	0x01000009
    2790:	00005100 	.word	0x00005100
    2794:	00000000 	.word	0x00000000
    2798:	09b00000 	.word	0x09b00000
    279c:	09b60000 	.word	0x09b60000
    27a0:	00010000 	.word	0x00010000
    27a4:	0009b853 	.word	0x0009b853
    27a8:	0009bc00 	.word	0x0009bc00
    27ac:	53000100 	.word	0x53000100
	...
    27b8:	000009bc 	.word	0x000009bc
    27bc:	000009c8 	.word	0x000009c8
    27c0:	00510001 	.word	0x00510001
    27c4:	00000000 	.word	0x00000000
    27c8:	c2000000 	.word	0xc2000000
    27cc:	c8000009 	.word	0xc8000009
    27d0:	01000009 	.word	0x01000009
    27d4:	09c85300 	.word	0x09c85300
    27d8:	09cc0000 	.word	0x09cc0000
    27dc:	00010000 	.word	0x00010000
    27e0:	00000051 	.word	0x00000051
    27e4:	00000000 	.word	0x00000000
    27e8:	0009d000 	.word	0x0009d000
    27ec:	0009d600 	.word	0x0009d600
    27f0:	53000100 	.word	0x53000100
    27f4:	000009d8 	.word	0x000009d8
    27f8:	000009dc 	.word	0x000009dc
    27fc:	00530001 	.word	0x00530001
    2800:	00000000 	.word	0x00000000
    2804:	dc000000 	.word	0xdc000000
    2808:	e8000009 	.word	0xe8000009
    280c:	01000009 	.word	0x01000009
    2810:	00005100 	.word	0x00005100
    2814:	00000000 	.word	0x00000000
    2818:	09e20000 	.word	0x09e20000
    281c:	09e80000 	.word	0x09e80000
    2820:	00010000 	.word	0x00010000
    2824:	0009e853 	.word	0x0009e853
    2828:	0009ec00 	.word	0x0009ec00
    282c:	51000100 	.word	0x51000100
	...
    2838:	000009ec 	.word	0x000009ec
    283c:	000009f8 	.word	0x000009f8
    2840:	00510001 	.word	0x00510001
    2844:	00000000 	.word	0x00000000
    2848:	f2000000 	.word	0xf2000000
    284c:	f8000009 	.word	0xf8000009
    2850:	01000009 	.word	0x01000009
    2854:	09f85300 	.word	0x09f85300
    2858:	09fc0000 	.word	0x09fc0000
    285c:	00010000 	.word	0x00010000
    2860:	00000051 	.word	0x00000051
    2864:	00000000 	.word	0x00000000
    2868:	000a0200 	.word	0x000a0200
    286c:	000a0a00 	.word	0x000a0a00
    2870:	53000100 	.word	0x53000100
    2874:	00000a0c 	.word	0x00000a0c
    2878:	00000a10 	.word	0x00000a10
    287c:	00530001 	.word	0x00530001
    2880:	00000000 	.word	0x00000000
    2884:	16000000 	.word	0x16000000
    2888:	1e00000a 	.word	0x1e00000a
    288c:	0100000a 	.word	0x0100000a
    2890:	0a205300 	.word	0x0a205300
    2894:	0a240000 	.word	0x0a240000
    2898:	00010000 	.word	0x00010000
    289c:	00000053 	.word	0x00000053
    28a0:	00000000 	.word	0x00000000
    28a4:	000a2a00 	.word	0x000a2a00
    28a8:	000a3200 	.word	0x000a3200
    28ac:	53000100 	.word	0x53000100
    28b0:	00000a34 	.word	0x00000a34
    28b4:	00000a38 	.word	0x00000a38
    28b8:	00530001 	.word	0x00530001
    28bc:	00000000 	.word	0x00000000
    28c0:	3e000000 	.word	0x3e000000
    28c4:	4600000a 	.word	0x4600000a
    28c8:	0100000a 	.word	0x0100000a
    28cc:	0a485300 	.word	0x0a485300
    28d0:	0a4c0000 	.word	0x0a4c0000
    28d4:	00010000 	.word	0x00010000
    28d8:	00000053 	.word	0x00000053
    28dc:	00000000 	.word	0x00000000
    28e0:	000a5200 	.word	0x000a5200
    28e4:	000a5a00 	.word	0x000a5a00
    28e8:	53000100 	.word	0x53000100
    28ec:	00000a5c 	.word	0x00000a5c
    28f0:	00000a60 	.word	0x00000a60
    28f4:	00530001 	.word	0x00530001
    28f8:	00000000 	.word	0x00000000
    28fc:	60000000 	.word	0x60000000
    2900:	6600000a 	.word	0x6600000a
    2904:	0100000a 	.word	0x0100000a
    2908:	00005200 	.word	0x00005200
    290c:	00000000 	.word	0x00000000
    2910:	0a800000 	.word	0x0a800000
    2914:	0a860000 	.word	0x0a860000
    2918:	00010000 	.word	0x00010000
    291c:	00000052 	.word	0x00000052
    2920:	00000000 	.word	0x00000000
    2924:	000aa000 	.word	0x000aa000
    2928:	000aaa00 	.word	0x000aaa00
    292c:	5d000100 	.word	0x5d000100
    2930:	00000aaa 	.word	0x00000aaa
    2934:	00000b08 	.word	0x00000b08
    2938:	087d0002 	.word	0x087d0002
	...
    2944:	00000aa0 	.word	0x00000aa0
    2948:	00000aa8 	.word	0x00000aa8
    294c:	c2500001 	.word	0xc2500001
    2950:	0800000a 	.word	0x0800000a
    2954:	0200000b 	.word	0x0200000b
    2958:	00047d00 	.word	0x00047d00
    295c:	00000000 	.word	0x00000000
    2960:	a0000000 	.word	0xa0000000
    2964:	cc00000a 	.word	0xcc00000a
    2968:	0100000a 	.word	0x0100000a
    296c:	0ae25100 	.word	0x0ae25100
    2970:	0aee0000 	.word	0x0aee0000
    2974:	00010000 	.word	0x00010000
    2978:	00000051 	.word	0x00000051
    297c:	00000000 	.word	0x00000000
    2980:	000aa000 	.word	0x000aa000
    2984:	000aa800 	.word	0x000aa800
    2988:	52000100 	.word	0x52000100
    298c:	00000aa8 	.word	0x00000aa8
    2990:	00000b08 	.word	0x00000b08
    2994:	005c0001 	.word	0x005c0001
    2998:	00000000 	.word	0x00000000
    299c:	5c000000 	.word	0x5c000000
    29a0:	6e00000b 	.word	0x6e00000b
    29a4:	0100000b 	.word	0x0100000b
    29a8:	00005100 	.word	0x00005100
    29ac:	00000000 	.word	0x00000000
    29b0:	0b740000 	.word	0x0b740000
    29b4:	0b860000 	.word	0x0b860000
    29b8:	00010000 	.word	0x00010000
    29bc:	00000051 	.word	0x00000051
    29c0:	00000000 	.word	0x00000000
    29c4:	000b8c00 	.word	0x000b8c00
    29c8:	000b9e00 	.word	0x000b9e00
    29cc:	51000100 	.word	0x51000100
	...
    29d8:	00000ba4 	.word	0x00000ba4
    29dc:	00000bb6 	.word	0x00000bb6
    29e0:	00510001 	.word	0x00510001
    29e4:	00000000 	.word	0x00000000
    29e8:	d8000000 	.word	0xd8000000
    29ec:	ea00000b 	.word	0xea00000b
    29f0:	0100000b 	.word	0x0100000b
    29f4:	00005100 	.word	0x00005100
    29f8:	00000000 	.word	0x00000000
    29fc:	0c0c0000 	.word	0x0c0c0000
    2a00:	0c1e0000 	.word	0x0c1e0000
    2a04:	00010000 	.word	0x00010000
    2a08:	00000051 	.word	0x00000051
    2a0c:	00000000 	.word	0x00000000
    2a10:	000c4000 	.word	0x000c4000
    2a14:	000c4c00 	.word	0x000c4c00
    2a18:	51000100 	.word	0x51000100
	...
    2a24:	00000c50 	.word	0x00000c50
    2a28:	00000c52 	.word	0x00000c52
    2a2c:	00500001 	.word	0x00500001
    2a30:	00000000 	.word	0x00000000
    2a34:	58000000 	.word	0x58000000
    2a38:	5a00000c 	.word	0x5a00000c
    2a3c:	0100000c 	.word	0x0100000c
    2a40:	00005000 	.word	0x00005000
    2a44:	00000000 	.word	0x00000000
    2a48:	0c600000 	.word	0x0c600000
    2a4c:	0c620000 	.word	0x0c620000
    2a50:	00010000 	.word	0x00010000
    2a54:	00000050 	.word	0x00000050
    2a58:	00000000 	.word	0x00000000
    2a5c:	000c6800 	.word	0x000c6800
    2a60:	000c6c00 	.word	0x000c6c00
    2a64:	50000100 	.word	0x50000100
	...
    2a70:	00000c70 	.word	0x00000c70
    2a74:	00000c72 	.word	0x00000c72
    2a78:	00500001 	.word	0x00500001
    2a7c:	00000000 	.word	0x00000000
    2a80:	78000000 	.word	0x78000000
    2a84:	7a00000c 	.word	0x7a00000c
    2a88:	0100000c 	.word	0x0100000c
    2a8c:	00005000 	.word	0x00005000
    2a90:	00000000 	.word	0x00000000
    2a94:	0c800000 	.word	0x0c800000
    2a98:	0c8a0000 	.word	0x0c8a0000
    2a9c:	00010000 	.word	0x00010000
    2aa0:	00000050 	.word	0x00000050
    2aa4:	00000000 	.word	0x00000000
    2aa8:	000c8c00 	.word	0x000c8c00
    2aac:	000c9000 	.word	0x000c9000
    2ab0:	51000100 	.word	0x51000100
	...
    2abc:	00000c98 	.word	0x00000c98
    2ac0:	00000ca4 	.word	0x00000ca4
    2ac4:	00500001 	.word	0x00500001
    2ac8:	00000000 	.word	0x00000000
    2acc:	b0000000 	.word	0xb0000000
    2ad0:	b400000c 	.word	0xb400000c
    2ad4:	0100000c 	.word	0x0100000c
    2ad8:	00005100 	.word	0x00005100
    2adc:	00000000 	.word	0x00000000
    2ae0:	0cbc0000 	.word	0x0cbc0000
    2ae4:	0cbe0000 	.word	0x0cbe0000
    2ae8:	00010000 	.word	0x00010000
    2aec:	000cbe5d 	.word	0x000cbe5d
    2af0:	000cc200 	.word	0x000cc200
    2af4:	7d000200 	.word	0x7d000200
    2af8:	000cc204 	.word	0x000cc204
    2afc:	000d8800 	.word	0x000d8800
    2b00:	7d000200 	.word	0x7d000200
    2b04:	00000010 	.word	0x00000010
    2b08:	00000000 	.word	0x00000000
    2b0c:	000cbc00 	.word	0x000cbc00
    2b10:	000cc400 	.word	0x000cc400
    2b14:	50000100 	.word	0x50000100
    2b18:	00000cc6 	.word	0x00000cc6
    2b1c:	00000d88 	.word	0x00000d88
    2b20:	047d0002 	.word	0x047d0002
	...
    2b2c:	00000020 	.word	0x00000020
    2b30:	00000032 	.word	0x00000032
    2b34:	00510001 	.word	0x00510001
    2b38:	00000000 	.word	0x00000000
    2b3c:	74000000 	.word	0x74000000
    2b40:	82000000 	.word	0x82000000
    2b44:	01000000 	.word	0x01000000
    2b48:	00825d00 	.word	0x00825d00
    2b4c:	00b20000 	.word	0x00b20000
    2b50:	00020000 	.word	0x00020000
    2b54:	0000087d 	.word	0x0000087d
    2b58:	00000000 	.word	0x00000000
    2b5c:	00740000 	.word	0x00740000
    2b60:	008c0000 	.word	0x008c0000
    2b64:	00010000 	.word	0x00010000
    2b68:	00000050 	.word	0x00000050
    2b6c:	00000000 	.word	0x00000000
    2b70:	00007400 	.word	0x00007400
    2b74:	00007600 	.word	0x00007600
    2b78:	51000100 	.word	0x51000100
    2b7c:	00000076 	.word	0x00000076
    2b80:	00000080 	.word	0x00000080
    2b84:	00530001 	.word	0x00530001
    2b88:	00000000 	.word	0x00000000
    2b8c:	90000000 	.word	0x90000000
    2b90:	92000000 	.word	0x92000000
    2b94:	01000000 	.word	0x01000000
    2b98:	009a5000 	.word	0x009a5000
    2b9c:	009c0000 	.word	0x009c0000
    2ba0:	00010000 	.word	0x00010000
    2ba4:	00009e50 	.word	0x00009e50
    2ba8:	0000b200 	.word	0x0000b200
    2bac:	50000100 	.word	0x50000100
	...
    2bb8:	000000e4 	.word	0x000000e4
    2bbc:	000000f6 	.word	0x000000f6
    2bc0:	00510001 	.word	0x00510001
    2bc4:	00000000 	.word	0x00000000
    2bc8:	18000000 	.word	0x18000000
    2bcc:	2a000001 	.word	0x2a000001
    2bd0:	01000001 	.word	0x01000001
    2bd4:	00005100 	.word	0x00005100
    2bd8:	00000000 	.word	0x00000000
    2bdc:	014c0000 	.word	0x014c0000
    2be0:	014e0000 	.word	0x014e0000
    2be4:	00010000 	.word	0x00010000
    2be8:	00000051 	.word	0x00000051
    2bec:	00000000 	.word	0x00000000
    2bf0:	00015400 	.word	0x00015400
    2bf4:	00015600 	.word	0x00015600
    2bf8:	50000100 	.word	0x50000100
	...
    2c04:	000001e4 	.word	0x000001e4
    2c08:	000001f6 	.word	0x000001f6
    2c0c:	00510001 	.word	0x00510001
    2c10:	00000000 	.word	0x00000000
    2c14:	18000000 	.word	0x18000000
    2c18:	22000002 	.word	0x22000002
    2c1c:	01000002 	.word	0x01000002
    2c20:	00005000 	.word	0x00005000
    2c24:	00000000 	.word	0x00000000
    2c28:	02240000 	.word	0x02240000
    2c2c:	02280000 	.word	0x02280000
    2c30:	00010000 	.word	0x00010000
    2c34:	00000051 	.word	0x00000051
    2c38:	00000000 	.word	0x00000000
    2c3c:	00023000 	.word	0x00023000
    2c40:	00026c00 	.word	0x00026c00
    2c44:	50000100 	.word	0x50000100
	...
    2c50:	00000230 	.word	0x00000230
    2c54:	00000232 	.word	0x00000232
    2c58:	32510001 	.word	0x32510001
    2c5c:	3c000002 	.word	0x3c000002
    2c60:	01000002 	.word	0x01000002
    2c64:	023c5300 	.word	0x023c5300
    2c68:	027a0000 	.word	0x027a0000
    2c6c:	00010000 	.word	0x00010000
    2c70:	00000051 	.word	0x00000051
    2c74:	00000000 	.word	0x00000000
    2c78:	00024000 	.word	0x00024000
    2c7c:	00025a00 	.word	0x00025a00
    2c80:	52000100 	.word	0x52000100
    2c84:	0000025a 	.word	0x0000025a
    2c88:	0000027a 	.word	0x0000027a
    2c8c:	005c0001 	.word	0x005c0001
    2c90:	00000000 	.word	0x00000000
    2c94:	36000000 	.word	0x36000000
    2c98:	5a000002 	.word	0x5a000002
    2c9c:	01000002 	.word	0x01000002
    2ca0:	00005c00 	.word	0x00005c00
    2ca4:	00000000 	.word	0x00000000
    2ca8:	027c0000 	.word	0x027c0000
    2cac:	027e0000 	.word	0x027e0000
    2cb0:	00010000 	.word	0x00010000
    2cb4:	00000051 	.word	0x00000051
    2cb8:	00000000 	.word	0x00000000
    2cbc:	00028c00 	.word	0x00028c00
    2cc0:	0002a000 	.word	0x0002a000
    2cc4:	5d000100 	.word	0x5d000100
    2cc8:	000002a0 	.word	0x000002a0
    2ccc:	000002cc 	.word	0x000002cc
    2cd0:	107d0002 	.word	0x107d0002
    2cd4:	000002cc 	.word	0x000002cc
    2cd8:	00000328 	.word	0x00000328
    2cdc:	307d0002 	.word	0x307d0002
	...
    2ce8:	0000028c 	.word	0x0000028c
    2cec:	0000028e 	.word	0x0000028e
    2cf0:	d4500001 	.word	0xd4500001
    2cf4:	28000002 	.word	0x28000002
    2cf8:	02000003 	.word	0x02000003
    2cfc:	00047d00 	.word	0x00047d00
    2d00:	00000000 	.word	0x00000000
    2d04:	8c000000 	.word	0x8c000000
    2d08:	a6000002 	.word	0xa6000002
    2d0c:	01000002 	.word	0x01000002
    2d10:	02a65100 	.word	0x02a65100
    2d14:	03280000 	.word	0x03280000
    2d18:	00010000 	.word	0x00010000
    2d1c:	00000056 	.word	0x00000056
    2d20:	00000000 	.word	0x00000000
    2d24:	00029400 	.word	0x00029400
    2d28:	00029a00 	.word	0x00029a00
    2d2c:	53000100 	.word	0x53000100
    2d30:	000002aa 	.word	0x000002aa
    2d34:	000002c2 	.word	0x000002c2
    2d38:	c6520001 	.word	0xc6520001
    2d3c:	ce000002 	.word	0xce000002
    2d40:	01000002 	.word	0x01000002
    2d44:	00005300 	.word	0x00005300
    2d48:	00000000 	.word	0x00000000
    2d4c:	02e60000 	.word	0x02e60000
    2d50:	02ee0000 	.word	0x02ee0000
    2d54:	00010000 	.word	0x00010000
    2d58:	00000053 	.word	0x00000053
    2d5c:	00000000 	.word	0x00000000
    2d60:	00032800 	.word	0x00032800
    2d64:	00032a00 	.word	0x00032a00
    2d68:	5d000100 	.word	0x5d000100
    2d6c:	0000032a 	.word	0x0000032a
    2d70:	0000032e 	.word	0x0000032e
    2d74:	047d0002 	.word	0x047d0002
    2d78:	0000032e 	.word	0x0000032e
    2d7c:	000003bc 	.word	0x000003bc
    2d80:	107d0002 	.word	0x107d0002
	...
    2d8c:	00000328 	.word	0x00000328
    2d90:	00000330 	.word	0x00000330
    2d94:	32500001 	.word	0x32500001
    2d98:	bc000003 	.word	0xbc000003
    2d9c:	02000003 	.word	0x02000003
    2da0:	00047d00 	.word	0x00047d00
	...
    2dac:	0a000000 	.word	0x0a000000
    2db0:	01000000 	.word	0x01000000
    2db4:	000a5d00 	.word	0x000a5d00
    2db8:	00540000 	.word	0x00540000
    2dbc:	00020000 	.word	0x00020000
    2dc0:	0000087d 	.word	0x0000087d
    2dc4:	00000000 	.word	0x00000000
    2dc8:	00260000 	.word	0x00260000
    2dcc:	00380000 	.word	0x00380000
    2dd0:	00010000 	.word	0x00010000
    2dd4:	00000053 	.word	0x00000053
	...
    2de0:	00000400 	.word	0x00000400
    2de4:	5d000100 	.word	0x5d000100
    2de8:	00000004 	.word	0x00000004
    2dec:	00000010 	.word	0x00000010
    2df0:	047d0002 	.word	0x047d0002
    2df4:	00000010 	.word	0x00000010
    2df8:	00000028 	.word	0x00000028
    2dfc:	087d0002 	.word	0x087d0002
	...
    2e0c:	0000000c 	.word	0x0000000c
    2e10:	0c500001 	.word	0x0c500001
    2e14:	1c000000 	.word	0x1c000000
    2e18:	01000000 	.word	0x01000000
    2e1c:	00005100 	.word	0x00005100
	...
    2e28:	000c0000 	.word	0x000c0000
    2e2c:	00010000 	.word	0x00010000
    2e30:	00000c50 	.word	0x00000c50
    2e34:	00003000 	.word	0x00003000
    2e38:	54000100 	.word	0x54000100
	...
    2e48:	00000004 	.word	0x00000004
    2e4c:	045d0001 	.word	0x045d0001
    2e50:	48000000 	.word	0x48000000
    2e54:	02000000 	.word	0x02000000
    2e58:	00107d00 	.word	0x00107d00
    2e5c:	00000000 	.word	0x00000000
    2e60:	48000000 	.word	0x48000000
    2e64:	4c000000 	.word	0x4c000000
    2e68:	01000000 	.word	0x01000000
    2e6c:	004c5d00 	.word	0x004c5d00
    2e70:	00c80000 	.word	0x00c80000
    2e74:	00020000 	.word	0x00020000
    2e78:	0000107d 	.word	0x0000107d
	...
    2e84:	00080000 	.word	0x00080000
    2e88:	00010000 	.word	0x00010000
    2e8c:	0000085d 	.word	0x0000085d
    2e90:	0000d000 	.word	0x0000d000
    2e94:	7d000200 	.word	0x7d000200
    2e98:	00000008 	.word	0x00000008
	...
    2ea4:	00001800 	.word	0x00001800
    2ea8:	50000100 	.word	0x50000100
    2eac:	00000018 	.word	0x00000018
    2eb0:	00000020 	.word	0x00000020
    2eb4:	20540001 	.word	0x20540001
    2eb8:	38000000 	.word	0x38000000
    2ebc:	01000000 	.word	0x01000000
    2ec0:	00385000 	.word	0x00385000
    2ec4:	00d00000 	.word	0x00d00000
    2ec8:	00010000 	.word	0x00010000
    2ecc:	00000054 	.word	0x00000054
	...
    2ed8:	00002c00 	.word	0x00002c00
    2edc:	51000100 	.word	0x51000100
    2ee0:	000000a4 	.word	0x000000a4
    2ee4:	000000b0 	.word	0x000000b0
    2ee8:	c4510001 	.word	0xc4510001
    2eec:	d0000000 	.word	0xd0000000
    2ef0:	01000000 	.word	0x01000000
    2ef4:	00005100 	.word	0x00005100
	...
    2f00:	00380000 	.word	0x00380000
    2f04:	00010000 	.word	0x00010000
    2f08:	00003852 	.word	0x00003852
    2f0c:	00006000 	.word	0x00006000
    2f10:	5c000100 	.word	0x5c000100
    2f14:	00000060 	.word	0x00000060
    2f18:	00000090 	.word	0x00000090
    2f1c:	a0520001 	.word	0xa0520001
    2f20:	d0000000 	.word	0xd0000000
    2f24:	01000000 	.word	0x01000000
    2f28:	00005200 	.word	0x00005200
    2f2c:	00000000 	.word	0x00000000
    2f30:	000c0000 	.word	0x000c0000
    2f34:	00300000 	.word	0x00300000
    2f38:	00010000 	.word	0x00010000
    2f3c:	0000a45c 	.word	0x0000a45c
    2f40:	0000d000 	.word	0x0000d000
    2f44:	5c000100 	.word	0x5c000100
	...
    2f50:	00000028 	.word	0x00000028
    2f54:	0000002c 	.word	0x0000002c
    2f58:	2c530001 	.word	0x2c530001
    2f5c:	b0000000 	.word	0xb0000000
    2f60:	01000000 	.word	0x01000000
    2f64:	00c45100 	.word	0x00c45100
    2f68:	00d00000 	.word	0x00d00000
    2f6c:	00010000 	.word	0x00010000
    2f70:	00000051 	.word	0x00000051
    2f74:	00000000 	.word	0x00000000
    2f78:	00003400 	.word	0x00003400
    2f7c:	00005c00 	.word	0x00005c00
    2f80:	53000100 	.word	0x53000100
    2f84:	00000070 	.word	0x00000070
    2f88:	00000074 	.word	0x00000074
    2f8c:	74500001 	.word	0x74500001
    2f90:	84000000 	.word	0x84000000
    2f94:	01000000 	.word	0x01000000
    2f98:	00845300 	.word	0x00845300
    2f9c:	00c80000 	.word	0x00c80000
    2fa0:	00010000 	.word	0x00010000
    2fa4:	00000050 	.word	0x00000050
	...
    2fb0:	00000800 	.word	0x00000800
    2fb4:	5d000100 	.word	0x5d000100
    2fb8:	00000008 	.word	0x00000008
    2fbc:	0000009c 	.word	0x0000009c
    2fc0:	147d0002 	.word	0x147d0002
	...
    2fd0:	00000020 	.word	0x00000020
    2fd4:	20500001 	.word	0x20500001
    2fd8:	9c000000 	.word	0x9c000000
    2fdc:	01000000 	.word	0x01000000
    2fe0:	00005500 	.word	0x00005500
	...
    2fec:	003c0000 	.word	0x003c0000
    2ff0:	00010000 	.word	0x00010000
    2ff4:	00003c51 	.word	0x00003c51
    2ff8:	00009c00 	.word	0x00009c00
    2ffc:	58000100 	.word	0x58000100
	...
    300c:	0000003c 	.word	0x0000003c
    3010:	3c520001 	.word	0x3c520001
    3014:	9c000000 	.word	0x9c000000
    3018:	01000000 	.word	0x01000000
    301c:	00005600 	.word	0x00005600
	...
    3028:	003c0000 	.word	0x003c0000
    302c:	00010000 	.word	0x00010000
    3030:	00003c53 	.word	0x00003c53
    3034:	00009c00 	.word	0x00009c00
    3038:	57000100 	.word	0x57000100
	...
    3048:	00000004 	.word	0x00000004
    304c:	045d0001 	.word	0x045d0001
    3050:	10000000 	.word	0x10000000
    3054:	02000000 	.word	0x02000000
    3058:	10247d00 	.word	0x10247d00
    305c:	0c000000 	.word	0x0c000000
    3060:	02000001 	.word	0x02000001
    3064:	00307d00 	.word	0x00307d00
	...
    3070:	24000000 	.word	0x24000000
    3074:	01000000 	.word	0x01000000
    3078:	00245000 	.word	0x00245000
    307c:	00c00000 	.word	0x00c00000
    3080:	00020000 	.word	0x00020000
    3084:	00c0047d 	.word	0x00c0047d
    3088:	00d40000 	.word	0x00d40000
    308c:	00020000 	.word	0x00020000
    3090:	00d47091 	.word	0x00d47091
    3094:	00e80000 	.word	0x00e80000
    3098:	00020000 	.word	0x00020000
    309c:	00e8047d 	.word	0x00e8047d
    30a0:	00f40000 	.word	0x00f40000
    30a4:	00020000 	.word	0x00020000
    30a8:	00f47091 	.word	0x00f47091
    30ac:	010c0000 	.word	0x010c0000
    30b0:	00020000 	.word	0x00020000
    30b4:	0000047d 	.word	0x0000047d
	...
    30c0:	00240000 	.word	0x00240000
    30c4:	00010000 	.word	0x00010000
    30c8:	00002451 	.word	0x00002451
    30cc:	00010c00 	.word	0x00010c00
    30d0:	57000100 	.word	0x57000100
	...
    30dc:	00000044 	.word	0x00000044
    30e0:	000000c0 	.word	0x000000c0
    30e4:	d45c0001 	.word	0xd45c0001
    30e8:	dc000000 	.word	0xdc000000
    30ec:	01000000 	.word	0x01000000
    30f0:	00f85c00 	.word	0x00f85c00
    30f4:	01040000 	.word	0x01040000
    30f8:	00010000 	.word	0x00010000
    30fc:	0000005c 	.word	0x0000005c
    3100:	00000000 	.word	0x00000000
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
