INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.srcs/sources_1/new/datasrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datasrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.srcs/sources_1/new/dataWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.ip_user_files/bd/design_1/ip/design_1_datasrc_0_0/sim/design_1_datasrc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_datasrc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.ip_user_files/bd/design_1/ip/design_1_dataWrite_0_0/sim/design_1_dataWrite_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dataWrite_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Academics/BTP/Vivado/FFT_V1/FFT_V1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
