library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;

entity Interceptor is
  port(
    clock    : in  std_logic;
    addr     : in  unsigned(10 downto 2);
    data     : in  unsigned(31 downto 0);
    data_out : out unsigned(31 downto 0)
    );
end Interceptor;

architecture Interceptor of Interceptor is
  signal data_tmp : unsigned(31 downto 0);
begin

  process (addr, data)
  begin
    if addr = 3 then
      data_out <= data;
    end if;
  end process;

end Interceptor;
