[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 64
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitParam/dut.sv
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<63> s<62> l<1:1>
  n<> u<62> t<Source_text> p<63> c<61> l<1:1> el<4:10>
    n<> u<61> t<Description> p<62> c<60> l<1:1> el<4:10>
      n<> u<60> t<Module_declaration> p<61> c<14> l<1:1> el<4:10>
        n<> u<14> t<Module_ansi_header> p<60> c<2> s<31> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<31> t<Non_port_module_item> p<60> c<30> s<58> l<2:4> el<2:31>
          n<> u<30> t<Module_or_generate_item> p<31> c<29> l<2:4> el<2:31>
            n<> u<29> t<Module_common_item> p<30> c<28> l<2:4> el<2:31>
              n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:31>
                n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:31>
                  n<> u<26> t<Local_parameter_declaration> p<27> c<16> l<2:4> el<2:30>
                    n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:15> el<2:23>
                      n<> u<15> t<Signing_Unsigned> p<16> l<2:15> el<2:23>
                    n<> u<25> t<Param_assignment_list> p<26> c<24> l<2:24> el<2:30>
                      n<> u<24> t<Param_assignment> p<25> c<17> l<2:24> el<2:30>
                        n<P> u<17> t<STRING_CONST> p<24> s<23> l<2:24> el<2:25>
                        n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:28> el<2:30>
                          n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:28> el<2:30>
                            n<> u<21> t<Constant_expression> p<22> c<20> l<2:28> el<2:30>
                              n<> u<20> t<Constant_primary> p<21> c<19> l<2:28> el<2:30>
                                n<> u<19> t<Primary_literal> p<20> c<18> l<2:28> el<2:30>
                                  n<15> u<18> t<INT_CONST> p<19> l<2:28> el<2:30>
        n<> u<58> t<Non_port_module_item> p<60> c<57> s<59> l<3:4> el<3:47>
          n<> u<57> t<Module_or_generate_item> p<58> c<56> l<3:4> el<3:47>
            n<> u<56> t<Module_common_item> p<57> c<55> l<3:4> el<3:47>
              n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<3:4> el<3:47>
                n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<3:4> el<3:47>
                  n<> u<53> t<Local_parameter_declaration> p<54> c<43> l<3:4> el<3:46>
                    n<> u<43> t<Data_type_or_implicit> p<53> c<32> s<52> l<3:15> el<3:28>
                      n<> u<32> t<Signing_Signed> p<43> s<42> l<3:15> el<3:21>
                      n<> u<42> t<Packed_dimension> p<43> c<41> l<3:22> el<3:28>
                        n<> u<41> t<Constant_range> p<42> c<36> l<3:23> el<3:27>
                          n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<3:23> el<3:25>
                            n<> u<35> t<Constant_primary> p<36> c<34> l<3:23> el<3:25>
                              n<> u<34> t<Primary_literal> p<35> c<33> l<3:23> el<3:25>
                                n<63> u<33> t<INT_CONST> p<34> l<3:23> el<3:25>
                          n<> u<40> t<Constant_expression> p<41> c<39> l<3:26> el<3:27>
                            n<> u<39> t<Constant_primary> p<40> c<38> l<3:26> el<3:27>
                              n<> u<38> t<Primary_literal> p<39> c<37> l<3:26> el<3:27>
                                n<0> u<37> t<INT_CONST> p<38> l<3:26> el<3:27>
                    n<> u<52> t<Param_assignment_list> p<53> c<51> l<3:29> el<3:46>
                      n<> u<51> t<Param_assignment> p<52> c<44> l<3:29> el<3:46>
                        n<n> u<44> t<STRING_CONST> p<51> s<50> l<3:29> el<3:30>
                        n<> u<50> t<Constant_param_expression> p<51> c<49> l<3:33> el<3:46>
                          n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<3:33> el<3:46>
                            n<> u<48> t<Constant_expression> p<49> c<47> l<3:33> el<3:46>
                              n<> u<47> t<Constant_primary> p<48> c<46> l<3:33> el<3:46>
                                n<> u<46> t<Primary_literal> p<47> c<45> l<3:33> el<3:46>
                                  n<32'h8000_0000> u<45> t<INT_CONST> p<46> l<3:33> el<3:46>
        n<> u<59> t<ENDMODULE> p<60> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitParam/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             1
IntTypespec                                            2
Module                                                 1
ModuleTypespec                                         1
ParamAssign                                            2
Parameter                                              2
Port                                                   1
RefTypespec                                            2
SourceFile                                             1
Variable                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Variable: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.P), line:2:24, endln:2:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |UINT:15
    |vpiLocalParam:1
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParameter:
  \_Parameter: (work@top.n), line:3:29, endln:3:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |HEX:80000000
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParamAssign:
  \_ParamAssign: , line:2:24, endln:2:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:2:28, endln:2:30
      |vpiParent:
      \_ParamAssign: , line:2:24, endln:2:30
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.P), line:2:24, endln:2:30
  |vpiParamAssign:
  \_ParamAssign: , line:3:29, endln:3:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:3:33, endln:3:46
      |vpiParent:
      \_ParamAssign: , line:3:29, endln:3:46
      |vpiDecompile:32'h80000000
      |vpiSize:32
      |HEX:80000000
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.n), line:3:29, endln:3:46
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:1:23, endln:1:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitParam/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
