#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc208f60140 .scope module, "Full_adder_26bits_pipe" "Full_adder_26bits_pipe" 2 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 27 "sum_output"
    .port_info 1 /INPUT 26 "a_input"
    .port_info 2 /INPUT 26 "b_input"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fc208f70e30_0 .net "a1_1", 12 0, L_0x7fc208f71d50;  1 drivers
v0x7fc208f70ee0_0 .net "a1_2", 12 0, L_0x7fc208f71cb0;  1 drivers
v0x7fc208f70f90_0 .net "a2_p", 12 0, v0x7fc208f6f780_0;  1 drivers
o0x7fc21002c928 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc208f71080_0 .net "a_input", 25 0, o0x7fc21002c928;  0 drivers
v0x7fc208f71110_0 .net "b1_1", 12 0, L_0x7fc208f71ed0;  1 drivers
v0x7fc208f711e0_0 .net "b1_2", 12 0, L_0x7fc208f71df0;  1 drivers
v0x7fc208f71290_0 .net "b2_p", 12 0, v0x7fc208f6fd00_0;  1 drivers
o0x7fc21002ca48 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc208f71360_0 .net "b_input", 25 0, o0x7fc21002ca48;  0 drivers
o0x7fc21002c448 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc208f71400_0 .net "c_in", 0 0, o0x7fc21002c448;  0 drivers
v0x7fc208f71530_0 .net "c_in_s1", 0 0, v0x7fc208f6ed00_0;  1 drivers
v0x7fc208f715c0_0 .net "c_in_s2", 0 0, v0x7fc208f6f270_0;  1 drivers
o0x7fc21002c2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc208f71650_0 .net "clk", 0 0, o0x7fc21002c2c8;  0 drivers
o0x7fc21002c358 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc208f717e0_0 .net "reset", 0 0, o0x7fc21002c358;  0 drivers
v0x7fc208f71970_0 .net "sum1", 13 0, L_0x7fc208f775f0;  1 drivers
v0x7fc208f71a00_0 .net "sum2", 13 0, L_0x7fc208f7d2e0;  1 drivers
v0x7fc208f71a90_0 .net "sum_2p", 12 0, v0x7fc208f70230_0;  1 drivers
v0x7fc208f71b20_0 .net "sum_output", 26 0, v0x7fc208f6e7e0_0;  1 drivers
L_0x7fc208f71cb0 .part v0x7fc208f707a0_0, 13, 13;
L_0x7fc208f71d50 .part v0x7fc208f707a0_0, 0, 13;
L_0x7fc208f71df0 .part v0x7fc208f70c80_0, 13, 13;
L_0x7fc208f71ed0 .part v0x7fc208f70c80_0, 0, 13;
L_0x7fc208f77b70 .part L_0x7fc208f775f0, 13, 1;
L_0x7fc208f77e80 .part L_0x7fc208f775f0, 0, 13;
L_0x7fc208f7d860 .concat [ 13 14 0 0], v0x7fc208f70230_0, L_0x7fc208f7d2e0;
S_0x7fc208f4ae10 .scope module, "Stage1_adder" "Full_adder_13bits" 2 26, 3 4 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "sum"
    .port_info 1 /INPUT 13 "a"
    .port_info 2 /INPUT 13 "b"
    .port_info 3 /INPUT 1 "c_in"
o0x7fc210029fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fc208f67140_0 name=_s131
v0x7fc208f671e0_0 .net "a", 12 0, L_0x7fc208f71d50;  alias, 1 drivers
v0x7fc208f67280_0 .net "b", 12 0, L_0x7fc208f71ed0;  alias, 1 drivers
v0x7fc208f67320_0 .net "c", 12 0, L_0x7fc208f7db70;  1 drivers
v0x7fc208f673d0_0 .net "c_in", 0 0, v0x7fc208f6ed00_0;  alias, 1 drivers
v0x7fc208f674a0_0 .net "sum", 13 0, L_0x7fc208f775f0;  alias, 1 drivers
L_0x7fc208f72490 .part L_0x7fc208f71d50, 0, 1;
L_0x7fc208f72530 .part L_0x7fc208f71ed0, 0, 1;
L_0x7fc208f72a90 .part L_0x7fc208f71d50, 1, 1;
L_0x7fc208f72bb0 .part L_0x7fc208f71ed0, 1, 1;
L_0x7fc208f72cd0 .part L_0x7fc208f7db70, 0, 1;
L_0x7fc208f731f0 .part L_0x7fc208f71d50, 2, 1;
L_0x7fc208f73290 .part L_0x7fc208f71ed0, 2, 1;
L_0x7fc208f73330 .part L_0x7fc208f7db70, 1, 1;
L_0x7fc208f73890 .part L_0x7fc208f71d50, 3, 1;
L_0x7fc208f73980 .part L_0x7fc208f71ed0, 3, 1;
L_0x7fc208f73a20 .part L_0x7fc208f7db70, 2, 1;
L_0x7fc208f73f40 .part L_0x7fc208f71d50, 4, 1;
L_0x7fc208f73fe0 .part L_0x7fc208f71ed0, 4, 1;
L_0x7fc208f740f0 .part L_0x7fc208f7db70, 3, 1;
L_0x7fc208f74610 .part L_0x7fc208f71d50, 5, 1;
L_0x7fc208f747b0 .part L_0x7fc208f71ed0, 5, 1;
L_0x7fc208f74950 .part L_0x7fc208f7db70, 4, 1;
L_0x7fc208f74da0 .part L_0x7fc208f71d50, 6, 1;
L_0x7fc208f74e40 .part L_0x7fc208f71ed0, 6, 1;
L_0x7fc208f74f80 .part L_0x7fc208f7db70, 5, 1;
L_0x7fc208f75430 .part L_0x7fc208f71d50, 7, 1;
L_0x7fc208f74ee0 .part L_0x7fc208f71ed0, 7, 1;
L_0x7fc208f75580 .part L_0x7fc208f7db70, 6, 1;
L_0x7fc208f75ad0 .part L_0x7fc208f71d50, 8, 1;
L_0x7fc208f75b70 .part L_0x7fc208f71ed0, 8, 1;
L_0x7fc208f75ce0 .part L_0x7fc208f7db70, 7, 1;
L_0x7fc208f76200 .part L_0x7fc208f71d50, 9, 1;
L_0x7fc208f76380 .part L_0x7fc208f71ed0, 9, 1;
L_0x7fc208f76420 .part L_0x7fc208f7db70, 8, 1;
L_0x7fc208f768b0 .part L_0x7fc208f71d50, 10, 1;
L_0x7fc208f76950 .part L_0x7fc208f71ed0, 10, 1;
L_0x7fc208f76af0 .part L_0x7fc208f7db70, 9, 1;
L_0x7fc208f76f40 .part L_0x7fc208f71d50, 11, 1;
L_0x7fc208f769f0 .part L_0x7fc208f71ed0, 11, 1;
L_0x7fc208f770f0 .part L_0x7fc208f7db70, 10, 1;
LS_0x7fc208f775f0_0_0 .concat8 [ 1 1 1 1], L_0x7fc208f72190, L_0x7fc208f72790, L_0x7fc208f72f10, L_0x7fc208f735b0;
LS_0x7fc208f775f0_0_4 .concat8 [ 1 1 1 1], L_0x7fc208f73c80, L_0x7fc208f74330, L_0x7fc208f74ac0, L_0x7fc208f75150;
LS_0x7fc208f775f0_0_8 .concat8 [ 1 1 1 1], L_0x7fc208f757f0, L_0x7fc208f75f20, L_0x7fc208f765f0, L_0x7fc208f76c80;
LS_0x7fc208f775f0_0_12 .concat8 [ 1 1 0 0], L_0x7fc208f77330, L_0x7fc208f774b0;
L_0x7fc208f775f0 .concat8 [ 4 4 4 2], LS_0x7fc208f775f0_0_0, LS_0x7fc208f775f0_0_4, LS_0x7fc208f775f0_0_8, LS_0x7fc208f775f0_0_12;
L_0x7fc208f77ad0 .part L_0x7fc208f71d50, 12, 1;
L_0x7fc208f77190 .part L_0x7fc208f71ed0, 12, 1;
L_0x7fc208f77ca0 .part L_0x7fc208f7db70, 11, 1;
LS_0x7fc208f7db70_0_0 .concat [ 1 1 1 1], L_0x7fc208f72330, L_0x7fc208f72950, L_0x7fc208f730b0, L_0x7fc208f73750;
LS_0x7fc208f7db70_0_4 .concat [ 1 1 1 1], L_0x7fc208f73e00, L_0x7fc208f744d0, L_0x7fc208f74c60, L_0x7fc208f752f0;
LS_0x7fc208f7db70_0_8 .concat [ 1 1 1 1], L_0x7fc208f75990, L_0x7fc208f760c0, L_0x7fc208f76770, L_0x7fc208f76e00;
LS_0x7fc208f7db70_0_12 .concat [ 1 0 0 0], o0x7fc210029fb8;
L_0x7fc208f7db70 .concat [ 4 4 4 1], LS_0x7fc208f7db70_0_0, LS_0x7fc208f7db70_0_4, LS_0x7fc208f7db70_0_8, LS_0x7fc208f7db70_0_12;
S_0x7fc208f3b6e0 .scope module, "fa0" "Full_adder_1bit" 3 12, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f71ff0 .functor XOR 1, L_0x7fc208f72490, L_0x7fc208f72530, C4<0>, C4<0>;
L_0x7fc208f72060 .functor AND 1, L_0x7fc208f72490, L_0x7fc208f72530, C4<1>, C4<1>;
L_0x7fc208f72190 .functor XOR 1, L_0x7fc208f71ff0, v0x7fc208f6ed00_0, C4<0>, C4<0>;
L_0x7fc208f722c0 .functor AND 1, L_0x7fc208f71ff0, v0x7fc208f6ed00_0, C4<1>, C4<1>;
L_0x7fc208f72330 .functor XOR 1, L_0x7fc208f722c0, L_0x7fc208f72060, C4<0>, C4<0>;
v0x7fc208f3cf90_0 .net "a", 0 0, L_0x7fc208f72490;  1 drivers
v0x7fc208f60c60_0 .net "b", 0 0, L_0x7fc208f72530;  1 drivers
v0x7fc208f60d00_0 .net "c1", 0 0, L_0x7fc208f72060;  1 drivers
v0x7fc208f60db0_0 .net "c_in", 0 0, v0x7fc208f6ed00_0;  alias, 1 drivers
v0x7fc208f60e50_0 .net "c_out", 0 0, L_0x7fc208f72330;  1 drivers
v0x7fc208f60f30_0 .net "s1", 0 0, L_0x7fc208f71ff0;  1 drivers
v0x7fc208f60fd0_0 .net "s2", 0 0, L_0x7fc208f722c0;  1 drivers
v0x7fc208f61070_0 .net "sum", 0 0, L_0x7fc208f72190;  1 drivers
S_0x7fc208f61190 .scope module, "fa1" "Full_adder_1bit" 3 13, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f725d0 .functor XOR 1, L_0x7fc208f72a90, L_0x7fc208f72bb0, C4<0>, C4<0>;
L_0x7fc208f72660 .functor AND 1, L_0x7fc208f72a90, L_0x7fc208f72bb0, C4<1>, C4<1>;
L_0x7fc208f72790 .functor XOR 1, L_0x7fc208f725d0, L_0x7fc208f72cd0, C4<0>, C4<0>;
L_0x7fc208f72860 .functor AND 1, L_0x7fc208f725d0, L_0x7fc208f72cd0, C4<1>, C4<1>;
L_0x7fc208f72950 .functor XOR 1, L_0x7fc208f72860, L_0x7fc208f72660, C4<0>, C4<0>;
v0x7fc208f613c0_0 .net "a", 0 0, L_0x7fc208f72a90;  1 drivers
v0x7fc208f61450_0 .net "b", 0 0, L_0x7fc208f72bb0;  1 drivers
v0x7fc208f614f0_0 .net "c1", 0 0, L_0x7fc208f72660;  1 drivers
v0x7fc208f615a0_0 .net "c_in", 0 0, L_0x7fc208f72cd0;  1 drivers
v0x7fc208f61640_0 .net "c_out", 0 0, L_0x7fc208f72950;  1 drivers
v0x7fc208f61720_0 .net "s1", 0 0, L_0x7fc208f725d0;  1 drivers
v0x7fc208f617c0_0 .net "s2", 0 0, L_0x7fc208f72860;  1 drivers
v0x7fc208f61860_0 .net "sum", 0 0, L_0x7fc208f72790;  1 drivers
S_0x7fc208f61980 .scope module, "fa10" "Full_adder_1bit" 3 24, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f75c10 .functor XOR 1, L_0x7fc208f768b0, L_0x7fc208f76950, C4<0>, C4<0>;
L_0x7fc208f762a0 .functor AND 1, L_0x7fc208f768b0, L_0x7fc208f76950, C4<1>, C4<1>;
L_0x7fc208f765f0 .functor XOR 1, L_0x7fc208f75c10, L_0x7fc208f76af0, C4<0>, C4<0>;
L_0x7fc208f766a0 .functor AND 1, L_0x7fc208f75c10, L_0x7fc208f76af0, C4<1>, C4<1>;
L_0x7fc208f76770 .functor XOR 1, L_0x7fc208f766a0, L_0x7fc208f762a0, C4<0>, C4<0>;
v0x7fc208f61bb0_0 .net "a", 0 0, L_0x7fc208f768b0;  1 drivers
v0x7fc208f61c50_0 .net "b", 0 0, L_0x7fc208f76950;  1 drivers
v0x7fc208f61cf0_0 .net "c1", 0 0, L_0x7fc208f762a0;  1 drivers
v0x7fc208f61da0_0 .net "c_in", 0 0, L_0x7fc208f76af0;  1 drivers
v0x7fc208f61e40_0 .net "c_out", 0 0, L_0x7fc208f76770;  1 drivers
v0x7fc208f61f20_0 .net "s1", 0 0, L_0x7fc208f75c10;  1 drivers
v0x7fc208f61fc0_0 .net "s2", 0 0, L_0x7fc208f766a0;  1 drivers
v0x7fc208f62060_0 .net "sum", 0 0, L_0x7fc208f765f0;  1 drivers
S_0x7fc208f62180 .scope module, "fa11" "Full_adder_1bit" 3 25, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f76b90 .functor XOR 1, L_0x7fc208f76f40, L_0x7fc208f769f0, C4<0>, C4<0>;
L_0x7fc208f764e0 .functor AND 1, L_0x7fc208f76f40, L_0x7fc208f769f0, C4<1>, C4<1>;
L_0x7fc208f76c80 .functor XOR 1, L_0x7fc208f76b90, L_0x7fc208f770f0, C4<0>, C4<0>;
L_0x7fc208f76d30 .functor AND 1, L_0x7fc208f76b90, L_0x7fc208f770f0, C4<1>, C4<1>;
L_0x7fc208f76e00 .functor XOR 1, L_0x7fc208f76d30, L_0x7fc208f764e0, C4<0>, C4<0>;
v0x7fc208f623b0_0 .net "a", 0 0, L_0x7fc208f76f40;  1 drivers
v0x7fc208f62440_0 .net "b", 0 0, L_0x7fc208f769f0;  1 drivers
v0x7fc208f624e0_0 .net "c1", 0 0, L_0x7fc208f764e0;  1 drivers
v0x7fc208f62590_0 .net "c_in", 0 0, L_0x7fc208f770f0;  1 drivers
v0x7fc208f62630_0 .net "c_out", 0 0, L_0x7fc208f76e00;  1 drivers
v0x7fc208f62710_0 .net "s1", 0 0, L_0x7fc208f76b90;  1 drivers
v0x7fc208f627b0_0 .net "s2", 0 0, L_0x7fc208f76d30;  1 drivers
v0x7fc208f62850_0 .net "sum", 0 0, L_0x7fc208f76c80;  1 drivers
S_0x7fc208f62970 .scope module, "fa12" "Full_adder_1bit" 3 27, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f76fe0 .functor XOR 1, L_0x7fc208f77ad0, L_0x7fc208f77190, C4<0>, C4<0>;
L_0x7fc208f77050 .functor AND 1, L_0x7fc208f77ad0, L_0x7fc208f77190, C4<1>, C4<1>;
L_0x7fc208f77330 .functor XOR 1, L_0x7fc208f76fe0, L_0x7fc208f77ca0, C4<0>, C4<0>;
L_0x7fc208f773e0 .functor AND 1, L_0x7fc208f76fe0, L_0x7fc208f77ca0, C4<1>, C4<1>;
L_0x7fc208f774b0 .functor XOR 1, L_0x7fc208f773e0, L_0x7fc208f77050, C4<0>, C4<0>;
v0x7fc208f62be0_0 .net "a", 0 0, L_0x7fc208f77ad0;  1 drivers
v0x7fc208f62c70_0 .net "b", 0 0, L_0x7fc208f77190;  1 drivers
v0x7fc208f62d10_0 .net "c1", 0 0, L_0x7fc208f77050;  1 drivers
v0x7fc208f62da0_0 .net "c_in", 0 0, L_0x7fc208f77ca0;  1 drivers
v0x7fc208f62e40_0 .net "c_out", 0 0, L_0x7fc208f774b0;  1 drivers
v0x7fc208f62f20_0 .net "s1", 0 0, L_0x7fc208f76fe0;  1 drivers
v0x7fc208f62fc0_0 .net "s2", 0 0, L_0x7fc208f773e0;  1 drivers
v0x7fc208f63060_0 .net "sum", 0 0, L_0x7fc208f77330;  1 drivers
S_0x7fc208f63180 .scope module, "fa2" "Full_adder_1bit" 3 14, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f72d70 .functor XOR 1, L_0x7fc208f731f0, L_0x7fc208f73290, C4<0>, C4<0>;
L_0x7fc208f72de0 .functor AND 1, L_0x7fc208f731f0, L_0x7fc208f73290, C4<1>, C4<1>;
L_0x7fc208f72f10 .functor XOR 1, L_0x7fc208f72d70, L_0x7fc208f73330, C4<0>, C4<0>;
L_0x7fc208f72fc0 .functor AND 1, L_0x7fc208f72d70, L_0x7fc208f73330, C4<1>, C4<1>;
L_0x7fc208f730b0 .functor XOR 1, L_0x7fc208f72fc0, L_0x7fc208f72de0, C4<0>, C4<0>;
v0x7fc208f633b0_0 .net "a", 0 0, L_0x7fc208f731f0;  1 drivers
v0x7fc208f63440_0 .net "b", 0 0, L_0x7fc208f73290;  1 drivers
v0x7fc208f634e0_0 .net "c1", 0 0, L_0x7fc208f72de0;  1 drivers
v0x7fc208f63590_0 .net "c_in", 0 0, L_0x7fc208f73330;  1 drivers
v0x7fc208f63630_0 .net "c_out", 0 0, L_0x7fc208f730b0;  1 drivers
v0x7fc208f63710_0 .net "s1", 0 0, L_0x7fc208f72d70;  1 drivers
v0x7fc208f637b0_0 .net "s2", 0 0, L_0x7fc208f72fc0;  1 drivers
v0x7fc208f63850_0 .net "sum", 0 0, L_0x7fc208f72f10;  1 drivers
S_0x7fc208f63970 .scope module, "fa3" "Full_adder_1bit" 3 15, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f73410 .functor XOR 1, L_0x7fc208f73890, L_0x7fc208f73980, C4<0>, C4<0>;
L_0x7fc208f73480 .functor AND 1, L_0x7fc208f73890, L_0x7fc208f73980, C4<1>, C4<1>;
L_0x7fc208f735b0 .functor XOR 1, L_0x7fc208f73410, L_0x7fc208f73a20, C4<0>, C4<0>;
L_0x7fc208f73660 .functor AND 1, L_0x7fc208f73410, L_0x7fc208f73a20, C4<1>, C4<1>;
L_0x7fc208f73750 .functor XOR 1, L_0x7fc208f73660, L_0x7fc208f73480, C4<0>, C4<0>;
v0x7fc208f63ba0_0 .net "a", 0 0, L_0x7fc208f73890;  1 drivers
v0x7fc208f63c30_0 .net "b", 0 0, L_0x7fc208f73980;  1 drivers
v0x7fc208f63cd0_0 .net "c1", 0 0, L_0x7fc208f73480;  1 drivers
v0x7fc208f63d80_0 .net "c_in", 0 0, L_0x7fc208f73a20;  1 drivers
v0x7fc208f63e20_0 .net "c_out", 0 0, L_0x7fc208f73750;  1 drivers
v0x7fc208f63f00_0 .net "s1", 0 0, L_0x7fc208f73410;  1 drivers
v0x7fc208f63fa0_0 .net "s2", 0 0, L_0x7fc208f73660;  1 drivers
v0x7fc208f64040_0 .net "sum", 0 0, L_0x7fc208f735b0;  1 drivers
S_0x7fc208f64160 .scope module, "fa4" "Full_adder_1bit" 3 17, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f73b20 .functor XOR 1, L_0x7fc208f73f40, L_0x7fc208f73fe0, C4<0>, C4<0>;
L_0x7fc208f73b90 .functor AND 1, L_0x7fc208f73f40, L_0x7fc208f73fe0, C4<1>, C4<1>;
L_0x7fc208f73c80 .functor XOR 1, L_0x7fc208f73b20, L_0x7fc208f740f0, C4<0>, C4<0>;
L_0x7fc208f73d30 .functor AND 1, L_0x7fc208f73b20, L_0x7fc208f740f0, C4<1>, C4<1>;
L_0x7fc208f73e00 .functor XOR 1, L_0x7fc208f73d30, L_0x7fc208f73b90, C4<0>, C4<0>;
v0x7fc208f64390_0 .net "a", 0 0, L_0x7fc208f73f40;  1 drivers
v0x7fc208f64420_0 .net "b", 0 0, L_0x7fc208f73fe0;  1 drivers
v0x7fc208f644c0_0 .net "c1", 0 0, L_0x7fc208f73b90;  1 drivers
v0x7fc208f64570_0 .net "c_in", 0 0, L_0x7fc208f740f0;  1 drivers
v0x7fc208f64610_0 .net "c_out", 0 0, L_0x7fc208f73e00;  1 drivers
v0x7fc208f646f0_0 .net "s1", 0 0, L_0x7fc208f73b20;  1 drivers
v0x7fc208f64790_0 .net "s2", 0 0, L_0x7fc208f73d30;  1 drivers
v0x7fc208f64830_0 .net "sum", 0 0, L_0x7fc208f73c80;  1 drivers
S_0x7fc208f64950 .scope module, "fa5" "Full_adder_1bit" 3 18, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f74210 .functor XOR 1, L_0x7fc208f74610, L_0x7fc208f747b0, C4<0>, C4<0>;
L_0x7fc208f74280 .functor AND 1, L_0x7fc208f74610, L_0x7fc208f747b0, C4<1>, C4<1>;
L_0x7fc208f74330 .functor XOR 1, L_0x7fc208f74210, L_0x7fc208f74950, C4<0>, C4<0>;
L_0x7fc208f743e0 .functor AND 1, L_0x7fc208f74210, L_0x7fc208f74950, C4<1>, C4<1>;
L_0x7fc208f744d0 .functor XOR 1, L_0x7fc208f743e0, L_0x7fc208f74280, C4<0>, C4<0>;
v0x7fc208f64c00_0 .net "a", 0 0, L_0x7fc208f74610;  1 drivers
v0x7fc208f64c90_0 .net "b", 0 0, L_0x7fc208f747b0;  1 drivers
v0x7fc208f64d30_0 .net "c1", 0 0, L_0x7fc208f74280;  1 drivers
v0x7fc208f64dc0_0 .net "c_in", 0 0, L_0x7fc208f74950;  1 drivers
v0x7fc208f64e50_0 .net "c_out", 0 0, L_0x7fc208f744d0;  1 drivers
v0x7fc208f64f20_0 .net "s1", 0 0, L_0x7fc208f74210;  1 drivers
v0x7fc208f64fc0_0 .net "s2", 0 0, L_0x7fc208f743e0;  1 drivers
v0x7fc208f65060_0 .net "sum", 0 0, L_0x7fc208f74330;  1 drivers
S_0x7fc208f65180 .scope module, "fa6" "Full_adder_1bit" 3 19, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f74080 .functor XOR 1, L_0x7fc208f74da0, L_0x7fc208f74e40, C4<0>, C4<0>;
L_0x7fc208f72b30 .functor AND 1, L_0x7fc208f74da0, L_0x7fc208f74e40, C4<1>, C4<1>;
L_0x7fc208f74ac0 .functor XOR 1, L_0x7fc208f74080, L_0x7fc208f74f80, C4<0>, C4<0>;
L_0x7fc208f74b70 .functor AND 1, L_0x7fc208f74080, L_0x7fc208f74f80, C4<1>, C4<1>;
L_0x7fc208f74c60 .functor XOR 1, L_0x7fc208f74b70, L_0x7fc208f72b30, C4<0>, C4<0>;
v0x7fc208f653b0_0 .net "a", 0 0, L_0x7fc208f74da0;  1 drivers
v0x7fc208f65440_0 .net "b", 0 0, L_0x7fc208f74e40;  1 drivers
v0x7fc208f654e0_0 .net "c1", 0 0, L_0x7fc208f72b30;  1 drivers
v0x7fc208f65590_0 .net "c_in", 0 0, L_0x7fc208f74f80;  1 drivers
v0x7fc208f65630_0 .net "c_out", 0 0, L_0x7fc208f74c60;  1 drivers
v0x7fc208f65710_0 .net "s1", 0 0, L_0x7fc208f74080;  1 drivers
v0x7fc208f657b0_0 .net "s2", 0 0, L_0x7fc208f74b70;  1 drivers
v0x7fc208f65850_0 .net "sum", 0 0, L_0x7fc208f74ac0;  1 drivers
S_0x7fc208f65970 .scope module, "fa7" "Full_adder_1bit" 3 20, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f75020 .functor XOR 1, L_0x7fc208f75430, L_0x7fc208f74ee0, C4<0>, C4<0>;
L_0x7fc208f74a10 .functor AND 1, L_0x7fc208f75430, L_0x7fc208f74ee0, C4<1>, C4<1>;
L_0x7fc208f75150 .functor XOR 1, L_0x7fc208f75020, L_0x7fc208f75580, C4<0>, C4<0>;
L_0x7fc208f75200 .functor AND 1, L_0x7fc208f75020, L_0x7fc208f75580, C4<1>, C4<1>;
L_0x7fc208f752f0 .functor XOR 1, L_0x7fc208f75200, L_0x7fc208f74a10, C4<0>, C4<0>;
v0x7fc208f65ba0_0 .net "a", 0 0, L_0x7fc208f75430;  1 drivers
v0x7fc208f65c30_0 .net "b", 0 0, L_0x7fc208f74ee0;  1 drivers
v0x7fc208f65cd0_0 .net "c1", 0 0, L_0x7fc208f74a10;  1 drivers
v0x7fc208f65d80_0 .net "c_in", 0 0, L_0x7fc208f75580;  1 drivers
v0x7fc208f65e20_0 .net "c_out", 0 0, L_0x7fc208f752f0;  1 drivers
v0x7fc208f65f00_0 .net "s1", 0 0, L_0x7fc208f75020;  1 drivers
v0x7fc208f65fa0_0 .net "s2", 0 0, L_0x7fc208f75200;  1 drivers
v0x7fc208f66040_0 .net "sum", 0 0, L_0x7fc208f75150;  1 drivers
S_0x7fc208f66160 .scope module, "fa8" "Full_adder_1bit" 3 22, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f756e0 .functor XOR 1, L_0x7fc208f75ad0, L_0x7fc208f75b70, C4<0>, C4<0>;
L_0x7fc208f754f0 .functor AND 1, L_0x7fc208f75ad0, L_0x7fc208f75b70, C4<1>, C4<1>;
L_0x7fc208f757f0 .functor XOR 1, L_0x7fc208f756e0, L_0x7fc208f75ce0, C4<0>, C4<0>;
L_0x7fc208f758a0 .functor AND 1, L_0x7fc208f756e0, L_0x7fc208f75ce0, C4<1>, C4<1>;
L_0x7fc208f75990 .functor XOR 1, L_0x7fc208f758a0, L_0x7fc208f754f0, C4<0>, C4<0>;
v0x7fc208f66390_0 .net "a", 0 0, L_0x7fc208f75ad0;  1 drivers
v0x7fc208f66420_0 .net "b", 0 0, L_0x7fc208f75b70;  1 drivers
v0x7fc208f664c0_0 .net "c1", 0 0, L_0x7fc208f754f0;  1 drivers
v0x7fc208f66570_0 .net "c_in", 0 0, L_0x7fc208f75ce0;  1 drivers
v0x7fc208f66610_0 .net "c_out", 0 0, L_0x7fc208f75990;  1 drivers
v0x7fc208f666f0_0 .net "s1", 0 0, L_0x7fc208f756e0;  1 drivers
v0x7fc208f66790_0 .net "s2", 0 0, L_0x7fc208f758a0;  1 drivers
v0x7fc208f66830_0 .net "sum", 0 0, L_0x7fc208f757f0;  1 drivers
S_0x7fc208f66950 .scope module, "fa9" "Full_adder_1bit" 3 23, 4 4 0, S_0x7fc208f4ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f75620 .functor XOR 1, L_0x7fc208f76200, L_0x7fc208f76380, C4<0>, C4<0>;
L_0x7fc208f74190 .functor AND 1, L_0x7fc208f76200, L_0x7fc208f76380, C4<1>, C4<1>;
L_0x7fc208f75f20 .functor XOR 1, L_0x7fc208f75620, L_0x7fc208f76420, C4<0>, C4<0>;
L_0x7fc208f75fd0 .functor AND 1, L_0x7fc208f75620, L_0x7fc208f76420, C4<1>, C4<1>;
L_0x7fc208f760c0 .functor XOR 1, L_0x7fc208f75fd0, L_0x7fc208f74190, C4<0>, C4<0>;
v0x7fc208f66b80_0 .net "a", 0 0, L_0x7fc208f76200;  1 drivers
v0x7fc208f66c10_0 .net "b", 0 0, L_0x7fc208f76380;  1 drivers
v0x7fc208f66cb0_0 .net "c1", 0 0, L_0x7fc208f74190;  1 drivers
v0x7fc208f66d60_0 .net "c_in", 0 0, L_0x7fc208f76420;  1 drivers
v0x7fc208f66e00_0 .net "c_out", 0 0, L_0x7fc208f760c0;  1 drivers
v0x7fc208f66ee0_0 .net "s1", 0 0, L_0x7fc208f75620;  1 drivers
v0x7fc208f66f80_0 .net "s2", 0 0, L_0x7fc208f75fd0;  1 drivers
v0x7fc208f67020_0 .net "sum", 0 0, L_0x7fc208f75f20;  1 drivers
S_0x7fc208f675a0 .scope module, "Stage2_adder" "Full_adder_13bits" 2 34, 3 4 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "sum"
    .port_info 1 /INPUT 13 "a"
    .port_info 2 /INPUT 13 "b"
    .port_info 3 /INPUT 1 "c_in"
o0x7fc21002c118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fc208f6dfb0_0 name=_s131
v0x7fc208f6e050_0 .net "a", 12 0, v0x7fc208f6f780_0;  alias, 1 drivers
v0x7fc208f6e0f0_0 .net "b", 12 0, v0x7fc208f6fd00_0;  alias, 1 drivers
v0x7fc208f6e190_0 .net "c", 12 0, L_0x7fc208f7df10;  1 drivers
v0x7fc208f6e240_0 .net "c_in", 0 0, v0x7fc208f6f270_0;  alias, 1 drivers
v0x7fc208f6e310_0 .net "sum", 13 0, L_0x7fc208f7d2e0;  alias, 1 drivers
L_0x7fc208f78280 .part v0x7fc208f6f780_0, 0, 1;
L_0x7fc208f78320 .part v0x7fc208f6fd00_0, 0, 1;
L_0x7fc208f787a0 .part v0x7fc208f6f780_0, 1, 1;
L_0x7fc208f788c0 .part v0x7fc208f6fd00_0, 1, 1;
L_0x7fc208f789e0 .part L_0x7fc208f7df10, 0, 1;
L_0x7fc208f78ee0 .part v0x7fc208f6f780_0, 2, 1;
L_0x7fc208f78f80 .part v0x7fc208f6fd00_0, 2, 1;
L_0x7fc208f79020 .part L_0x7fc208f7df10, 1, 1;
L_0x7fc208f79580 .part v0x7fc208f6f780_0, 3, 1;
L_0x7fc208f79670 .part v0x7fc208f6fd00_0, 3, 1;
L_0x7fc208f79710 .part L_0x7fc208f7df10, 2, 1;
L_0x7fc208f79c30 .part v0x7fc208f6f780_0, 4, 1;
L_0x7fc208f79cd0 .part v0x7fc208f6fd00_0, 4, 1;
L_0x7fc208f79de0 .part L_0x7fc208f7df10, 3, 1;
L_0x7fc208f7a300 .part v0x7fc208f6f780_0, 5, 1;
L_0x7fc208f7a4a0 .part v0x7fc208f6fd00_0, 5, 1;
L_0x7fc208f7a640 .part L_0x7fc208f7df10, 4, 1;
L_0x7fc208f7aa90 .part v0x7fc208f6f780_0, 6, 1;
L_0x7fc208f7ab30 .part v0x7fc208f6fd00_0, 6, 1;
L_0x7fc208f7ac70 .part L_0x7fc208f7df10, 5, 1;
L_0x7fc208f7b120 .part v0x7fc208f6f780_0, 7, 1;
L_0x7fc208f7abd0 .part v0x7fc208f6fd00_0, 7, 1;
L_0x7fc208f7b270 .part L_0x7fc208f7df10, 6, 1;
L_0x7fc208f7b7c0 .part v0x7fc208f6f780_0, 8, 1;
L_0x7fc208f7b860 .part v0x7fc208f6fd00_0, 8, 1;
L_0x7fc208f7b9d0 .part L_0x7fc208f7df10, 7, 1;
L_0x7fc208f7bef0 .part v0x7fc208f6f780_0, 9, 1;
L_0x7fc208f7c070 .part v0x7fc208f6fd00_0, 9, 1;
L_0x7fc208f7c110 .part L_0x7fc208f7df10, 8, 1;
L_0x7fc208f7c5a0 .part v0x7fc208f6f780_0, 10, 1;
L_0x7fc208f7c640 .part v0x7fc208f6fd00_0, 10, 1;
L_0x7fc208f7c7e0 .part L_0x7fc208f7df10, 9, 1;
L_0x7fc208f7cc30 .part v0x7fc208f6f780_0, 11, 1;
L_0x7fc208f7c6e0 .part v0x7fc208f6fd00_0, 11, 1;
L_0x7fc208f7cde0 .part L_0x7fc208f7df10, 10, 1;
LS_0x7fc208f7d2e0_0_0 .concat8 [ 1 1 1 1], L_0x7fc208f78000, L_0x7fc208f78520, L_0x7fc208f78c00, L_0x7fc208f792a0;
LS_0x7fc208f7d2e0_0_4 .concat8 [ 1 1 1 1], L_0x7fc208f79970, L_0x7fc208f7a020, L_0x7fc208f7a7b0, L_0x7fc208f7ae40;
LS_0x7fc208f7d2e0_0_8 .concat8 [ 1 1 1 1], L_0x7fc208f7b4e0, L_0x7fc208f7bc10, L_0x7fc208f7c2e0, L_0x7fc208f7c970;
LS_0x7fc208f7d2e0_0_12 .concat8 [ 1 1 0 0], L_0x7fc208f7d020, L_0x7fc208f7d1a0;
L_0x7fc208f7d2e0 .concat8 [ 4 4 4 2], LS_0x7fc208f7d2e0_0_0, LS_0x7fc208f7d2e0_0_4, LS_0x7fc208f7d2e0_0_8, LS_0x7fc208f7d2e0_0_12;
L_0x7fc208f7d7c0 .part v0x7fc208f6f780_0, 12, 1;
L_0x7fc208f7ce80 .part v0x7fc208f6fd00_0, 12, 1;
L_0x7fc208f7d990 .part L_0x7fc208f7df10, 11, 1;
LS_0x7fc208f7df10_0_0 .concat [ 1 1 1 1], L_0x7fc208f781a0, L_0x7fc208f78680, L_0x7fc208f78da0, L_0x7fc208f79440;
LS_0x7fc208f7df10_0_4 .concat [ 1 1 1 1], L_0x7fc208f79af0, L_0x7fc208f7a1c0, L_0x7fc208f7a950, L_0x7fc208f7afe0;
LS_0x7fc208f7df10_0_8 .concat [ 1 1 1 1], L_0x7fc208f7b680, L_0x7fc208f7bdb0, L_0x7fc208f7c460, L_0x7fc208f7caf0;
LS_0x7fc208f7df10_0_12 .concat [ 1 0 0 0], o0x7fc21002c118;
L_0x7fc208f7df10 .concat [ 4 4 4 1], LS_0x7fc208f7df10_0_0, LS_0x7fc208f7df10_0_4, LS_0x7fc208f7df10_0_8, LS_0x7fc208f7df10_0_12;
S_0x7fc208f677c0 .scope module, "fa0" "Full_adder_1bit" 3 12, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f77f20 .functor XOR 1, L_0x7fc208f78280, L_0x7fc208f78320, C4<0>, C4<0>;
L_0x7fc208f77f90 .functor AND 1, L_0x7fc208f78280, L_0x7fc208f78320, C4<1>, C4<1>;
L_0x7fc208f78000 .functor XOR 1, L_0x7fc208f77f20, v0x7fc208f6f270_0, C4<0>, C4<0>;
L_0x7fc208f78130 .functor AND 1, L_0x7fc208f77f20, v0x7fc208f6f270_0, C4<1>, C4<1>;
L_0x7fc208f781a0 .functor XOR 1, L_0x7fc208f78130, L_0x7fc208f77f90, C4<0>, C4<0>;
v0x7fc208f67a20_0 .net "a", 0 0, L_0x7fc208f78280;  1 drivers
v0x7fc208f67ad0_0 .net "b", 0 0, L_0x7fc208f78320;  1 drivers
v0x7fc208f67b70_0 .net "c1", 0 0, L_0x7fc208f77f90;  1 drivers
v0x7fc208f67c20_0 .net "c_in", 0 0, v0x7fc208f6f270_0;  alias, 1 drivers
v0x7fc208f67cc0_0 .net "c_out", 0 0, L_0x7fc208f781a0;  1 drivers
v0x7fc208f67da0_0 .net "s1", 0 0, L_0x7fc208f77f20;  1 drivers
v0x7fc208f67e40_0 .net "s2", 0 0, L_0x7fc208f78130;  1 drivers
v0x7fc208f67ee0_0 .net "sum", 0 0, L_0x7fc208f78000;  1 drivers
S_0x7fc208f68000 .scope module, "fa1" "Full_adder_1bit" 3 13, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f783c0 .functor XOR 1, L_0x7fc208f787a0, L_0x7fc208f788c0, C4<0>, C4<0>;
L_0x7fc208f78430 .functor AND 1, L_0x7fc208f787a0, L_0x7fc208f788c0, C4<1>, C4<1>;
L_0x7fc208f78520 .functor XOR 1, L_0x7fc208f783c0, L_0x7fc208f789e0, C4<0>, C4<0>;
L_0x7fc208f785d0 .functor AND 1, L_0x7fc208f783c0, L_0x7fc208f789e0, C4<1>, C4<1>;
L_0x7fc208f78680 .functor XOR 1, L_0x7fc208f785d0, L_0x7fc208f78430, C4<0>, C4<0>;
v0x7fc208f68230_0 .net "a", 0 0, L_0x7fc208f787a0;  1 drivers
v0x7fc208f682c0_0 .net "b", 0 0, L_0x7fc208f788c0;  1 drivers
v0x7fc208f68360_0 .net "c1", 0 0, L_0x7fc208f78430;  1 drivers
v0x7fc208f68410_0 .net "c_in", 0 0, L_0x7fc208f789e0;  1 drivers
v0x7fc208f684b0_0 .net "c_out", 0 0, L_0x7fc208f78680;  1 drivers
v0x7fc208f68590_0 .net "s1", 0 0, L_0x7fc208f783c0;  1 drivers
v0x7fc208f68630_0 .net "s2", 0 0, L_0x7fc208f785d0;  1 drivers
v0x7fc208f686d0_0 .net "sum", 0 0, L_0x7fc208f78520;  1 drivers
S_0x7fc208f687f0 .scope module, "fa10" "Full_adder_1bit" 3 24, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f7b900 .functor XOR 1, L_0x7fc208f7c5a0, L_0x7fc208f7c640, C4<0>, C4<0>;
L_0x7fc208f7bf90 .functor AND 1, L_0x7fc208f7c5a0, L_0x7fc208f7c640, C4<1>, C4<1>;
L_0x7fc208f7c2e0 .functor XOR 1, L_0x7fc208f7b900, L_0x7fc208f7c7e0, C4<0>, C4<0>;
L_0x7fc208f7c390 .functor AND 1, L_0x7fc208f7b900, L_0x7fc208f7c7e0, C4<1>, C4<1>;
L_0x7fc208f7c460 .functor XOR 1, L_0x7fc208f7c390, L_0x7fc208f7bf90, C4<0>, C4<0>;
v0x7fc208f68a20_0 .net "a", 0 0, L_0x7fc208f7c5a0;  1 drivers
v0x7fc208f68ac0_0 .net "b", 0 0, L_0x7fc208f7c640;  1 drivers
v0x7fc208f68b60_0 .net "c1", 0 0, L_0x7fc208f7bf90;  1 drivers
v0x7fc208f68c10_0 .net "c_in", 0 0, L_0x7fc208f7c7e0;  1 drivers
v0x7fc208f68cb0_0 .net "c_out", 0 0, L_0x7fc208f7c460;  1 drivers
v0x7fc208f68d90_0 .net "s1", 0 0, L_0x7fc208f7b900;  1 drivers
v0x7fc208f68e30_0 .net "s2", 0 0, L_0x7fc208f7c390;  1 drivers
v0x7fc208f68ed0_0 .net "sum", 0 0, L_0x7fc208f7c2e0;  1 drivers
S_0x7fc208f68ff0 .scope module, "fa11" "Full_adder_1bit" 3 25, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f7c880 .functor XOR 1, L_0x7fc208f7cc30, L_0x7fc208f7c6e0, C4<0>, C4<0>;
L_0x7fc208f7c1d0 .functor AND 1, L_0x7fc208f7cc30, L_0x7fc208f7c6e0, C4<1>, C4<1>;
L_0x7fc208f7c970 .functor XOR 1, L_0x7fc208f7c880, L_0x7fc208f7cde0, C4<0>, C4<0>;
L_0x7fc208f7ca20 .functor AND 1, L_0x7fc208f7c880, L_0x7fc208f7cde0, C4<1>, C4<1>;
L_0x7fc208f7caf0 .functor XOR 1, L_0x7fc208f7ca20, L_0x7fc208f7c1d0, C4<0>, C4<0>;
v0x7fc208f69220_0 .net "a", 0 0, L_0x7fc208f7cc30;  1 drivers
v0x7fc208f692b0_0 .net "b", 0 0, L_0x7fc208f7c6e0;  1 drivers
v0x7fc208f69350_0 .net "c1", 0 0, L_0x7fc208f7c1d0;  1 drivers
v0x7fc208f69400_0 .net "c_in", 0 0, L_0x7fc208f7cde0;  1 drivers
v0x7fc208f694a0_0 .net "c_out", 0 0, L_0x7fc208f7caf0;  1 drivers
v0x7fc208f69580_0 .net "s1", 0 0, L_0x7fc208f7c880;  1 drivers
v0x7fc208f69620_0 .net "s2", 0 0, L_0x7fc208f7ca20;  1 drivers
v0x7fc208f696c0_0 .net "sum", 0 0, L_0x7fc208f7c970;  1 drivers
S_0x7fc208f697e0 .scope module, "fa12" "Full_adder_1bit" 3 27, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f7ccd0 .functor XOR 1, L_0x7fc208f7d7c0, L_0x7fc208f7ce80, C4<0>, C4<0>;
L_0x7fc208f7cd40 .functor AND 1, L_0x7fc208f7d7c0, L_0x7fc208f7ce80, C4<1>, C4<1>;
L_0x7fc208f7d020 .functor XOR 1, L_0x7fc208f7ccd0, L_0x7fc208f7d990, C4<0>, C4<0>;
L_0x7fc208f7d0d0 .functor AND 1, L_0x7fc208f7ccd0, L_0x7fc208f7d990, C4<1>, C4<1>;
L_0x7fc208f7d1a0 .functor XOR 1, L_0x7fc208f7d0d0, L_0x7fc208f7cd40, C4<0>, C4<0>;
v0x7fc208f69a50_0 .net "a", 0 0, L_0x7fc208f7d7c0;  1 drivers
v0x7fc208f69ae0_0 .net "b", 0 0, L_0x7fc208f7ce80;  1 drivers
v0x7fc208f69b80_0 .net "c1", 0 0, L_0x7fc208f7cd40;  1 drivers
v0x7fc208f69c10_0 .net "c_in", 0 0, L_0x7fc208f7d990;  1 drivers
v0x7fc208f69cb0_0 .net "c_out", 0 0, L_0x7fc208f7d1a0;  1 drivers
v0x7fc208f69d90_0 .net "s1", 0 0, L_0x7fc208f7ccd0;  1 drivers
v0x7fc208f69e30_0 .net "s2", 0 0, L_0x7fc208f7d0d0;  1 drivers
v0x7fc208f69ed0_0 .net "sum", 0 0, L_0x7fc208f7d020;  1 drivers
S_0x7fc208f69ff0 .scope module, "fa2" "Full_adder_1bit" 3 14, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f78a80 .functor XOR 1, L_0x7fc208f78ee0, L_0x7fc208f78f80, C4<0>, C4<0>;
L_0x7fc208f78af0 .functor AND 1, L_0x7fc208f78ee0, L_0x7fc208f78f80, C4<1>, C4<1>;
L_0x7fc208f78c00 .functor XOR 1, L_0x7fc208f78a80, L_0x7fc208f79020, C4<0>, C4<0>;
L_0x7fc208f78cb0 .functor AND 1, L_0x7fc208f78a80, L_0x7fc208f79020, C4<1>, C4<1>;
L_0x7fc208f78da0 .functor XOR 1, L_0x7fc208f78cb0, L_0x7fc208f78af0, C4<0>, C4<0>;
v0x7fc208f6a220_0 .net "a", 0 0, L_0x7fc208f78ee0;  1 drivers
v0x7fc208f6a2b0_0 .net "b", 0 0, L_0x7fc208f78f80;  1 drivers
v0x7fc208f6a350_0 .net "c1", 0 0, L_0x7fc208f78af0;  1 drivers
v0x7fc208f6a400_0 .net "c_in", 0 0, L_0x7fc208f79020;  1 drivers
v0x7fc208f6a4a0_0 .net "c_out", 0 0, L_0x7fc208f78da0;  1 drivers
v0x7fc208f6a580_0 .net "s1", 0 0, L_0x7fc208f78a80;  1 drivers
v0x7fc208f6a620_0 .net "s2", 0 0, L_0x7fc208f78cb0;  1 drivers
v0x7fc208f6a6c0_0 .net "sum", 0 0, L_0x7fc208f78c00;  1 drivers
S_0x7fc208f6a7e0 .scope module, "fa3" "Full_adder_1bit" 3 15, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f79100 .functor XOR 1, L_0x7fc208f79580, L_0x7fc208f79670, C4<0>, C4<0>;
L_0x7fc208f79170 .functor AND 1, L_0x7fc208f79580, L_0x7fc208f79670, C4<1>, C4<1>;
L_0x7fc208f792a0 .functor XOR 1, L_0x7fc208f79100, L_0x7fc208f79710, C4<0>, C4<0>;
L_0x7fc208f79350 .functor AND 1, L_0x7fc208f79100, L_0x7fc208f79710, C4<1>, C4<1>;
L_0x7fc208f79440 .functor XOR 1, L_0x7fc208f79350, L_0x7fc208f79170, C4<0>, C4<0>;
v0x7fc208f6aa10_0 .net "a", 0 0, L_0x7fc208f79580;  1 drivers
v0x7fc208f6aaa0_0 .net "b", 0 0, L_0x7fc208f79670;  1 drivers
v0x7fc208f6ab40_0 .net "c1", 0 0, L_0x7fc208f79170;  1 drivers
v0x7fc208f6abf0_0 .net "c_in", 0 0, L_0x7fc208f79710;  1 drivers
v0x7fc208f6ac90_0 .net "c_out", 0 0, L_0x7fc208f79440;  1 drivers
v0x7fc208f6ad70_0 .net "s1", 0 0, L_0x7fc208f79100;  1 drivers
v0x7fc208f6ae10_0 .net "s2", 0 0, L_0x7fc208f79350;  1 drivers
v0x7fc208f6aeb0_0 .net "sum", 0 0, L_0x7fc208f792a0;  1 drivers
S_0x7fc208f6afd0 .scope module, "fa4" "Full_adder_1bit" 3 17, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f79810 .functor XOR 1, L_0x7fc208f79c30, L_0x7fc208f79cd0, C4<0>, C4<0>;
L_0x7fc208f79880 .functor AND 1, L_0x7fc208f79c30, L_0x7fc208f79cd0, C4<1>, C4<1>;
L_0x7fc208f79970 .functor XOR 1, L_0x7fc208f79810, L_0x7fc208f79de0, C4<0>, C4<0>;
L_0x7fc208f79a20 .functor AND 1, L_0x7fc208f79810, L_0x7fc208f79de0, C4<1>, C4<1>;
L_0x7fc208f79af0 .functor XOR 1, L_0x7fc208f79a20, L_0x7fc208f79880, C4<0>, C4<0>;
v0x7fc208f6b200_0 .net "a", 0 0, L_0x7fc208f79c30;  1 drivers
v0x7fc208f6b290_0 .net "b", 0 0, L_0x7fc208f79cd0;  1 drivers
v0x7fc208f6b330_0 .net "c1", 0 0, L_0x7fc208f79880;  1 drivers
v0x7fc208f6b3e0_0 .net "c_in", 0 0, L_0x7fc208f79de0;  1 drivers
v0x7fc208f6b480_0 .net "c_out", 0 0, L_0x7fc208f79af0;  1 drivers
v0x7fc208f6b560_0 .net "s1", 0 0, L_0x7fc208f79810;  1 drivers
v0x7fc208f6b600_0 .net "s2", 0 0, L_0x7fc208f79a20;  1 drivers
v0x7fc208f6b6a0_0 .net "sum", 0 0, L_0x7fc208f79970;  1 drivers
S_0x7fc208f6b7c0 .scope module, "fa5" "Full_adder_1bit" 3 18, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f79f00 .functor XOR 1, L_0x7fc208f7a300, L_0x7fc208f7a4a0, C4<0>, C4<0>;
L_0x7fc208f79f70 .functor AND 1, L_0x7fc208f7a300, L_0x7fc208f7a4a0, C4<1>, C4<1>;
L_0x7fc208f7a020 .functor XOR 1, L_0x7fc208f79f00, L_0x7fc208f7a640, C4<0>, C4<0>;
L_0x7fc208f7a0d0 .functor AND 1, L_0x7fc208f79f00, L_0x7fc208f7a640, C4<1>, C4<1>;
L_0x7fc208f7a1c0 .functor XOR 1, L_0x7fc208f7a0d0, L_0x7fc208f79f70, C4<0>, C4<0>;
v0x7fc208f6ba70_0 .net "a", 0 0, L_0x7fc208f7a300;  1 drivers
v0x7fc208f6bb00_0 .net "b", 0 0, L_0x7fc208f7a4a0;  1 drivers
v0x7fc208f6bba0_0 .net "c1", 0 0, L_0x7fc208f79f70;  1 drivers
v0x7fc208f6bc30_0 .net "c_in", 0 0, L_0x7fc208f7a640;  1 drivers
v0x7fc208f6bcc0_0 .net "c_out", 0 0, L_0x7fc208f7a1c0;  1 drivers
v0x7fc208f6bd90_0 .net "s1", 0 0, L_0x7fc208f79f00;  1 drivers
v0x7fc208f6be30_0 .net "s2", 0 0, L_0x7fc208f7a0d0;  1 drivers
v0x7fc208f6bed0_0 .net "sum", 0 0, L_0x7fc208f7a020;  1 drivers
S_0x7fc208f6bff0 .scope module, "fa6" "Full_adder_1bit" 3 19, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f79d70 .functor XOR 1, L_0x7fc208f7aa90, L_0x7fc208f7ab30, C4<0>, C4<0>;
L_0x7fc208f78840 .functor AND 1, L_0x7fc208f7aa90, L_0x7fc208f7ab30, C4<1>, C4<1>;
L_0x7fc208f7a7b0 .functor XOR 1, L_0x7fc208f79d70, L_0x7fc208f7ac70, C4<0>, C4<0>;
L_0x7fc208f7a860 .functor AND 1, L_0x7fc208f79d70, L_0x7fc208f7ac70, C4<1>, C4<1>;
L_0x7fc208f7a950 .functor XOR 1, L_0x7fc208f7a860, L_0x7fc208f78840, C4<0>, C4<0>;
v0x7fc208f6c220_0 .net "a", 0 0, L_0x7fc208f7aa90;  1 drivers
v0x7fc208f6c2b0_0 .net "b", 0 0, L_0x7fc208f7ab30;  1 drivers
v0x7fc208f6c350_0 .net "c1", 0 0, L_0x7fc208f78840;  1 drivers
v0x7fc208f6c400_0 .net "c_in", 0 0, L_0x7fc208f7ac70;  1 drivers
v0x7fc208f6c4a0_0 .net "c_out", 0 0, L_0x7fc208f7a950;  1 drivers
v0x7fc208f6c580_0 .net "s1", 0 0, L_0x7fc208f79d70;  1 drivers
v0x7fc208f6c620_0 .net "s2", 0 0, L_0x7fc208f7a860;  1 drivers
v0x7fc208f6c6c0_0 .net "sum", 0 0, L_0x7fc208f7a7b0;  1 drivers
S_0x7fc208f6c7e0 .scope module, "fa7" "Full_adder_1bit" 3 20, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f7ad10 .functor XOR 1, L_0x7fc208f7b120, L_0x7fc208f7abd0, C4<0>, C4<0>;
L_0x7fc208f7a700 .functor AND 1, L_0x7fc208f7b120, L_0x7fc208f7abd0, C4<1>, C4<1>;
L_0x7fc208f7ae40 .functor XOR 1, L_0x7fc208f7ad10, L_0x7fc208f7b270, C4<0>, C4<0>;
L_0x7fc208f7aef0 .functor AND 1, L_0x7fc208f7ad10, L_0x7fc208f7b270, C4<1>, C4<1>;
L_0x7fc208f7afe0 .functor XOR 1, L_0x7fc208f7aef0, L_0x7fc208f7a700, C4<0>, C4<0>;
v0x7fc208f6ca10_0 .net "a", 0 0, L_0x7fc208f7b120;  1 drivers
v0x7fc208f6caa0_0 .net "b", 0 0, L_0x7fc208f7abd0;  1 drivers
v0x7fc208f6cb40_0 .net "c1", 0 0, L_0x7fc208f7a700;  1 drivers
v0x7fc208f6cbf0_0 .net "c_in", 0 0, L_0x7fc208f7b270;  1 drivers
v0x7fc208f6cc90_0 .net "c_out", 0 0, L_0x7fc208f7afe0;  1 drivers
v0x7fc208f6cd70_0 .net "s1", 0 0, L_0x7fc208f7ad10;  1 drivers
v0x7fc208f6ce10_0 .net "s2", 0 0, L_0x7fc208f7aef0;  1 drivers
v0x7fc208f6ceb0_0 .net "sum", 0 0, L_0x7fc208f7ae40;  1 drivers
S_0x7fc208f6cfd0 .scope module, "fa8" "Full_adder_1bit" 3 22, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f7b3d0 .functor XOR 1, L_0x7fc208f7b7c0, L_0x7fc208f7b860, C4<0>, C4<0>;
L_0x7fc208f7b1e0 .functor AND 1, L_0x7fc208f7b7c0, L_0x7fc208f7b860, C4<1>, C4<1>;
L_0x7fc208f7b4e0 .functor XOR 1, L_0x7fc208f7b3d0, L_0x7fc208f7b9d0, C4<0>, C4<0>;
L_0x7fc208f7b590 .functor AND 1, L_0x7fc208f7b3d0, L_0x7fc208f7b9d0, C4<1>, C4<1>;
L_0x7fc208f7b680 .functor XOR 1, L_0x7fc208f7b590, L_0x7fc208f7b1e0, C4<0>, C4<0>;
v0x7fc208f6d200_0 .net "a", 0 0, L_0x7fc208f7b7c0;  1 drivers
v0x7fc208f6d290_0 .net "b", 0 0, L_0x7fc208f7b860;  1 drivers
v0x7fc208f6d330_0 .net "c1", 0 0, L_0x7fc208f7b1e0;  1 drivers
v0x7fc208f6d3e0_0 .net "c_in", 0 0, L_0x7fc208f7b9d0;  1 drivers
v0x7fc208f6d480_0 .net "c_out", 0 0, L_0x7fc208f7b680;  1 drivers
v0x7fc208f6d560_0 .net "s1", 0 0, L_0x7fc208f7b3d0;  1 drivers
v0x7fc208f6d600_0 .net "s2", 0 0, L_0x7fc208f7b590;  1 drivers
v0x7fc208f6d6a0_0 .net "sum", 0 0, L_0x7fc208f7b4e0;  1 drivers
S_0x7fc208f6d7c0 .scope module, "fa9" "Full_adder_1bit" 3 23, 4 4 0, S_0x7fc208f675a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fc208f7b310 .functor XOR 1, L_0x7fc208f7bef0, L_0x7fc208f7c070, C4<0>, C4<0>;
L_0x7fc208f79e80 .functor AND 1, L_0x7fc208f7bef0, L_0x7fc208f7c070, C4<1>, C4<1>;
L_0x7fc208f7bc10 .functor XOR 1, L_0x7fc208f7b310, L_0x7fc208f7c110, C4<0>, C4<0>;
L_0x7fc208f7bcc0 .functor AND 1, L_0x7fc208f7b310, L_0x7fc208f7c110, C4<1>, C4<1>;
L_0x7fc208f7bdb0 .functor XOR 1, L_0x7fc208f7bcc0, L_0x7fc208f79e80, C4<0>, C4<0>;
v0x7fc208f6d9f0_0 .net "a", 0 0, L_0x7fc208f7bef0;  1 drivers
v0x7fc208f6da80_0 .net "b", 0 0, L_0x7fc208f7c070;  1 drivers
v0x7fc208f6db20_0 .net "c1", 0 0, L_0x7fc208f79e80;  1 drivers
v0x7fc208f6dbd0_0 .net "c_in", 0 0, L_0x7fc208f7c110;  1 drivers
v0x7fc208f6dc70_0 .net "c_out", 0 0, L_0x7fc208f7bdb0;  1 drivers
v0x7fc208f6dd50_0 .net "s1", 0 0, L_0x7fc208f7b310;  1 drivers
v0x7fc208f6ddf0_0 .net "s2", 0 0, L_0x7fc208f7bcc0;  1 drivers
v0x7fc208f6de90_0 .net "sum", 0 0, L_0x7fc208f7bc10;  1 drivers
S_0x7fc208f6e410 .scope module, "Sum_Out" "D_FF_27bit" 2 36, 2 88 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 27 "q"
    .port_info 1 /INPUT 27 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f6e680_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f6e730_0 .net "d", 26 0, L_0x7fc208f7d860;  1 drivers
v0x7fc208f6e7e0_0 .var "q", 26 0;
v0x7fc208f6e8a0_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
E_0x7fc208f6e640 .event posedge, v0x7fc208f6e680_0;
S_0x7fc208f6e9a0 .scope module, "dff01_Cin" "D_FF_1bit" 2 24, 2 41 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f6ebb0_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f6ec70_0 .net "d", 0 0, o0x7fc21002c448;  alias, 0 drivers
v0x7fc208f6ed00_0 .var "q", 0 0;
v0x7fc208f6edf0_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
S_0x7fc208f6eec0 .scope module, "dff01_pCout" "D_FF_1bit" 2 28, 2 41 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f6f110_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f6f1e0_0 .net "d", 0 0, L_0x7fc208f77b70;  1 drivers
v0x7fc208f6f270_0 .var "q", 0 0;
v0x7fc208f6f340_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
S_0x7fc208f6f420 .scope module, "dff13_pA" "D_FF_13bit" 2 31, 2 57 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "q"
    .port_info 1 /INPUT 13 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f6f630_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f6f6d0_0 .net "d", 12 0, L_0x7fc208f71cb0;  alias, 1 drivers
v0x7fc208f6f780_0 .var "q", 12 0;
v0x7fc208f6f850_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
S_0x7fc208f6f930 .scope module, "dff13_pB" "D_FF_13bit" 2 32, 2 57 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "q"
    .port_info 1 /INPUT 13 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f6fb40_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f6fc60_0 .net "d", 12 0, L_0x7fc208f71df0;  alias, 1 drivers
v0x7fc208f6fd00_0 .var "q", 12 0;
v0x7fc208f6fdb0_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
S_0x7fc208f6ff00 .scope module, "dff13_pSum" "D_FF_13bit" 2 29, 2 57 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "q"
    .port_info 1 /INPUT 13 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f70110_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f701a0_0 .net "d", 12 0, L_0x7fc208f77e80;  1 drivers
v0x7fc208f70230_0 .var "q", 12 0;
v0x7fc208f702e0_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
S_0x7fc208f703d0 .scope module, "dff26_A" "D_FF_26bit" 2 22, 2 73 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 26 "q"
    .port_info 1 /INPUT 26 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f70660_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f70700_0 .net "d", 25 0, o0x7fc21002c928;  alias, 0 drivers
v0x7fc208f707a0_0 .var "q", 25 0;
v0x7fc208f70830_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
S_0x7fc208f70920 .scope module, "dff26_B" "D_FF_26bit" 2 23, 2 73 0, S_0x7fc208f60140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 26 "q"
    .port_info 1 /INPUT 26 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fc208f70b30_0 .net "clk", 0 0, o0x7fc21002c2c8;  alias, 0 drivers
v0x7fc208f70bd0_0 .net "d", 25 0, o0x7fc21002ca48;  alias, 0 drivers
v0x7fc208f70c80_0 .var "q", 25 0;
v0x7fc208f70d40_0 .net "reset", 0 0, o0x7fc21002c358;  alias, 0 drivers
    .scope S_0x7fc208f703d0;
T_0 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f70830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x7fc208f707a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc208f70700_0;
    %assign/vec4 v0x7fc208f707a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc208f70920;
T_1 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f70d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x7fc208f70c80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc208f70bd0_0;
    %assign/vec4 v0x7fc208f70c80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc208f6e9a0;
T_2 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f6edf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc208f6ed00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fc208f6ec70_0;
    %assign/vec4 v0x7fc208f6ed00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc208f6eec0;
T_3 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f6f340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc208f6f270_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc208f6f1e0_0;
    %assign/vec4 v0x7fc208f6f270_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc208f6ff00;
T_4 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f702e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fc208f70230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc208f701a0_0;
    %assign/vec4 v0x7fc208f70230_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc208f6f420;
T_5 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f6f850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fc208f6f780_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc208f6f6d0_0;
    %assign/vec4 v0x7fc208f6f780_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc208f6f930;
T_6 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f6fdb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fc208f6fd00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fc208f6fc60_0;
    %assign/vec4 v0x7fc208f6fd00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc208f6e410;
T_7 ;
    %wait E_0x7fc208f6e640;
    %load/vec4 v0x7fc208f6e8a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x7fc208f6e7e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc208f6e730_0;
    %assign/vec4 v0x7fc208f6e7e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Full_adder_26bits_pipe.v";
    "./Full_adder_13bits.v";
    "./Full_adder_1bit.v";
