<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="Secure">
    <gui_name language="en">Secure</gui_name>
    <description language="en">Secure</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-actlr_el3.html" name="ACTLR_EL3" size="8">
      <gui_name language="en">Auxiliary Control Register (EL3)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for EL3.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-afsr0_el3.html" name="AFSR0_EL3" size="4">
      <gui_name language="en">Auxiliary Fault Status Register 0 (EL3)</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL3.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-afsr1_el3.html" name="AFSR1_EL3" size="4">
      <gui_name language="en">Auxiliary Fault Status Register 1 (EL3)</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL3.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-amair_el3.html" name="AMAIR_EL3" size="8">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register (EL3)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL3.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cptr_el3.html" name="CPTR_EL3" size="4">
      <gui_name language="en">Architectural Feature Trap Register (EL3)</gui_name>
      <description language="en">Controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and registers associated with Advanced SIMD and floating-point execution. Also controls EL3 access to trace functionality and registers associated with Advanced SIMD and floating-point execution.</description>
      <bitField enumerationId="CPTR_EL3_TCPAC" name="TCPAC">
        <gui_name language="en">TCPAC</gui_name>
        <description language="en">Traps all of the following to EL3, from both Security states and both Execution states.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="CPTR_EL3_TTA" name="TTA">
        <gui_name language="en">TTA</gui_name>
        <description language="en">Traps System register accesses to the trace registers, from all Exception levels, both Security states, and both Execution states, to EL3.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="CPTR_EL3_TFP" name="TFP">
        <gui_name language="en">TFP</gui_name>
        <description language="en">Traps all accesses to Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3.</description>
        <definition>[10]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-icc_ctlr_el3.html" name="ICC_CTLR_EL3" size="4">
      <gui_name language="en">Interrupt Controller Control Register (EL3)</gui_name>
      <description language="en">Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.</description>
      <bitField enumerationId="ICC_CTLR_EL3_nDS" name="nDS">
        <gui_name language="en">nDS</gui_name>
        <description language="en">Disable Security not supported. Read-only and writes are ignored.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid. Read-only and writes are ignored.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support. Read-only and writes are ignored.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">Identifier bits. Read-only and writes are ignored.</description>
        <definition>[13:11]</definition>
      </bitField>
      <bitField name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</description>
        <definition>[10:8]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_PMHE" name="PMHE">
        <gui_name language="en">PMHE</gui_name>
        <description language="en">Priority Mask Hint Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_RM" name="RM">
        <gui_name language="en">RM</gui_name>
        <description language="en">Routing Modifier. For legacy operation of EL1 software with GICC_CTLR.FIQen set to 1, this bit indicates whether interrupts can be acknowledged or observed as the Highest Priority Pending Interrupt, or whether a special INTID value is returned.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_EOImode_EL1NS" name="EOImode_EL1NS">
        <gui_name language="en">EOImode_EL1NS</gui_name>
        <description language="en">EOI mode for interrupts handled at Non-secure EL1 and EL2.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_EOImode_EL1S" name="EOImode_EL1S">
        <gui_name language="en">EOImode_EL1S</gui_name>
        <description language="en">EOI mode for interrupts handled at Secure EL1.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_EOImode_EL3" name="EOImode_EL3">
        <gui_name language="en">EOImode_EL3</gui_name>
        <description language="en">EOI mode for interrupts handled at EL3.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_CBPR_EL1NS" name="CBPR_EL1NS">
        <gui_name language="en">CBPR_EL1NS</gui_name>
        <description language="en">Common Binary Point Register, EL1 Non-secure.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICC_CTLR_EL3_CBPR_EL1S" name="CBPR_EL1S">
        <gui_name language="en">CBPR_EL1S</gui_name>
        <description language="en">Common Binary Point Register, EL1 Secure.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-icc_sre_el3.html" name="ICC_SRE_EL3" size="4">
      <gui_name language="en">Interrupt Controller System Register Enable register (EL3)</gui_name>
      <description language="en">Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.</description>
      <bitField enumerationId="ICC_SRE_EL3_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enable. Enables lower Exception level access to ICC_SRE_EL1 and ICC_SRE_EL2.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICC_SRE_EL3_DIB" name="DIB">
        <gui_name language="en">DIB</gui_name>
        <description language="en">Disable IRQ bypass.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICC_SRE_EL3_DFB" name="DFB">
        <gui_name language="en">DFB</gui_name>
        <description language="en">Disable FIQ bypass.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICC_SRE_EL3_SRE" name="SRE">
        <gui_name language="en">SRE</gui_name>
        <description language="en">System Register Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-mdcr_el3.html" name="MDCR_EL3" size="4">
      <gui_name language="en">Monitor Debug Configuration Register (EL3)</gui_name>
      <description language="en">Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension.</description>
      <bitField enumerationId="MDCR_EL3_EPMAD" name="EPMAD">
        <gui_name language="en">EPMAD</gui_name>
        <description language="en">External debug interface Performance Monitors registers disable.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_EDAD" name="EDAD">
        <gui_name language="en">EDAD</gui_name>
        <description language="en">External debug interface breakpoint and watchpoint register access disable.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_SPME" name="SPME">
        <gui_name language="en">SPME</gui_name>
        <description language="en">Secure Performance Monitors enable.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_SDD" name="SDD">
        <gui_name language="en">SDD</gui_name>
        <description language="en">AArch64 Secure self-hosted invasive debug disable. Disables Software debug exceptions in Secure state, other than Breakpoint Instruction exceptions.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_SPD32" name="SPD32">
        <gui_name language="en">SPD32</gui_name>
        <description language="en">AArch32 Secure self-hosted privileged invasive debug control. Enables or disables debug exceptions from Secure EL1 using AArch32, other than Breakpoint Instruction exceptions.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_TDOSA" name="TDOSA">
        <gui_name language="en">TDOSA</gui_name>
        <description language="en">Trap debug OS-related register access.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_TDA" name="TDA">
        <gui_name language="en">TDA</gui_name>
        <description language="en">Trap Debug Access. Traps EL2, EL1, and EL0 System register accesses to those debug System registers that cannot be trapped using the MDCR_EL3.TDOSA field. When MDCR_EL3.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL3_TPM" name="TPM">
        <gui_name language="en">TPM</gui_name>
        <description language="en">Trap Performance Monitors accesses. Traps EL2, EL1, and EL0 accesses to all Performance Monitors registers to EL3, from both Security states and both Execution states.</description>
        <definition>[6]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-scr_el3.html" name="SCR_EL3" size="4">
      <gui_name language="en">Secure Configuration Register</gui_name>
      <description language="en">Defines the configuration of the current Security state. It specifies...</description>
      <bitField enumerationId="SCR_EL3_TERR" name="TERR">
        <gui_name language="en">TERR</gui_name>
        <description language="en">Trap Error record accesses.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_TWE" name="TWE">
        <gui_name language="en">TWE</gui_name>
        <description language="en">Traps EL2, EL1, and EL0 execution of WFE instructions to EL3, from both Security states and both Execution states.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_TWI" name="TWI">
        <gui_name language="en">TWI</gui_name>
        <description language="en">Traps EL2, EL1, and EL0 execution of WFI instructions to EL3, from both Security states and both Execution states.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_ST" name="ST">
        <gui_name language="en">ST</gui_name>
        <description language="en">Traps Secure EL1 accesses to the Counter-timer Physical Secure timer registers to EL3, from AArch64 state only.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_RW" name="RW">
        <gui_name language="en">RW</gui_name>
        <description language="en">Execution state control for lower Exception levels.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_SIF" name="SIF">
        <gui_name language="en">SIF</gui_name>
        <description language="en">Secure instruction fetch. When the PE is in Secure state, this bit disables instruction fetch from Non-secure memory.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_HCE" name="HCE">
        <gui_name language="en">HCE</gui_name>
        <description language="en">Hypervisor Call instruction enable. Enables HVC instructions at EL3, EL2, and Non-secure EL1, in both Execution states.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_SMD" name="SMD">
        <gui_name language="en">SMD</gui_name>
        <description language="en">Secure Monitor Call disable. Disables SMC instructions at EL1 and above, from both Security states and both Execution states.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_EA" name="EA">
        <gui_name language="en">EA</gui_name>
        <description language="en">External Abort and SError Interrupt Routing.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_FIQ" name="FIQ">
        <gui_name language="en">FIQ</gui_name>
        <description language="en">Physical FIQ Routing.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_IRQ" name="IRQ">
        <gui_name language="en">IRQ</gui_name>
        <description language="en">Physical IRQ Routing.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCR_EL3_NS" name="NS">
        <gui_name language="en">NS</gui_name>
        <description language="en">Non-secure bit.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-sder32_el3.html" name="SDER32_EL3" size="4">
      <gui_name language="en">AArch32 Secure Debug Enable Register</gui_name>
      <description language="en">Allows access to the AArch32 register SDER from AArch64 state only. Its value has no effect on execution in AArch64 state.</description>
      <bitField enumerationId="SDER32_EL3_SUNIDEN" name="SUNIDEN">
        <gui_name language="en">SUNIDEN</gui_name>
        <description language="en">Secure User Non-Invasive Debug Enable:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SDER32_EL3_SUIDEN" name="SUIDEN">
        <gui_name language="en">SUIDEN</gui_name>
        <description language="en">Secure User Invasive Debug Enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-vbar_el3.html" name="VBAR_EL3" size="8">
      <gui_name language="en">Vector Base Address Register (EL3)</gui_name>
      <description language="en">Holds the vector base address for any exception that is taken to EL3.</description>
    </register>
  </register_group>
  <tcf:enumeration name="CPTR_EL3_TCPAC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="EL2 accesses to the CPTR_EL2 or HCPTR, and EL2 and EL1 accesses to the CPACR_EL1 or CPACR, are trapped to EL3, unless they are trapped by CPTR_EL2.TCPAC." name="EL2_accesses_to_the_CPTR_EL2_or_HCPTR_and_EL2_and_EL1_accesses_to_the_CPACR_EL1_or_CPACR_are_trapped_to_EL3_unless_they_are_trapped_by_CPTR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPTR_EL3_TTA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPACR.NSTRCDIS, CPACR_EL1.TTA or CPTR_EL2.TTA." name="Any_System_register_access_to_the_trace_registers_is_trapped_to_EL3_subject_to_the_exception_prioritization_rules_unless_it_is_trapped_by_CPACR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPTR_EL3_TFP">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt at any Exception level to execute an instruction that uses the registers associated with Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPACR.cp10, CPACR_EL1.FPEN, or CPTR_EL2.TFP." name="Any_attempt_at_any_Exception_level_to_execute_an_instruction_that_uses_the_registers_associated_with_Advanced_SIMD_and_floating_point_is_trapped_to_EL3_subject_to_the_exception_prioritization_rules_unless_it_is_trapped_by_CPACR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_nDS">
    <tcf:enumItem description="The CPU interface logic supports disabling of security." name="The_CPU_interface_logic_supports_disabling_of_security" number="0"/>
    <tcf:enumItem description="The CPU interface logic does not support disabling of security, and requires that security is not disabled." name="The_CPU_interface_logic_does_not_support_disabling_of_security_and_requires_that_security_is_not_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_A3V">
    <tcf:enumItem description="The CPU interface logic does not support non-zero values of the Aff3 field in SGI generation System registers." name="The_CPU_interface_logic_does_not_support_non_zero_values_of_the_Aff3_field_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The CPU interface logic supports non-zero values of the Aff3 field in SGI generation System registers." name="The_CPU_interface_logic_supports_non_zero_values_of_the_Aff3_field_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_SEIS">
    <tcf:enumItem description="The CPU interface logic does not support generation of SEIs." name="The_CPU_interface_logic_does_not_support_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The CPU interface logic supports generation of SEIs." name="The_CPU_interface_logic_supports_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_PMHE">
    <tcf:enumItem description="Disables use of the priority mask register as a hint for interrupt distribution." name="Disables_use_of_the_priority_mask_register_as_a_hint_for_interrupt_distribution" number="0"/>
    <tcf:enumItem description="Enables use of the priority mask register as a hint for interrupt distribution." name="Enables_use_of_the_priority_mask_register_as_a_hint_for_interrupt_distribution" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_RM">
    <tcf:enumItem description="Secure Group 0 and Non-secure Group 1 interrupts can be acknowledged and observed as the highest priority interrupt at the Secure Exception level where the interrupt is taken." name="Secure_Group_0_and_Non_secure_Group_1_interrupts_can_be_acknowledged_and_observed_as_the_highest_priority_interrupt_at_the_Secure_Exception_level_where_the_interrupt_is_taken" number="0"/>
    <tcf:enumItem description="When accessed at EL3 in AArch64 state..." name="When_accessed_at_EL3_in_AArch64_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_EOImode_EL1NS">
    <tcf:enumItem description="ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE." name="ICC_EOIR0_EL1_and_ICC_EOIR1_EL1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality." name="ICC_EOIR0_EL1_and_ICC_EOIR1_EL1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_EOImode_EL1S">
    <tcf:enumItem description="ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE." name="ICC_EOIR0_EL1_and_ICC_EOIR1_EL1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality." name="ICC_EOIR0_EL1_and_ICC_EOIR1_EL1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_EOImode_EL3">
    <tcf:enumItem description="ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE." name="ICC_EOIR0_EL1_and_ICC_EOIR1_EL1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality." name="ICC_EOIR0_EL1_and_ICC_EOIR1_EL1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_CBPR_EL1NS">
    <tcf:enumItem description="ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only..." name="ICC_BPR0_EL1_determines_the_preemption_group_for_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts and Non-secure Group 1 interrupts. Non-secure accesses to GICC_BPR and ICC_BPR1_EL1 access the state of ICC_BPR0_EL1." name="ICC_BPR0_EL1_determines_the_preemption_group_for_Group_0_interrupts_and_Non_secure_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EL3_CBPR_EL1S">
    <tcf:enumItem description="ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only..." name="ICC_BPR0_EL1_determines_the_preemption_group_for_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts and Secure Group 1 interrupts. Secure EL1 accesses to ICC_BPR1_EL1 access the state of ICC_BPR0_EL1." name="ICC_BPR0_EL1_determines_the_preemption_group_for_Group_0_interrupts_and_Secure_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL3_Enable">
    <tcf:enumItem description="Secure EL1 accesses to Secure ICC_SRE_EL1 trap to EL3..." name="Secure_EL1_accesses_to_Secure_ICC_SRE_EL1_trap_to_EL3" number="0"/>
    <tcf:enumItem description="Secure EL1 accesses to Secure ICC_SRE_EL1 do not trap to EL3..." name="Secure_EL1_accesses_to_Secure_ICC_SRE_EL1_do_not_trap_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL3_DIB">
    <tcf:enumItem description="IRQ bypass enabled." name="IRQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="IRQ bypass disabled." name="IRQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL3_DFB">
    <tcf:enumItem description="FIQ bypass enabled." name="FIQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="FIQ bypass disabled." name="FIQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL3_SRE">
    <tcf:enumItem description="The memory-mapped interface must be used. Access at EL3 to any ICH_* or ICC_* register other than ICC_SRE_EL1, ICC_SRE_EL2, or ICC_SRE_EL3 is trapped to EL3" name="The_memory_mapped_interface_must_be_used" number="0"/>
    <tcf:enumItem description="The System register interface to the ICH_* registers and the EL1, EL2, and EL3 ICC_* registers is enabled for EL3." name="The_System_register_interface_to_the_ICH_registers_and_the_EL1_EL2_and_EL3_ICC_registers_is_enabled_for_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_EPMAD">
    <tcf:enumItem description="Access to Performance Monitors registers from external debugger is permitted." name="Access_to_Performance_Monitors_registers_from_external_debugger_is_permitted" number="0"/>
    <tcf:enumItem description="Access to Performance Monitors registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface." name="Access_to_Performance_Monitors_registers_from_external_debugger_is_disabled_unless_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_EDAD">
    <tcf:enumItem description="Access to breakpoint and watchpoint registers from external debugger is permitted." name="Access_to_breakpoint_and_watchpoint_registers_from_external_debugger_is_permitted" number="0"/>
    <tcf:enumItem description="Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface." name="Access_to_breakpoint_and_watchpoint_registers_from_external_debugger_is_disabled_unless_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_SPME">
    <tcf:enumItem description="Event counting prohibited in Secure state, unless ExternalSecureNoninvasiveDebugEnabled() is TRUE, meaning this control is overridden by the IMPLEMENTATION DEFINED authentication interface." name="Event_counting_prohibited_in_Secure_state_unless_ExternalSecureNoninvasiveDebugEnabled_is_TRUE_meaning_this_control_is_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="0"/>
    <tcf:enumItem description="Event counting allowed in Secure state." name="Event_counting_allowed_in_Secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_SDD">
    <tcf:enumItem description="Debug exceptions from Secure EL0 are enabled, and debug exceptions from Secure EL1 are enabled if the value of MDSCR_EL1.KDE is 1 and the value of PSTATE.D is 0." name="Debug_exceptions_from_Secure_EL0_are_enabled_and_debug_exceptions_from_Secure_EL1_are_enabled_if_the_value_of_MDSCR_EL1" number="0"/>
    <tcf:enumItem description="Debug exceptions, other than Breakpoint Instruction exceptions, are disabled from all Exception levels in Secure state." name="Debug_exceptions_other_than_Breakpoint_Instruction_exceptions_are_disabled_from_all_Exception_levels_in_Secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_SPD32">
    <tcf:enumItem description="Legacy mode. Debug exceptions from Secure EL1 are enabled by the IMPLEMENTATION DEFINED authentication interface." name="Legacy_mode" number="0"/>
    <tcf:enumItem description="Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled." name="Secure_privileged_debug_disabled" number="2"/>
    <tcf:enumItem description="Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled." name="Secure_privileged_debug_enabled" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_TDOSA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="EL2 and EL1 System register accesses to the powerdown debug registers are trapped to EL3, unless it is trapped by HDCR.TDOSA or MDCR_EL2.TDOSA." name="EL2_and_EL1_System_register_accesses_to_the_powerdown_debug_registers_are_trapped_to_EL3_unless_it_is_trapped_by_HDCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_TDA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="EL0, EL1, and EL2 accesses to the debug registers, other than the registers that can be trapped by MDCR_EL3.TDOSA, are trapped to EL3, from both Security states and both Execution states, unless it is trapped by DBGDSCRext.UDCCdis, MDSCR_EL1.TDCC, HDCR.TDA or MDCR_EL2.TDA." name="EL0_EL1_and_EL2_accesses_to_the_debug_registers_other_than_the_registers_that_can_be_trapped_by_MDCR_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL3_TPM">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="EL2, EL1, and EL0 System register accesses to all Performance Monitors registers are trapped to EL3, unless it is trapped by HDCR.TPM or MDCR_EL2.TPM." name="EL2_EL1_and_EL0_System_register_accesses_to_all_Performance_Monitors_registers_are_trapped_to_EL3_unless_it_is_trapped_by_HDCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_TERR">
    <tcf:enumItem description="Does not trap accesses to record registers from EL1 and EL2 to EL3." name="Does_not_trap_accesses_to_record_registers_from_EL1_and_EL2_to_EL3" number="0"/>
    <tcf:enumItem description="Accesses to the ER* registers from EL1 and EL2 generate a Trap exception to EL3." name="Accesses_to_the_ER_registers_from_EL1_and_EL2_generate_a_Trap_exception_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_TWE">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFE instruction at any Exception level lower than EL3 is trapped to EL3, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWE, HCR.TWE, SCTLR_EL1.nTWE, or HCR_EL2.TWE." name="Any_attempt_to_execute_a_WFE_instruction_at_any_Exception_level_lower_than_EL3_is_trapped_to_EL3_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state_and_it_is_not_trapped_by_SCTLR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_TWI">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFI instruction at any Exception level lower than EL3 is trapped to EL3, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWI, HCR.TWI, SCTLR_EL1.nTWI, or HCR_EL2.TWI." name="Any_attempt_to_execute_a_WFI_instruction_at_any_Exception_level_lower_than_EL3_is_trapped_to_EL3_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state_and_it_is_not_trapped_by_SCTLR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_ST">
    <tcf:enumItem description="Secure EL1 using AArch64 accesses to the CNTPS_TVAL_EL1, CNTPS_CTL_EL1, and CNTPS_CVAL_EL1 are trapped to EL3." name="Secure_EL1_using_AArch64_accesses_to_the_CNTPS_TVAL_EL1_CNTPS_CTL_EL1_and_CNTPS_CVAL_EL1_are_trapped_to_EL3" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_RW">
    <tcf:enumItem description="Lower levels are all AArch32." name="Lower_levels_are_all_AArch32" number="0"/>
    <tcf:enumItem description="The next lower level is AArch64..." name="The_next_lower_level_is_AArch64" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_SIF">
    <tcf:enumItem description="Secure state instruction fetches from Non-secure memory are permitted." name="Secure_state_instruction_fetches_from_Non_secure_memory_are_permitted" number="0"/>
    <tcf:enumItem description="Secure state instruction fetches from Non-secure memory are not permitted." name="Secure_state_instruction_fetches_from_Non_secure_memory_are_not_permitted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_HCE">
    <tcf:enumItem description="HVC instructions are UNDEFINED at EL3, EL2, and Non-secure EL1, and any resulting exception is taken from the current Exception level to the current Exception level." name="HVC_instructions_are_UNDEFINED_at_EL3_EL2_and_Non_secure_EL1_and_any_resulting_exception_is_taken_from_the_current_Exception_level_to_the_current_Exception_level" number="0"/>
    <tcf:enumItem description="HVC instructions are enabled at EL1 and above." name="HVC_instructions_are_enabled_at_EL1_and_above" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_SMD">
    <tcf:enumItem description="SMC instructions are enabled at EL1 and above." name="SMC_instructions_are_enabled_at_EL1_and_above" number="0"/>
    <tcf:enumItem description="SMC instructions are UNDEFINED at EL1 and above." name="SMC_instructions_are_UNDEFINED_at_EL1_and_above" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_EA">
    <tcf:enumItem description="When executing at Exception levels below EL3, External Aborts and SError Interrupts are not taken to EL3..." name="When_executing_at_Exception_levels_below_EL3_External_Aborts_and_SError_Interrupts_are_not_taken_to_EL3" number="0"/>
    <tcf:enumItem description="When executing at any Exception level, External Aborts and SError Interrupts are taken to EL3." name="When_executing_at_any_Exception_level_External_Aborts_and_SError_Interrupts_are_taken_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_FIQ">
    <tcf:enumItem description="When executing at Exception levels below EL3, physical FIQ interrupts are not taken to EL3..." name="When_executing_at_Exception_levels_below_EL3_physical_FIQ_interrupts_are_not_taken_to_EL3" number="0"/>
    <tcf:enumItem description="When executing at any Exception level, physical FIQ interrupts are taken to EL3." name="When_executing_at_any_Exception_level_physical_FIQ_interrupts_are_taken_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_IRQ">
    <tcf:enumItem description="When executing at Exception levels below EL3, physical IRQ interrupts are not taken to EL3..." name="When_executing_at_Exception_levels_below_EL3_physical_IRQ_interrupts_are_not_taken_to_EL3" number="0"/>
    <tcf:enumItem description="When executing at any Exception level, physical IRQ interrupts are taken to EL3." name="When_executing_at_any_Exception_level_physical_IRQ_interrupts_are_taken_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EL3_NS">
    <tcf:enumItem description="Indicates that EL0 and EL1 are in Secure state, and so memory accesses from those Exception levels can access Secure memory..." name="Indicates_that_EL0_and_EL1_are_in_Secure_state_and_so_memory_accesses_from_those_Exception_levels_can_access_Secure_memory" number="0"/>
    <tcf:enumItem description="Indicates that EL0 and EL1 are in Non-secure state, and so memory accesses from those Exception levels cannot access Secure memory." name="Indicates_that_EL0_and_EL1_are_in_Non_secure_state_and_so_memory_accesses_from_those_Exception_levels_cannot_access_Secure_memory" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDER32_EL3_SUNIDEN">
    <tcf:enumItem description="Performance Monitors event counting prohibited in Secure EL0 unless allowed by MDCR_EL3.SPME or the IMPLEMENTATION DEFINED authentication interface ExternalSecureNoninvasiveDebugEnabled()." name="Performance_Monitors_event_counting_prohibited_in_Secure_EL0_unless_allowed_by_MDCR_EL3" number="0"/>
    <tcf:enumItem description="Performance Monitors event counting allowed in Secure EL0." name="Performance_Monitors_event_counting_allowed_in_Secure_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDER32_EL3_SUIDEN">
    <tcf:enumItem description="Debug exceptions other than Breakpoint Instruction exceptions from Secure EL0 are disabled, unless enabled by MDCR_EL3.SPD32." name="Debug_exceptions_other_than_Breakpoint_Instruction_exceptions_from_Secure_EL0_are_disabled_unless_enabled_by_MDCR_EL3" number="0"/>
    <tcf:enumItem description="Debug exceptions from Secure EL0 are enabled." name="Debug_exceptions_from_Secure_EL0_are_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
