#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e701d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e37320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e3ec80 .functor NOT 1, L_0x1e9f1e0, C4<0>, C4<0>, C4<0>;
L_0x1e9efc0 .functor XOR 2, L_0x1e9ee60, L_0x1e9ef20, C4<00>, C4<00>;
L_0x1e9f0d0 .functor XOR 2, L_0x1e9efc0, L_0x1e9f030, C4<00>, C4<00>;
v0x1e99ba0_0 .net *"_ivl_10", 1 0, L_0x1e9f030;  1 drivers
v0x1e99ca0_0 .net *"_ivl_12", 1 0, L_0x1e9f0d0;  1 drivers
v0x1e99d80_0 .net *"_ivl_2", 1 0, L_0x1e9cf60;  1 drivers
v0x1e99e40_0 .net *"_ivl_4", 1 0, L_0x1e9ee60;  1 drivers
v0x1e99f20_0 .net *"_ivl_6", 1 0, L_0x1e9ef20;  1 drivers
v0x1e9a050_0 .net *"_ivl_8", 1 0, L_0x1e9efc0;  1 drivers
v0x1e9a130_0 .net "a", 0 0, v0x1e962f0_0;  1 drivers
v0x1e9a1d0_0 .net "b", 0 0, v0x1e96390_0;  1 drivers
v0x1e9a270_0 .net "c", 0 0, v0x1e96430_0;  1 drivers
v0x1e9a310_0 .var "clk", 0 0;
v0x1e9a3b0_0 .net "d", 0 0, v0x1e96570_0;  1 drivers
v0x1e9a450_0 .net "out_pos_dut", 0 0, L_0x1e9ed00;  1 drivers
v0x1e9a4f0_0 .net "out_pos_ref", 0 0, L_0x1e9ba20;  1 drivers
v0x1e9a590_0 .net "out_sop_dut", 0 0, L_0x1e9c980;  1 drivers
v0x1e9a630_0 .net "out_sop_ref", 0 0, L_0x1e716e0;  1 drivers
v0x1e9a6d0_0 .var/2u "stats1", 223 0;
v0x1e9a770_0 .var/2u "strobe", 0 0;
v0x1e9a810_0 .net "tb_match", 0 0, L_0x1e9f1e0;  1 drivers
v0x1e9a8e0_0 .net "tb_mismatch", 0 0, L_0x1e3ec80;  1 drivers
v0x1e9a980_0 .net "wavedrom_enable", 0 0, v0x1e96840_0;  1 drivers
v0x1e9aa50_0 .net "wavedrom_title", 511 0, v0x1e968e0_0;  1 drivers
L_0x1e9cf60 .concat [ 1 1 0 0], L_0x1e9ba20, L_0x1e716e0;
L_0x1e9ee60 .concat [ 1 1 0 0], L_0x1e9ba20, L_0x1e716e0;
L_0x1e9ef20 .concat [ 1 1 0 0], L_0x1e9ed00, L_0x1e9c980;
L_0x1e9f030 .concat [ 1 1 0 0], L_0x1e9ba20, L_0x1e716e0;
L_0x1e9f1e0 .cmp/eeq 2, L_0x1e9cf60, L_0x1e9f0d0;
S_0x1e3b9b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e37320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e3f060 .functor AND 1, v0x1e96430_0, v0x1e96570_0, C4<1>, C4<1>;
L_0x1e3f440 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3f820 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e3faa0 .functor AND 1, L_0x1e3f440, L_0x1e3f820, C4<1>, C4<1>;
L_0x1e57c50 .functor AND 1, L_0x1e3faa0, v0x1e96430_0, C4<1>, C4<1>;
L_0x1e716e0 .functor OR 1, L_0x1e3f060, L_0x1e57c50, C4<0>, C4<0>;
L_0x1e9aea0 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e9af10 .functor OR 1, L_0x1e9aea0, v0x1e96570_0, C4<0>, C4<0>;
L_0x1e9b020 .functor AND 1, v0x1e96430_0, L_0x1e9af10, C4<1>, C4<1>;
L_0x1e9b0e0 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9b1b0 .functor OR 1, L_0x1e9b0e0, v0x1e96390_0, C4<0>, C4<0>;
L_0x1e9b220 .functor AND 1, L_0x1e9b020, L_0x1e9b1b0, C4<1>, C4<1>;
L_0x1e9b3a0 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e9b410 .functor OR 1, L_0x1e9b3a0, v0x1e96570_0, C4<0>, C4<0>;
L_0x1e9b330 .functor AND 1, v0x1e96430_0, L_0x1e9b410, C4<1>, C4<1>;
L_0x1e9b5a0 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9b6a0 .functor OR 1, L_0x1e9b5a0, v0x1e96570_0, C4<0>, C4<0>;
L_0x1e9b760 .functor AND 1, L_0x1e9b330, L_0x1e9b6a0, C4<1>, C4<1>;
L_0x1e9b910 .functor XNOR 1, L_0x1e9b220, L_0x1e9b760, C4<0>, C4<0>;
v0x1e3e5b0_0 .net *"_ivl_0", 0 0, L_0x1e3f060;  1 drivers
v0x1e3e9b0_0 .net *"_ivl_12", 0 0, L_0x1e9aea0;  1 drivers
v0x1e3ed90_0 .net *"_ivl_14", 0 0, L_0x1e9af10;  1 drivers
v0x1e3f170_0 .net *"_ivl_16", 0 0, L_0x1e9b020;  1 drivers
v0x1e3f550_0 .net *"_ivl_18", 0 0, L_0x1e9b0e0;  1 drivers
v0x1e3f930_0 .net *"_ivl_2", 0 0, L_0x1e3f440;  1 drivers
v0x1e3fbb0_0 .net *"_ivl_20", 0 0, L_0x1e9b1b0;  1 drivers
v0x1e94860_0 .net *"_ivl_24", 0 0, L_0x1e9b3a0;  1 drivers
v0x1e94940_0 .net *"_ivl_26", 0 0, L_0x1e9b410;  1 drivers
v0x1e94a20_0 .net *"_ivl_28", 0 0, L_0x1e9b330;  1 drivers
v0x1e94b00_0 .net *"_ivl_30", 0 0, L_0x1e9b5a0;  1 drivers
v0x1e94be0_0 .net *"_ivl_32", 0 0, L_0x1e9b6a0;  1 drivers
v0x1e94cc0_0 .net *"_ivl_36", 0 0, L_0x1e9b910;  1 drivers
L_0x7fec2487c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e94d80_0 .net *"_ivl_38", 0 0, L_0x7fec2487c018;  1 drivers
v0x1e94e60_0 .net *"_ivl_4", 0 0, L_0x1e3f820;  1 drivers
v0x1e94f40_0 .net *"_ivl_6", 0 0, L_0x1e3faa0;  1 drivers
v0x1e95020_0 .net *"_ivl_8", 0 0, L_0x1e57c50;  1 drivers
v0x1e95100_0 .net "a", 0 0, v0x1e962f0_0;  alias, 1 drivers
v0x1e951c0_0 .net "b", 0 0, v0x1e96390_0;  alias, 1 drivers
v0x1e95280_0 .net "c", 0 0, v0x1e96430_0;  alias, 1 drivers
v0x1e95340_0 .net "d", 0 0, v0x1e96570_0;  alias, 1 drivers
v0x1e95400_0 .net "out_pos", 0 0, L_0x1e9ba20;  alias, 1 drivers
v0x1e954c0_0 .net "out_sop", 0 0, L_0x1e716e0;  alias, 1 drivers
v0x1e95580_0 .net "pos0", 0 0, L_0x1e9b220;  1 drivers
v0x1e95640_0 .net "pos1", 0 0, L_0x1e9b760;  1 drivers
L_0x1e9ba20 .functor MUXZ 1, L_0x7fec2487c018, L_0x1e9b220, L_0x1e9b910, C4<>;
S_0x1e957c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e37320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e962f0_0 .var "a", 0 0;
v0x1e96390_0 .var "b", 0 0;
v0x1e96430_0 .var "c", 0 0;
v0x1e964d0_0 .net "clk", 0 0, v0x1e9a310_0;  1 drivers
v0x1e96570_0 .var "d", 0 0;
v0x1e96660_0 .var/2u "fail", 0 0;
v0x1e96700_0 .var/2u "fail1", 0 0;
v0x1e967a0_0 .net "tb_match", 0 0, L_0x1e9f1e0;  alias, 1 drivers
v0x1e96840_0 .var "wavedrom_enable", 0 0;
v0x1e968e0_0 .var "wavedrom_title", 511 0;
E_0x1e4b690/0 .event negedge, v0x1e964d0_0;
E_0x1e4b690/1 .event posedge, v0x1e964d0_0;
E_0x1e4b690 .event/or E_0x1e4b690/0, E_0x1e4b690/1;
S_0x1e95af0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e957c0;
 .timescale -12 -12;
v0x1e95d30_0 .var/2s "i", 31 0;
E_0x1e4b530 .event posedge, v0x1e964d0_0;
S_0x1e95e30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e957c0;
 .timescale -12 -12;
v0x1e96030_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e96110 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e957c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e96ac0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e37320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e9bbd0 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e9bd70 .functor AND 1, v0x1e962f0_0, L_0x1e9bbd0, C4<1>, C4<1>;
L_0x1e9be50 .functor NOT 1, v0x1e96430_0, C4<0>, C4<0>, C4<0>;
L_0x1e9bfd0 .functor AND 1, L_0x1e9bd70, L_0x1e9be50, C4<1>, C4<1>;
L_0x1e9c110 .functor NOT 1, v0x1e96570_0, C4<0>, C4<0>, C4<0>;
L_0x1e9c290 .functor AND 1, L_0x1e9bfd0, L_0x1e9c110, C4<1>, C4<1>;
L_0x1e9c3e0 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9c560 .functor AND 1, L_0x1e9c3e0, v0x1e96390_0, C4<1>, C4<1>;
L_0x1e9c670 .functor AND 1, L_0x1e9c560, v0x1e96430_0, C4<1>, C4<1>;
L_0x1e9c730 .functor AND 1, L_0x1e9c670, v0x1e96570_0, C4<1>, C4<1>;
L_0x1e9c850 .functor OR 1, L_0x1e9c290, L_0x1e9c730, C4<0>, C4<0>;
L_0x1e9c910 .functor AND 1, v0x1e962f0_0, v0x1e96390_0, C4<1>, C4<1>;
L_0x1e9c9f0 .functor AND 1, L_0x1e9c910, v0x1e96430_0, C4<1>, C4<1>;
L_0x1e9cab0 .functor AND 1, L_0x1e9c9f0, v0x1e96570_0, C4<1>, C4<1>;
L_0x1e9c980 .functor OR 1, L_0x1e9c850, L_0x1e9cab0, C4<0>, C4<0>;
L_0x1e9cce0 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9cde0 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e9ce50 .functor OR 1, L_0x1e9cce0, L_0x1e9cde0, C4<0>, C4<0>;
L_0x1e9d000 .functor NOT 1, v0x1e96430_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d070 .functor OR 1, L_0x1e9ce50, L_0x1e9d000, C4<0>, C4<0>;
L_0x1e9d230 .functor NOT 1, v0x1e96570_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d2a0 .functor OR 1, L_0x1e9d070, L_0x1e9d230, C4<0>, C4<0>;
L_0x1e9d470 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d4e0 .functor OR 1, v0x1e962f0_0, L_0x1e9d470, C4<0>, C4<0>;
L_0x1e9d670 .functor NOT 1, v0x1e96430_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d6e0 .functor OR 1, L_0x1e9d4e0, L_0x1e9d670, C4<0>, C4<0>;
L_0x1e9d8d0 .functor NOT 1, v0x1e96570_0, C4<0>, C4<0>, C4<0>;
L_0x1e9d940 .functor OR 1, L_0x1e9d6e0, L_0x1e9d8d0, C4<0>, C4<0>;
L_0x1e9db40 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9dbb0 .functor OR 1, L_0x1e9db40, v0x1e96390_0, C4<0>, C4<0>;
L_0x1e9dd70 .functor NOT 1, v0x1e96430_0, C4<0>, C4<0>, C4<0>;
L_0x1e9dde0 .functor OR 1, L_0x1e9dbb0, L_0x1e9dd70, C4<0>, C4<0>;
L_0x1e9e000 .functor NOT 1, v0x1e96570_0, C4<0>, C4<0>, C4<0>;
L_0x1e9e070 .functor OR 1, L_0x1e9dde0, L_0x1e9e000, C4<0>, C4<0>;
L_0x1e9e2a0 .functor AND 1, L_0x1e9d2a0, L_0x1e9d940, C4<1>, C4<1>;
L_0x1e9e3b0 .functor AND 1, L_0x1e9e2a0, L_0x1e9e070, C4<1>, C4<1>;
L_0x1e9e5f0 .functor NOT 1, v0x1e962f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e9e660 .functor NOT 1, v0x1e96390_0, C4<0>, C4<0>, C4<0>;
L_0x1e9e4c0 .functor AND 1, L_0x1e9e5f0, L_0x1e9e660, C4<1>, C4<1>;
L_0x1e9e810 .functor AND 1, L_0x1e9e4c0, v0x1e96430_0, C4<1>, C4<1>;
L_0x1e9ea20 .functor AND 1, L_0x1e9e810, v0x1e96570_0, C4<1>, C4<1>;
L_0x1e9eae0 .functor NOT 1, L_0x1e9ea20, C4<0>, C4<0>, C4<0>;
L_0x1e9ed00 .functor AND 1, L_0x1e9e3b0, L_0x1e9eae0, C4<1>, C4<1>;
v0x1e96c80_0 .net *"_ivl_0", 0 0, L_0x1e9bbd0;  1 drivers
v0x1e96d60_0 .net *"_ivl_10", 0 0, L_0x1e9c290;  1 drivers
v0x1e96e40_0 .net *"_ivl_12", 0 0, L_0x1e9c3e0;  1 drivers
v0x1e96f30_0 .net *"_ivl_14", 0 0, L_0x1e9c560;  1 drivers
v0x1e97010_0 .net *"_ivl_16", 0 0, L_0x1e9c670;  1 drivers
v0x1e97140_0 .net *"_ivl_18", 0 0, L_0x1e9c730;  1 drivers
v0x1e97220_0 .net *"_ivl_2", 0 0, L_0x1e9bd70;  1 drivers
v0x1e97300_0 .net *"_ivl_20", 0 0, L_0x1e9c850;  1 drivers
v0x1e973e0_0 .net *"_ivl_22", 0 0, L_0x1e9c910;  1 drivers
v0x1e97550_0 .net *"_ivl_24", 0 0, L_0x1e9c9f0;  1 drivers
v0x1e97630_0 .net *"_ivl_26", 0 0, L_0x1e9cab0;  1 drivers
v0x1e97710_0 .net *"_ivl_30", 0 0, L_0x1e9cce0;  1 drivers
v0x1e977f0_0 .net *"_ivl_32", 0 0, L_0x1e9cde0;  1 drivers
v0x1e978d0_0 .net *"_ivl_34", 0 0, L_0x1e9ce50;  1 drivers
v0x1e979b0_0 .net *"_ivl_36", 0 0, L_0x1e9d000;  1 drivers
v0x1e97a90_0 .net *"_ivl_38", 0 0, L_0x1e9d070;  1 drivers
v0x1e97b70_0 .net *"_ivl_4", 0 0, L_0x1e9be50;  1 drivers
v0x1e97d60_0 .net *"_ivl_40", 0 0, L_0x1e9d230;  1 drivers
v0x1e97e40_0 .net *"_ivl_44", 0 0, L_0x1e9d470;  1 drivers
v0x1e97f20_0 .net *"_ivl_46", 0 0, L_0x1e9d4e0;  1 drivers
v0x1e98000_0 .net *"_ivl_48", 0 0, L_0x1e9d670;  1 drivers
v0x1e980e0_0 .net *"_ivl_50", 0 0, L_0x1e9d6e0;  1 drivers
v0x1e981c0_0 .net *"_ivl_52", 0 0, L_0x1e9d8d0;  1 drivers
v0x1e982a0_0 .net *"_ivl_56", 0 0, L_0x1e9db40;  1 drivers
v0x1e98380_0 .net *"_ivl_58", 0 0, L_0x1e9dbb0;  1 drivers
v0x1e98460_0 .net *"_ivl_6", 0 0, L_0x1e9bfd0;  1 drivers
v0x1e98540_0 .net *"_ivl_60", 0 0, L_0x1e9dd70;  1 drivers
v0x1e98620_0 .net *"_ivl_62", 0 0, L_0x1e9dde0;  1 drivers
v0x1e98700_0 .net *"_ivl_64", 0 0, L_0x1e9e000;  1 drivers
v0x1e987e0_0 .net *"_ivl_68", 0 0, L_0x1e9e2a0;  1 drivers
v0x1e988c0_0 .net *"_ivl_72", 0 0, L_0x1e9e5f0;  1 drivers
v0x1e989a0_0 .net *"_ivl_74", 0 0, L_0x1e9e660;  1 drivers
v0x1e98a80_0 .net *"_ivl_76", 0 0, L_0x1e9e4c0;  1 drivers
v0x1e98d70_0 .net *"_ivl_78", 0 0, L_0x1e9e810;  1 drivers
v0x1e98e50_0 .net *"_ivl_8", 0 0, L_0x1e9c110;  1 drivers
v0x1e98f30_0 .net *"_ivl_82", 0 0, L_0x1e9eae0;  1 drivers
v0x1e99010_0 .net "a", 0 0, v0x1e962f0_0;  alias, 1 drivers
v0x1e990b0_0 .net "and1", 0 0, L_0x1e9e3b0;  1 drivers
v0x1e99170_0 .net "and2", 0 0, L_0x1e9ea20;  1 drivers
v0x1e99230_0 .net "b", 0 0, v0x1e96390_0;  alias, 1 drivers
v0x1e99320_0 .net "c", 0 0, v0x1e96430_0;  alias, 1 drivers
v0x1e99410_0 .net "d", 0 0, v0x1e96570_0;  alias, 1 drivers
v0x1e99500_0 .net "or1", 0 0, L_0x1e9d2a0;  1 drivers
v0x1e995c0_0 .net "or2", 0 0, L_0x1e9d940;  1 drivers
v0x1e99680_0 .net "or3", 0 0, L_0x1e9e070;  1 drivers
v0x1e99740_0 .net "out_pos", 0 0, L_0x1e9ed00;  alias, 1 drivers
v0x1e99800_0 .net "out_sop", 0 0, L_0x1e9c980;  alias, 1 drivers
S_0x1e99980 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e37320;
 .timescale -12 -12;
E_0x1e339f0 .event anyedge, v0x1e9a770_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e9a770_0;
    %nor/r;
    %assign/vec4 v0x1e9a770_0, 0;
    %wait E_0x1e339f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e957c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e96660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e96700_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e957c0;
T_4 ;
    %wait E_0x1e4b690;
    %load/vec4 v0x1e967a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e96660_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e957c0;
T_5 ;
    %wait E_0x1e4b530;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %wait E_0x1e4b530;
    %load/vec4 v0x1e96660_0;
    %store/vec4 v0x1e96700_0, 0, 1;
    %fork t_1, S_0x1e95af0;
    %jmp t_0;
    .scope S_0x1e95af0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e95d30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e95d30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e4b530;
    %load/vec4 v0x1e95d30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e95d30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e95d30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e957c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e4b690;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e96570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e96390_0, 0;
    %assign/vec4 v0x1e962f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e96660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e96700_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e37320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e9a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e9a770_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e37320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e9a310_0;
    %inv;
    %store/vec4 v0x1e9a310_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e37320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e964d0_0, v0x1e9a8e0_0, v0x1e9a130_0, v0x1e9a1d0_0, v0x1e9a270_0, v0x1e9a3b0_0, v0x1e9a630_0, v0x1e9a590_0, v0x1e9a4f0_0, v0x1e9a450_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e37320;
T_9 ;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e37320;
T_10 ;
    %wait E_0x1e4b690;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e9a6d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
    %load/vec4 v0x1e9a810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e9a6d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e9a630_0;
    %load/vec4 v0x1e9a630_0;
    %load/vec4 v0x1e9a590_0;
    %xor;
    %load/vec4 v0x1e9a630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e9a4f0_0;
    %load/vec4 v0x1e9a4f0_0;
    %load/vec4 v0x1e9a450_0;
    %xor;
    %load/vec4 v0x1e9a4f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e9a6d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e9a6d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response28/top_module.sv";
