module wideexpr_00460(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ^(4'sb1101);
  assign y1 = {(ctrl[4]?~|($signed(((s2)<<($signed((ctrl[1]?s6:5'sb01100))))+(s2))):(s4)<<(u1)),(ctrl[2]?(ctrl[4]?$unsigned({~^({2{+(s3)}})}):{+(6'sb101010),{4{-(^((s0)==(4'sb1100)))}}}):{3{((ctrl[6]?(ctrl[0]?s4:s2):(ctrl[7]?-(u0):3'sb110)))<<(-({3'sb000}))}}),~&(((u6)+(((ctrl[6]?((1'sb0)>>(1'sb1))>>>(-(u6)):3'sb000))<=(s1)))<(s4)),$unsigned(5'sb00001)};
  assign y2 = $unsigned((s6)^~($signed({{s5},4'sb0101})));
  assign y3 = s2;
  assign y4 = s7;
  assign y5 = $signed((((ctrl[2]?$unsigned({1{-({{s0},(ctrl[3]?5'sb11010:5'sb11101)})}}):($signed({{1{(5'sb10010)!=(u3)}},(&(4'sb0110))>>((s3)<<<(5'sb11000))}))>>((u5)+(s6))))>>(~&(2'b00)))>>((s3)<<(s5)));
  assign y6 = {1{(ctrl[7]?(-(((s1)<=(4'b0000))&((4'sb0010)|(2'b01))))<<<(({u2,-(3'b000),s3,s0})<<({{5'sb00111,s1,3'b111},(s7)>=(s4),(s4)&(3'sb001)})):s0)}};
  assign y7 = (ctrl[0]?$signed(s3):(+(($signed(4'sb0110))<=({5'sb00011,s3})))<<($signed(4'b0011)));
endmodule
