// Seed: 1821277784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  uwire id_3;
  ;
  logic [7:0] id_4;
  logic id_5;
  ;
  assign id_3 = 1'b0 > id_4[-1'b0];
  integer id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_5,
      id_5
  );
  assign id_1[-1] = id_6;
endmodule
