---
title: "[ğŸì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš© 5]"
excerpt: "The Processor Datapath"

categories:
  - ì»´êµ¬ì„¤
tags:
  - [ìˆ˜ì—…]

permalink: /categories10/computer_architecture5/

use_math: true
toc: true
toc_sticky: true

date: 2023-04-17
last_modified_at: 2023-04-18
---

# ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš©

ìˆ˜ì—…ì„ ë“£ê³  ì •ë¦¬í•œ í˜ì´ì§€ ì…ë‹ˆë‹¤.

---

#### Introduction

- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
    
  - CPI and Cycle time
    - Determined by CPU hardware

- RISC-Vì˜ ë‘ ê°€ì§€ ì‹¤í–‰ë²•
  - Simplified version
  - More realistic pipelined version

- Simple subset, shows most aspects
  - Memory reference: ld, sd
  - Arithmetic/logical: add, sub, and, or
  - Control transfer: beq

---

#### Sequential Elements

- Register with write control
  - clockì´ edgedë  ë•Œ write controlì´ 1ì´ë©´ updateí•©ë‹ˆë‹¤.
  - ì €ì¥ëœ ê°’ì´ ë‚˜ì¤‘ì— í•„ìš”í•˜ë©´ ì‚¬ìš©ë©ë‹ˆë‹¤.

---

#### Clocking Methodology

Sequential logic ì¤‘ê°„ì— combinational logicì„ ë‘¡ë‹ˆë‹¤. ì´ ë•Œ, ì†Œìš”ë˜ëŠ” ì‹œê°„ì€ clock cycle í•œ ì£¼ê¸° ì•ˆì— ë“¤ì–´ì™€ì•¼ í•©ë‹ˆë‹¤. Critical Pathê°€ clock periodë¥¼ ê²°ì •í•©ë‹ˆë‹¤.

---

#### Instruction Execution

- PC -> instruction memory, fetch instruction
  - PCëŠ” program counterì˜ ì•½ìë¡œ ì‹¤í–‰í•  instructionì„ ê°€ë¦¬í‚µë‹ˆë‹¤.
- Register numbers -> register file, read registers
- Depending on instruction class
  - Use ALU to calculate
    - Arithmetic result
    - Memory address for load/store
    - Branch comparison
  - Access data memory for load/store
  - PC <- target address or PC +4
    - PCëŠ” ë§¤ë²ˆ 4ì”© ëŠ˜ì–´ë‚©ë‹ˆë‹¤. 
    - Instructioní¬ê¸°ê°€ 4bite ì´ê¸° ë•Œë¬¸ì— 4ì”© ëŠ˜ì–´ë‚©ë‹ˆë‹¤.

---

#### CPU Overview

<p align="center"><img src="../../assets/images/041801.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

wireê°€ ë‘ ê°œ ì´ìƒ ê²¹ì¹  ë•Œì—ëŠ” multiplexerë¥¼ ì‚¬ìš©í•˜ì—¬ control í•´ì•¼í•©ë‹ˆë‹¤.

---

#### Control

<p align="center"><img src="../../assets/images/041802.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

control signalì„ ë³´ë‚´ì¤˜ì„œ multiplexerë¥¼ ì œì–´í•˜ëŠ” ê²ƒì„ ë³¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. 

---

#### Instruction Fetch

Instructionì´ ì•„ë‹Œ Instruction ì£¼ì†Œê°’ì„ ê°€ë¦¬í‚¤ê¸° ë•Œë¬¸ì— 64bit register PCë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. 

---

#### R-Format Instructions

- Read two register operands 
- Perform arithmetic/logical operation
- Write register result

---

#### Load/Store Instructions

- Read register operands
- Calculate address using 12-bit offset
  - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory

ì´ ë•Œ sign extensionì´ ìˆìŠµë‹ˆë‹¤. 

- Datapath

<p align="center"><img src="../../assets/images/041804.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>


---

#### Branch Instructions

- Read register operands
- Compare operands
  - Use ALU, subtract and check Zero output
- Calculate target address
  - Sign-extend displacement
  - Shift left 1 place (halfword displacement)
    - Target Address = PC + immediate x 2
  - Add to PC value

- DataPath

<p align="center"><img src="../../assets/images/041803.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>


---

#### Full Datapath


<p align="center"><img src="../../assets/images/041805.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### ALU Control

- ALU used for 
  - Load/Store: F = add
  - Branch: F = subtract
  - R-type: F depends on opcode

|ALU control|Function|
|---|---|
|0000|AND|
|0001|OR|
|0010|add|
|0110|subtract|

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control

|opcode|ALUOp|Operation|Opcode field|ALU function|ALU control|
|---|---|---|---|---|---|
|ld|00|load register|XXXXX|add|0010|
|sd|00|store register|XXXXX|add|0010|
|beq|01|branch on equal|XXXXX|subtract|0110|
|R-type|10|add|100000|add|0010|
|R-type|10|subtract|100010|subtract|0110|
|R-type|10|AND|100100|AND|0000|
|R-type|10|OR|100101|OR|0001|

---

#### Datapath With Control

<p align="center"><img src="../../assets/images/041806.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

#### R-Type Instruction

<p align="center"><img src="../../assets/images/041807.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

#### Load Instruction

<p align="center"><img src="../../assets/images/041808.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

#### BEQ Instruction

<p align="center"><img src="../../assets/images/041809.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Performance Issues

- Longest delay etermines clock period
  - Critical path: load instruction
  - Instruction memory -> register file -> ALU -> data memory -> register file
- Not feasible to vary period for different instructions
- Violates design principle
  - Making the common case fast
- We will improve performance by pipelining
  - pipeliningì€ ì •ë§ ì¤‘ìš”í•¨.

---

### í€´ì¦ˆ

1) ì´ë²ˆì£¼ì— ë°°ìš´ 'single-cycle datapath'ì—ì„œ ì§§ì€ delayì˜ instructionì— ëŒ€í•´ì„œ ë¹„íš¨ìœ¨ì„±ì´ ë°œìƒí•˜ëŠ” ì´ìœ ëŠ”?
- <font color="red">ê°€ì¥ ê¸´ instrì— clock intervalì„ ë§ì¶”ì–´ì•¼ í•˜ë¯€ë¡œ, ì§§ì€ instrëŠ” interval ë‚´ì— ìˆ˜í–‰ì„ ì™„ë£Œí•˜ê³  idleí•œ ì‹œê°„ ë°œìƒ</font>

2) í•œ instructionì´ ëë‚œ í›„ ë‹¤ìŒ instructionì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ PC ê°’ì— ë”í•˜ëŠ” ê°’ì´ 4ì¸ ì´ìœ ëŠ”?
- <font color="red">í•œ instrì˜ í¬ê¸°ê°€ 32bit (4 byte)ì´ë¯€ë¡œ 

3) ì•„ë˜ ë‘ ê²½ìš°ì˜ registerì— ëŒ€í•´ ì¶œë ¥ë˜ëŠ” Q ê°’ì„ í‘œì‹œí•˜ì‹œì˜¤. 
<p align="center"><img src="../../assets/images/041810.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>
   