-- SMV description generated by Yosys 0.51+101 (git sha1 6bd6775c3, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
MODULE main
  IVAR
    _VIN : real; -- VIN
  DEFINE
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#64$28_Y := resize(word1(0.00000000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#64$29_Y := resize(word1(_VIN < 0.12500000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#64$28_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#64$29_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#66$31_Y := resize(word1(0.12500000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#66$32_Y := resize(word1(_VIN < 0.25000000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#66$31_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#66$32_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#68$34_Y := resize(word1(0.25000000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#68$35_Y := resize(word1(_VIN < 0.37500000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#68$34_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#68$35_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#70$37_Y := resize(word1(0.37500000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#70$38_Y := resize(word1(_VIN < 0.50000000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#70$39_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#70$37_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#70$38_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$4#D3#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#70$39_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#dut##comp_i#$3#D3#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$4#D3#0#0#;
    _$flatten#dut##comp_i#$2#D3#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$3#D3#0#0#;
    _dut#comp_i#D3 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D3#0#0#;
    _$flatten#dut##comp_i#$3#D2#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#dut##comp_i#$2#D2#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$3#D2#0#0#;
    _dut#comp_i#D2 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D2#0#0#;
    _$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#104$67_Y := resize(_dut#comp_i#D2, 1) | resize(_dut#comp_i#D3, 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#76$46_Y := resize(word1(0.75000000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#76$47_Y := resize(word1(_VIN < 0.87500000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#76$48_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#76$46_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#76$47_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$7#D6#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#76$48_Y) ? 0ub1_1 : 0ub1_0;
    _delta := 1.00000000000000000 / 8.00000000000000000;
    _$ge$maurice2024_adc#sv#44$3_Y := resize(word1(_VIN >= 0.00000000000000000), 1);
    _$lt$maurice2024_adc#sv#44$4_Y := resize(word1(_VIN < _delta), 1);
    _$logic_and$maurice2024_adc#sv#44$5_Y := resize(word1((_$ge$maurice2024_adc#sv#44$3_Y != 0ub1_0) & (_$lt$maurice2024_adc#sv#44$4_Y != 0ub1_0)), 1);
    _$mul$maurice2024_adc#sv#45$6_Y := 7.00000000000000000 * _delta;
    _$ge$maurice2024_adc#sv#45$7_Y := resize(word1(_VIN >= _$mul$maurice2024_adc#sv#45$6_Y), 1);
    _$le$maurice2024_adc#sv#45$8_Y := resize(word1(_VIN <= 1.00000000000000000), 1);
    _$logic_and$maurice2024_adc#sv#45$9_Y := resize(word1((_$ge$maurice2024_adc#sv#45$7_Y != 0ub1_0) & (_$le$maurice2024_adc#sv#45$8_Y != 0ub1_0)), 1);
    _$ge$maurice2024_adc#sv#46$10_Y := resize(word1(_VIN >= _delta), 1);
    _$lt$maurice2024_adc#sv#46$12_Y := resize(word1(_VIN < _$mul$maurice2024_adc#sv#45$6_Y), 1);
    _$logic_and$maurice2024_adc#sv#46$13_Y := resize(word1((_$ge$maurice2024_adc#sv#46$10_Y != 0ub1_0) & (_$lt$maurice2024_adc#sv#46$12_Y != 0ub1_0)), 1);
    _$div$maurice2024_adc#sv#46$14_Y := _VIN / _delta;
    _$floor$maurice2024_adc#sv#46$15_Y := signed word[3](floor(_$div$maurice2024_adc#sv#46$14_Y));
    _$logic_and$maurice2024_adc#sv#51$18_Y := resize(word1((_$ge$maurice2024_adc#sv#44$3_Y != 0ub1_0) & (_$le$maurice2024_adc#sv#45$8_Y != 0ub1_0)), 1);
    _$logic_not$maurice2024_adc#sv#51$19_Y := resize(word1((_$logic_and$maurice2024_adc#sv#51$18_Y = 0ub1_0)), 1);
    _$flatten#dut##comp_i#$2#D1#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_1 : 0ub1_0;
    _dut#comp_i#D1 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D1#0#0#;
    _$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#105$70_Y := resize(_dut#comp_i#D1, 1) | resize(_dut#comp_i#D3, 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#72$40_Y := resize(word1(0.50000000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#72$41_Y := resize(word1(_VIN < 0.62500000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#72$42_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#72$40_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#72$41_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#74$43_Y := resize(word1(0.62500000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#74$44_Y := resize(word1(_VIN < 0.75000000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#74$45_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#74$43_Y != 0ub1_0) & (_$flatten#dut##comp_i#$lt$maurice2022_flash_adc#sv#74$44_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$6#D5#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#74$45_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#dut##comp_i#$5#D5#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#72$42_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$6#D5#0#0#;
    _$flatten#dut##comp_i#$4#D5#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#70$39_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$5#D5#0#0#;
    _$flatten#dut##comp_i#$3#D5#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$4#D5#0#0#;
    _$flatten#dut##comp_i#$2#D5#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$3#D5#0#0#;
    _dut#comp_i#D5 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D5#0#0#;
    _$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#105$71_Y := resize(_$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#105$70_Y, 1) | resize(_dut#comp_i#D5, 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#78$49_Y := resize(word1(0.87500000000000000 <= _VIN), 1);
    _$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#78$50_Y := resize(word1(_VIN <= 1.00000000000000000), 1);
    _$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#78$51_Y := resize(word1((_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#78$49_Y != 0ub1_0) & (_$flatten#dut##comp_i#$le$maurice2022_flash_adc#sv#78$50_Y != 0ub1_0)), 1);
    _$flatten#dut##comp_i#$8#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#78$51_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#dut##comp_i#$7#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#76$48_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$8#D7#0#0#;
    _$flatten#dut##comp_i#$6#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#74$45_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$7#D7#0#0#;
    _$flatten#dut##comp_i#$5#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#72$42_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$6#D7#0#0#;
    _$flatten#dut##comp_i#$4#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#70$39_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$5#D7#0#0#;
    _$flatten#dut##comp_i#$3#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$4#D7#0#0#;
    _$flatten#dut##comp_i#$2#D7#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$3#D7#0#0#;
    _dut#comp_i#D7 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D7#0#0#;
    _0 := resize(_$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#105$71_Y, 1) | resize(_dut#comp_i#D7, 1);
    _$flatten#dut##comp_i#$5#D4#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#72$42_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#dut##comp_i#$4#D4#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#70$39_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$5#D4#0#0#;
    _$flatten#dut##comp_i#$3#D4#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$4#D4#0#0#;
    _$flatten#dut##comp_i#$2#D4#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$3#D4#0#0#;
    _dut#comp_i#D4 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D4#0#0#;
    _$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#103$64_Y := resize(_dut#comp_i#D4, 1) | resize(_dut#comp_i#D5, 1);
    _$flatten#dut##comp_i#$6#D6#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#74$45_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$7#D6#0#0#;
    _$flatten#dut##comp_i#$5#D6#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#72$42_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$6#D6#0#0#;
    _$flatten#dut##comp_i#$4#D6#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#70$39_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$5#D6#0#0#;
    _$flatten#dut##comp_i#$3#D6#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#68$36_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$4#D6#0#0#;
    _$flatten#dut##comp_i#$2#D6#0#0# := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#66$33_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$3#D6#0#0#;
    _dut#comp_i#D6 := bool(_$flatten#dut##comp_i#$logic_and$maurice2022_flash_adc#sv#64$30_Y) ? 0ub1_0 : _$flatten#dut##comp_i#$2#D6#0#0#;
    _$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#103$65_Y := resize(_$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#103$64_Y, 1) | resize(_dut#comp_i#D6, 1);
    _1 := resize(_$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#103$65_Y, 1) | resize(_dut#comp_i#D7, 1);
    _$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#104$68_Y := resize(_$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#104$67_Y, 1) | resize(_dut#comp_i#D6, 1);
    _2 := resize(_$flatten#dut##enc_i#$or$maurice2022_flash_adc#sv#104$68_Y, 1) | resize(_dut#comp_i#D7, 1);
    _$3#q#2#0# := bool(_$logic_and$maurice2024_adc#sv#46$13_Y) ? _$floor$maurice2024_adc#sv#46$15_Y : 0ub3_000;
    _$2#q#2#0# := bool(_$logic_and$maurice2024_adc#sv#45$9_Y) ? 0ub3_111 : _$3#q#2#0#;
    _q := bool(_$logic_and$maurice2024_adc#sv#44$5_Y) ? 0ub3_000 : _$2#q#2#0#;
    _$eq$maurice2024_adc#sv#51$20_Y := resize(word1(resize((((_1[0:0]) :: _2[0:0]) :: _0[0:0]), 3) = resize(_q, 3)), 1);
    _$logic_or$maurice2024_adc#sv#51$21_Y := resize(word1((_$logic_not$maurice2024_adc#sv#51$19_Y != 0ub1_0) | (_$eq$maurice2024_adc#sv#51$20_Y != 0ub1_0)), 1);
    _$auto$rtlil#cc#2837#Not$455 := !resize(_$logic_or$maurice2024_adc#sv#51$21_Y, 1);
    _$auto$rtlil#cc#2884#And$457 := resize(_$auto$rtlil#cc#2837#Not$455, 1) & resize(0ub1_1, 1);
    _dut#enc_i#Q := _1[0:0] :: _2[0:0] :: _0[0:0];
    _vsuplow := 0.00000000000000000;
    _clk_period := 2.00000000000000000;
    _VSUP := 1.00000000000000000;
    _Q := _1[0:0] :: _2[0:0] :: _0[0:0];
    _dut#comp_i#vref8 := 1.00000000000000000;
    _dut#comp_i#vref7 := 0.87500000000000000;
    _dut#comp_i#vref6 := 0.75000000000000000;
    _dut#comp_i#vref5 := 0.62500000000000000;
    _dut#comp_i#vref4 := 0.50000000000000000;
    _dut#comp_i#vref3 := 0.37500000000000000;
    _dut#comp_i#vref2 := 0.25000000000000000;
    _dut#comp_i#vref1 := 0.12500000000000000;
    _dut#comp_i#vref := 1.00000000000000000;
    _dut#comp_i#VIN := 0.00000000000000000;
    _dut#enc_i#Q_a := _1[0:0] :: _2[0:0] :: _0[0:0];
    _dut#enc_i#D7 := _dut#comp_i#D7;
    _dut#enc_i#D6 := _dut#comp_i#D6;
    _dut#enc_i#D5 := _dut#comp_i#D5;
    _dut#enc_i#D4 := _dut#comp_i#D4;
    _dut#enc_i#D3 := _dut#comp_i#D3;
    _dut#enc_i#D2 := _dut#comp_i#D2;
    _dut#enc_i#D1 := _dut#comp_i#D1;
    _dut#resis_div_i#vref8 := 1.00000000000000000;
    _dut#resis_div_i#vref7 := 0.87500000000000000;
    _dut#resis_div_i#vref6 := 0.75000000000000000;
    _dut#resis_div_i#vref5 := 0.62500000000000000;
    _dut#resis_div_i#vref4 := 0.50000000000000000;
    _dut#resis_div_i#vref3 := 0.37500000000000000;
    _dut#resis_div_i#vref2 := 0.25000000000000000;
    _dut#resis_div_i#vref1 := 0.12500000000000000;
    _dut#resis_div_i#vref := 1.00000000000000000;
    _dut#resis_div_i#GND := 0.00000000000000000;
    _dut#D1 := _dut#comp_i#D1;
    _dut#D2 := _dut#comp_i#D2;
    _dut#D3 := _dut#comp_i#D3;
    _dut#D4 := _dut#comp_i#D4;
    _dut#D5 := _dut#comp_i#D5;
    _dut#D6 := _dut#comp_i#D6;
    _dut#D7 := _dut#comp_i#D7;
    _dut#Q := _1[0:0] :: _2[0:0] :: _0[0:0];
    _dut#VIN := 0.00000000000000000;
    _dut#vref := 1.00000000000000000;
    _dut#vref1 := 0.12500000000000000;
    _dut#vref2 := 0.25000000000000000;
    _dut#vref3 := 0.37500000000000000;
    _dut#vref4 := 0.50000000000000000;
    _dut#vref5 := 0.62500000000000000;
    _dut#vref6 := 0.75000000000000000;
    _dut#vref7 := 0.87500000000000000;
    _dut#vref8 := 1.00000000000000000;
  INVARSPEC !bool(0ub1_1) | bool(_$logic_or$maurice2024_adc#sv#51$21_Y);
-- end of yosys output
