{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733639569585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 14:32:49 2024 " "Processing started: Sun Dec 08 14:32:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733639569596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733639573038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.srcs/sources_1/new/wires.v 1 1 " "Found 1 design units, including 1 entities, in source file car.srcs/sources_1/new/wires.v" { { "Info" "ISGN_ENTITY_NAME" "1 wires " "Found entity 1: wires" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733639573139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733639573139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.srcs/sources_1/new/pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file car.srcs/sources_1/new/pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_out " "Found entity 1: PWM_out" {  } { { "car.srcs/sources_1/new/PWM_out.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/PWM_out.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733639573153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733639573153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wires " "Elaborating entity \"wires\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733639573279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPS_TX wires.v(27) " "Output port \"GPS_TX\" at wires.v(27) has no driver" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733639573279 "|wires"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "U3 wires.v(48) " "Output port \"U3\" at wires.v(48) has no driver" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733639573279 "|wires"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V7 wires.v(50) " "Output port \"V7\" at wires.v(50) has no driver" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733639573279 "|wires"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_out PWM_out:PWM_out1 " "Elaborating entity \"PWM_out\" for hierarchy \"PWM_out:PWM_out1\"" {  } { { "car.srcs/sources_1/new/wires.v" "PWM_out1" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733639573290 ""}
{ "Info" "IBAL_PROCESSED_MAX_M512_ASSIGNMENT" "0 Top " "Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top" {  } {  } 0 270018 "Limiting M512 RAM block usage to %1!d! M512 RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1733639573691 ""}
{ "Info" "IBAL_PROCESSED_MAX_MRAM_ASSIGNMENT" "0 Top " "Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top" {  } {  } 0 270016 "Limiting MRAM/M144K RAM block usage to %1!d! MRAM/M144K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1733639573691 ""}
{ "Info" "IBAL_PROCESSED_MAX_M512_ASSIGNMENT" "0 Top " "Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top" {  } {  } 0 270018 "Limiting M512 RAM block usage to %1!d! M512 RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1733639573691 ""}
{ "Info" "IBAL_PROCESSED_MAX_MRAM_ASSIGNMENT" "0 Top " "Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top" {  } {  } 0 270016 "Limiting MRAM/M144K RAM block usage to %1!d! MRAM/M144K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 -1 1733639573691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPS_TX GND " "Pin \"GPS_TX\" is stuck at GND" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|GPS_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "U3 GND " "Pin \"U3\" is stuck at GND" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|U3"} { "Warning" "WMLS_MLS_STUCK_PIN" "V7 GND " "Pin \"V7\" is stuck at GND" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|V7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 VCC " "Pin \"LED2\" is stuck at VCC" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 VCC " "Pin \"LED3\" is stuck at VCC" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 VCC " "Pin \"LED4\" is stuck at VCC" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 VCC " "Pin \"LED5\" is stuck at VCC" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 VCC " "Pin \"LED6\" is stuck at VCC" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733639573757 "|wires|LED6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733639573757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733639574278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733639574278 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BL_RX " "No output dependent on input pin \"BL_RX\"" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733639574710 "|wires|BL_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1 " "No output dependent on input pin \"U1\"" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733639574710 "|wires|U1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V8 " "No output dependent on input pin \"V8\"" {  } { { "car.srcs/sources_1/new/wires.v" "" { Text "D:/FPGA/car/car.srcs/sources_1/new/wires.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733639574710 "|wires|V8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733639574710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733639574710 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733639574710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733639574710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733639574710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733639574787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 14:32:54 2024 " "Processing ended: Sun Dec 08 14:32:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733639574787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733639574787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733639574787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733639574787 ""}
