###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 13 17:43:32 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [6]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.150
= Slack Time                   -2.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -2.000 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -2.000 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -2.000 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -2.000 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -2.000 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.866 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.771 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.715 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.640 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.555 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.500 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.456 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.406 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.256 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.188 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -1.123 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -1.062 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.957 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.601 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.288 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |   -0.066 | 
     | \tx_core/axi_master /U2723                        | S ^ -> Y ^                    | MUX2X1  | 0.575 | 2.210 |   4.144 |    2.144 | 
     |                                                   | \memif_pdfifo2.f0_wdata [6] ^ |         | 0.575 | 0.006 |   4.150 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [15]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.132
= Slack Time                   -1.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.982 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.982 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.982 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.982 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.982 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.848 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.754 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.697 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.622 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.537 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.482 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.438 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.388 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.238 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.171 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -1.105 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -1.045 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.940 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.583 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.271 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |   -0.049 | 
     | \tx_core/axi_master /U2741                        | S ^ -> Y ^                     | MUX2X1  | 0.559 | 2.194 |   4.128 |    2.145 | 
     |                                                   | \memif_pdfifo2.f0_wdata [15] ^ |         | 0.559 | 0.005 |   4.132 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [9]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.124
= Slack Time                   -1.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.974 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.974 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.974 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.974 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.974 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.841 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.746 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.689 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.614 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.529 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.474 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.431 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.381 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.230 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.163 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -1.098 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -1.037 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.932 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.576 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.263 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |   -0.041 | 
     | \tx_core/axi_master /U2729                        | S ^ -> Y ^                    | MUX2X1  | 0.552 | 2.186 |   4.119 |    2.145 | 
     |                                                   | \memif_pdfifo2.f0_wdata [9] ^ |         | 0.552 | 0.005 |   4.124 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [4]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.092
= Slack Time                   -1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L4_I27                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.942 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5]  | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.808 | 
     | \tx_core/axi_master /U937                          | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.713 | 
     | \tx_core/axi_master /U317                          | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.657 | 
     | \tx_core/axi_master /U300                          | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.582 | 
     | \tx_core/axi_master /U299                          | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.497 | 
     | \tx_core/axi_master /U550                          | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.442 | 
     | \tx_core/axi_master /U549                          | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.398 | 
     | \tx_core/axi_master /U28                           | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.348 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.198 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.130 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -1.065 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -1.005 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.899 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.543 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.230 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |   -0.008 | 
     | \tx_core/axi_master /U2719                         | S ^ -> Y ^                    | MUX2X1  | 0.379 | 2.062 |   3.996 |    2.054 | 
     | \tx_core/axi_master /FE_OFC103_memif_pdfifo2_f0_wd | A ^ -> Y ^                    | BUFX2   | 0.178 | 0.091 |   4.086 |    2.144 | 
     | ata_4_                                             |                               |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [4] ^ |         | 0.178 | 0.006 |   4.092 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.084
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.934 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.934 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.934 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.934 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.934 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.800 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.706 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.649 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.574 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.489 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.434 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.390 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.340 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.190 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.123 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -1.057 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.997 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.892 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.535 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.223 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |   -0.000 | 
     | \tx_core/axi_master /U2757                        | S ^ -> Y ^                     | MUX2X1  | 0.503 | 2.148 |   4.082 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.503 | 0.003 |   4.084 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.075
= Slack Time                   -1.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.925 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.925 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.925 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.925 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.925 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.791 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.696 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.640 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.565 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.480 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.425 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.381 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.331 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.181 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.113 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -1.048 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.988 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.882 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.526 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.213 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.009 | 
     | \tx_core/axi_master /U2755                        | S ^ -> Y ^                     | MUX2X1  | 0.504 | 2.139 |   4.072 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.504 | 0.003 |   4.075 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [10]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.048
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.898 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.898 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.898 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.898 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.898 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.764 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.669 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.613 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.538 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.453 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.398 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.354 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.304 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.154 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.086 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -1.021 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.961 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.855 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.499 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.186 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.036 | 
     | \tx_core/axi_master /U2731                        | S ^ -> Y ^                     | MUX2X1  | 0.458 | 2.113 |   4.047 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [10] ^ |         | 0.458 | 0.001 |   4.048 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [11]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.039
= Slack Time                   -1.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.889 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.889 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.889 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.889 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.889 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.755 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.661 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.604 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.529 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.444 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.389 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.345 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.295 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.145 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.078 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -1.012 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.952 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.847 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.490 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.178 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.044 | 
     | \tx_core/axi_master /U2733                        | S ^ -> Y ^                     | MUX2X1  | 0.477 | 2.104 |   4.038 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [11] ^ |         | 0.477 | 0.002 |   4.039 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [1]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.035
= Slack Time                   -1.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.751 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.656 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.600 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.525 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.440 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.385 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.341 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.291 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.141 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.074 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -1.008 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.948 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.843 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.486 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.174 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |    0.049 | 
     | \tx_core/axi_master /U2713                        | S ^ -> Y ^                    | MUX2X1  | 0.466 | 2.100 |   4.034 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [1] ^ |         | 0.466 | 0.001 |   4.035 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [3]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.033
= Slack Time                   -1.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.883 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.883 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.883 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.883 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.883 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.749 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.654 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.598 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.523 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.438 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.383 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.339 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.289 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.139 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.071 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -1.006 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.946 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.840 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.484 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.171 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |    0.051 | 
     | \tx_core/axi_master /U2717                        | S ^ -> Y ^                    | MUX2X1  | 0.588 | 2.093 |   4.027 |    2.144 | 
     |                                                   | \memif_pdfifo2.f0_wdata [3] ^ |         | 0.588 | 0.006 |   4.033 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.018
= Slack Time                   -1.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.868 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.868 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.868 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.868 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.868 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.734 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.639 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.583 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.508 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.423 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.368 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.324 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.274 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.124 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.057 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.991 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.931 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.826 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.469 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.156 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.066 | 
     | \tx_core/axi_master /U2751                        | S ^ -> Y ^                     | MUX2X1  | 0.530 | 2.081 |   4.014 |    2.146 | 
     |                                                   | \memif_pdfifo2.f0_wdata [20] ^ |         | 0.530 | 0.004 |   4.018 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.017
= Slack Time                   -1.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.867 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.867 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.867 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.867 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.867 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.734 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.639 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.582 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.507 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.422 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.367 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.324 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.274 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.123 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.056 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.991 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.930 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.825 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.469 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.156 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.066 | 
     | \tx_core/axi_master /U2749                        | S ^ -> Y ^                     | MUX2X1  | 0.491 | 2.082 |   4.016 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [19] ^ |         | 0.491 | 0.002 |   4.017 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [13]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.009
= Slack Time                   -1.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.859 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.859 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.859 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.859 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.859 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.725 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.630 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.574 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.499 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.414 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.359 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.315 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.265 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.115 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.047 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.982 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.922 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.816 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.460 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.147 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.075 | 
     | \tx_core/axi_master /U2737                        | S ^ -> Y ^                     | MUX2X1  | 0.495 | 2.073 |   4.007 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [13] ^ |         | 0.495 | 0.002 |   4.009 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [12]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.998
= Slack Time                   -1.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.848 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.848 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.848 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.848 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.848 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.714 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.619 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.563 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.488 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.403 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.348 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.304 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.254 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.104 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.037 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.971 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.911 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.806 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.449 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.136 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.086 | 
     | \tx_core/axi_master /U2735                        | S ^ -> Y ^                     | MUX2X1  | 0.454 | 2.063 |   3.997 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [12] ^ |         | 0.454 | 0.001 |   3.998 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [0]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.994
= Slack Time                   -1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.844 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.844 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.710 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.616 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.559 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.484 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.399 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.344 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.300 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.250 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.100 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.033 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -0.967 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.907 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.802 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.445 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.133 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |    0.090 | 
     | \tx_core/axi_master /U2711                        | S ^ -> Y ^                    | MUX2X1  | 0.490 | 2.058 |   3.992 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [0] ^ |         | 0.490 | 0.002 |   3.994 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [25]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.990
= Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.706 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.611 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.555 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.480 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.395 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.340 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.296 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.246 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.096 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.029 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.963 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.903 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.798 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.441 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.129 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.094 | 
     | \tx_core/axi_master /U2761                        | S ^ -> Y ^                     | MUX2X1  | 0.471 | 2.055 |   3.989 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [25] ^ |         | 0.471 | 0.001 |   3.990 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [16]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.990
= Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.840 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.706 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.611 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.554 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.479 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.395 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.340 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.296 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.246 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.096 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.028 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.963 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.902 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.797 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.441 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.128 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.094 | 
     | \tx_core/axi_master /U2743                        | S ^ -> Y ^                     | MUX2X1  | 0.467 | 2.054 |   3.988 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [16] ^ |         | 0.467 | 0.001 |   3.990 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.983
= Slack Time                   -1.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.833 | 
     | FECTS_clks_clk___L4_I27                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.833 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5]  | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.699 | 
     | \tx_core/axi_master /U937                          | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.605 | 
     | \tx_core/axi_master /U317                          | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.548 | 
     | \tx_core/axi_master /U300                          | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.473 | 
     | \tx_core/axi_master /U299                          | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.388 | 
     | \tx_core/axi_master /U550                          | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.333 | 
     | \tx_core/axi_master /U549                          | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.289 | 
     | \tx_core/axi_master /U28                           | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.239 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.089 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.022 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.956 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.896 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.791 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.434 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.122 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.100 | 
     | \tx_core/axi_master /U2745                         | S ^ -> Y ^                     | MUX2X1  | 0.381 | 1.903 |   3.836 |    2.003 | 
     | \tx_core/axi_master /FE_OFC952_memif_pdfifo2_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.222 | 0.132 |   3.968 |    2.135 | 
     | ata_17_                                            |                                |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [17] ^ |         | 0.222 | 0.015 |   3.983 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [5]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.981
= Slack Time                   -1.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.831 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.831 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.831 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.831 | 
     | FECTS_clks_clk___L4_I27                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.831 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5]  | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.697 | 
     | \tx_core/axi_master /U937                          | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.603 | 
     | \tx_core/axi_master /U317                          | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.546 | 
     | \tx_core/axi_master /U300                          | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.471 | 
     | \tx_core/axi_master /U299                          | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.386 | 
     | \tx_core/axi_master /U550                          | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.331 | 
     | \tx_core/axi_master /U549                          | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.287 | 
     | \tx_core/axi_master /U28                           | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.237 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.087 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.020 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -0.954 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.894 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.789 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.432 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.120 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |    0.102 | 
     | \tx_core/axi_master /U2721                         | S ^ -> Y ^                    | MUX2X1  | 0.381 | 1.903 |   3.836 |    2.005 | 
     | \tx_core/axi_master /FE_OFC950_memif_pdfifo2_f0_wd | A ^ -> Y ^                    | BUFX2   | 0.220 | 0.131 |   3.967 |    2.136 | 
     | ata_5_                                             |                               |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [5] ^ |         | 0.220 | 0.014 |   3.981 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [2]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.974
= Slack Time                   -1.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.824 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.824 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.824 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.824 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.824 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.690 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.596 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.539 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.464 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.379 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.324 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -1.280 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.230 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -1.080 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.013 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -0.947 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.887 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.782 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.425 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   1.712 |   -0.113 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   1.934 |    0.110 | 
     | \tx_core/axi_master /U2715                        | S ^ -> Y ^                    | MUX2X1  | 0.525 | 2.038 |   3.971 |    2.147 | 
     |                                                   | \memif_pdfifo2.f0_wdata [2] ^ |         | 0.525 | 0.003 |   3.974 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.965
= Slack Time                   -1.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.815 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.815 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.815 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.815 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.815 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.681 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.587 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.530 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.455 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.370 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.315 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.271 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.221 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.071 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -1.004 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.938 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.878 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.773 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.416 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.104 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.119 | 
     | \tx_core/axi_master /U2765                        | S ^ -> Y ^                     | MUX2X1  | 0.440 | 2.031 |   3.964 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [27] ^ |         | 0.440 | 0.001 |   3.965 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [29]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.960
= Slack Time                   -1.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.810 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.810 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.810 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.810 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.810 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.676 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.581 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.525 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.450 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.365 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.310 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.266 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.216 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.066 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.998 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.933 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.872 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.767 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.411 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.098 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.124 | 
     | \tx_core/axi_master /U2769                        | S ^ -> Y ^                     | MUX2X1  | 0.482 | 2.024 |   3.958 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [29] ^ |         | 0.482 | 0.002 |   3.960 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [21]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.926
= Slack Time                   -1.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.776 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.776 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.776 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.776 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.776 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.642 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.547 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.491 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.416 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.331 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.276 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.232 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.182 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -1.032 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.964 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.899 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.838 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.733 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.377 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.064 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.158 | 
     | \tx_core/axi_master /U2753                        | S ^ -> Y ^                     | MUX2X1  | 0.507 | 1.989 |   3.923 |    2.147 | 
     |                                                   | \memif_pdfifo2.f0_wdata [21] ^ |         | 0.507 | 0.003 |   3.926 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [42]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.877
= Slack Time                   -1.727
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.727 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.727 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.727 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.727 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.727 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.593 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.499 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.442 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.367 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.282 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.227 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.184 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.134 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.983 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.916 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.850 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.790 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.685 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.329 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |   -0.016 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.206 | 
     | \tx_core/axi_master /U2806                        | S ^ -> Y ^                     | MUX2X1  | 0.506 | 1.941 |   3.875 |    2.147 | 
     |                                                   | \memif_pdfifo2.f0_wdata [42] ^ |         | 0.506 | 0.003 |   3.877 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [33]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.837
= Slack Time                   -1.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.553 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.458 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.402 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.327 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.242 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.187 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.143 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.093 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.943 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.875 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.810 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.749 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.644 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.288 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.025 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.247 | 
     | \tx_core/axi_master /U2779                        | S ^ -> Y ^                     | MUX2X1  | 0.527 | 1.901 |   3.835 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [33] ^ |         | 0.527 | 0.002 |   3.837 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [32]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.779
= Slack Time                   -1.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.629 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.629 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.629 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.629 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.629 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.495 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.401 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.344 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.269 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.184 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -1.129 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -1.085 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -1.035 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.885 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.818 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.752 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.692 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.587 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.230 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.082 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.305 | 
     | \tx_core/axi_master /U2776                        | S ^ -> Y ^                     | MUX2X1  | 0.468 | 1.844 |   3.778 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [32] ^ |         | 0.468 | 0.001 |   3.779 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.770
= Slack Time                   -1.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.620 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.620 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.620 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.620 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.620 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.466 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.319 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -1.219 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.451 |   -1.169 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -1.043 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.974 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.834 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.307 | 
     | \tx_core/dma_reg_tx /U2866          | B v -> Y ^             | AOI22X1 | 0.682 | 0.858 |   2.171 |    0.551 | 
     | \tx_core/dma_reg_tx /U293           | A ^ -> Y ^             | BUFX2   | 0.008 | 0.135 |   2.306 |    0.686 | 
     | \tx_core/dma_reg_tx /U105           | A ^ -> Y ^             | AND2X1  | 0.242 | 0.172 |   2.478 |    0.858 | 
     | \tx_core/dma_reg_tx /U1531          | A ^ -> Y v             | INVX1   | 0.061 | 0.127 |   2.606 |    0.986 | 
     | \tx_core/dma_reg_tx /U2872          | A v -> Y ^             | NOR3X1  | 0.189 | 0.157 |   2.762 |    1.142 | 
     | \tx_core/dma_reg_tx /U1667          | A ^ -> Y v             | INVX1   | 0.021 | 0.081 |   2.844 |    1.224 | 
     | \tx_core/dma_reg_tx /U425           | A v -> Y v             | OR2X1   | 0.130 | 0.122 |   2.966 |    1.346 | 
     | \tx_core/dma_reg_tx /U424           | B v -> Y v             | OR2X2   | 0.286 | 0.206 |   3.172 |    1.552 | 
     | \tx_core/axi_master /U3555          | A v -> Y ^             | AOI21X1 | 0.189 | 0.189 |   3.361 |    1.741 | 
     | \tx_core/axi_master /U1112          | A ^ -> Y ^             | BUFX2   | 0.210 | 0.157 |   3.519 |    1.898 | 
     | \tx_core/axi_master /U3556          | C ^ -> Y v             | NAND3X1 | 0.241 | 0.226 |   3.745 |    2.125 | 
     |                                     | \m_r_ach.ARADDR [25] v |         | 0.242 | 0.025 |   3.770 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.750
= Slack Time                   -1.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.600 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.600 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.600 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.600 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.600 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.446 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.299 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -1.198 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.451 |   -1.148 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -1.022 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.954 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.813 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.287 | 
     | \tx_core/dma_reg_tx /U2875          | B v -> Y ^             | AOI22X1 | 0.649 | 1.001 |   2.314 |    0.714 | 
     | \tx_core/dma_reg_tx /U296           | A ^ -> Y ^             | BUFX2   | 0.135 | 0.153 |   2.467 |    0.867 | 
     | \tx_core/dma_reg_tx /U91            | A ^ -> Y ^             | AND2X1  | 0.035 | 0.038 |   2.504 |    0.905 | 
     | \tx_core/dma_reg_tx /U1532          | A ^ -> Y v             | INVX1   | 0.018 | 0.028 |   2.532 |    0.933 | 
     | \tx_core/dma_reg_tx /U2882          | A v -> Y ^             | NOR3X1  | 0.396 | 0.285 |   2.818 |    1.218 | 
     | \tx_core/dma_reg_tx /U1670          | A ^ -> Y v             | INVX1   | 0.209 | 0.229 |   3.047 |    1.447 | 
     | \tx_core/dma_reg_tx /U427           | A v -> Y v             | OR2X2   | 0.064 | 0.101 |   3.148 |    1.548 | 
     | \tx_core/dma_reg_tx /U426           | B v -> Y v             | OR2X2   | 0.239 | 0.170 |   3.318 |    1.718 | 
     | \tx_core/axi_master /U3550          | A v -> Y ^             | AOI21X1 | 0.239 | 0.198 |   3.516 |    1.917 | 
     | \tx_core/axi_master /U1113          | A ^ -> Y ^             | BUFX2   | 0.076 | 0.056 |   3.572 |    1.972 | 
     | \tx_core/axi_master /U3551          | C ^ -> Y v             | NAND3X1 | 0.209 | 0.158 |   3.730 |    2.131 | 
     |                                     | \m_r_ach.ARADDR [24] v |         | 0.209 | 0.020 |   3.750 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.709
= Slack Time                   -1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.559 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.405 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.258 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -1.158 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -1.107 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.981 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.913 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.772 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.246 | 
     | \tx_core/dma_reg_tx /U2826          | B v -> Y ^             | AOI22X1 | 0.575 | 0.967 |   2.280 |    0.721 | 
     | \tx_core/dma_reg_tx /U281           | A ^ -> Y ^             | BUFX2   | 0.058 | 0.098 |   2.377 |    0.819 | 
     | \tx_core/dma_reg_tx /U89            | A ^ -> Y ^             | AND2X1  | 0.067 | 0.058 |   2.435 |    0.877 | 
     | \tx_core/dma_reg_tx /U1527          | A ^ -> Y v             | INVX1   | 0.037 | 0.051 |   2.487 |    0.928 | 
     | \tx_core/dma_reg_tx /U2835          | A v -> Y ^             | NOR3X1  | 0.378 | 0.278 |   2.765 |    1.206 | 
     | \tx_core/dma_reg_tx /U1655          | A ^ -> Y v             | INVX1   | 0.125 | 0.173 |   2.938 |    1.379 | 
     | \tx_core/dma_reg_tx /U417           | A v -> Y v             | OR2X1   | 0.044 | 0.074 |   3.012 |    1.453 | 
     | \tx_core/dma_reg_tx /U416           | B v -> Y v             | OR2X2   | 0.146 | 0.132 |   3.144 |    1.585 | 
     | \tx_core/axi_master /U3575          | A v -> Y ^             | AOI21X1 | 0.223 | 0.128 |   3.272 |    1.714 | 
     | \tx_core/axi_master /U1108          | A ^ -> Y ^             | BUFX2   | 0.127 | 0.101 |   3.373 |    1.815 | 
     | \tx_core/axi_master /U3576          | C ^ -> Y v             | NAND3X1 | 0.373 | 0.274 |   3.648 |    2.089 | 
     |                                     | \m_r_ach.ARADDR [29] v |         | 0.401 | 0.061 |   3.709 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.697
= Slack Time                   -1.547
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.547 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.547 | 
     | FECTS_clks_clk___L2_I1             | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.547 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.547 | 
     | FECTS_clks_clk___L4_I13            | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.547 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.029 | 0.142 |   0.143 |   -1.404 | 
     | \tx_core/dma_reg_tx /U2421         | A ^ -> Y ^            | BUFX2   | 0.228 | 0.166 |   0.309 |   -1.238 | 
     | \tx_core/dma_reg_tx /U2413         | A ^ -> Y ^            | AND2X1  | 0.111 | 0.106 |   0.415 |   -1.132 | 
     | \tx_core/dma_reg_tx /U2412         | A ^ -> Y v            | INVX1   | 0.082 | 0.095 |   0.510 |   -1.037 | 
     | \tx_core/dma_reg_tx /U404          | A v -> Y v            | OR2X1   | 0.021 | 0.054 |   0.565 |   -0.982 | 
     | \tx_core/dma_reg_tx /U405          | A v -> Y ^            | INVX4   | 1.127 | 0.225 |   0.790 |   -0.757 | 
     | \tx_core/dma_reg_tx /U3047         | D ^ -> Y v            | AOI22X1 | 0.683 | 0.767 |   1.557 |    0.010 | 
     | \tx_core/dma_reg_tx /U353          | A v -> Y v            | BUFX2   | 0.278 | 0.056 |   1.613 |    0.066 | 
     | \tx_core/dma_reg_tx /U96           | A v -> Y v            | AND2X1  | 0.050 | 0.091 |   1.704 |    0.157 | 
     | \tx_core/dma_reg_tx /U1551         | A v -> Y ^            | INVX1   | 0.364 | 0.250 |   1.954 |    0.408 | 
     | \tx_core/dma_reg_tx /U3053         | A ^ -> Y v            | NOR3X1  | 0.148 | 0.193 |   2.148 |    0.601 | 
     | \tx_core/dma_reg_tx /U1727         | A v -> Y ^            | INVX1   | 0.120 | 0.132 |   2.279 |    0.733 | 
     | \tx_core/dma_reg_tx /U465          | A ^ -> Y ^            | OR2X1   | 0.054 | 0.068 |   2.348 |    0.801 | 
     | \tx_core/dma_reg_tx /U464          | B ^ -> Y ^            | OR2X2   | 0.822 | 0.388 |   2.736 |    1.189 | 
     | \tx_core/axi_master /U3455         | A ^ -> Y v            | AOI21X1 | 0.347 | 0.474 |   3.210 |    1.663 | 
     | \tx_core/axi_master /U1132         | A v -> Y v            | BUFX2   | 0.159 | 0.108 |   3.318 |    1.771 | 
     | \tx_core/axi_master /U3456         | C v -> Y ^            | NAND3X1 | 0.483 | 0.355 |   3.672 |    2.126 | 
     |                                    | \m_r_ach.ARADDR [5] ^ |         | 0.483 | 0.024 |   3.697 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [45]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.648
= Slack Time                   -1.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.498 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.498 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.498 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.498 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.498 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.364 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.269 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.213 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.138 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.053 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.998 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.954 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.904 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.754 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.687 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.621 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.561 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.456 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.099 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.214 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.436 | 
     | \tx_core/axi_master /U2815                        | S ^ -> Y ^                     | MUX2X1  | 0.455 | 1.713 |   3.647 |    2.149 | 
     |                                                   | \memif_pdfifo2.f0_wdata [45] ^ |         | 0.455 | 0.001 |   3.648 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [47]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.642
= Slack Time                   -1.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.358 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.264 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.207 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.132 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.047 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.992 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.948 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.898 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.748 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.681 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.615 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.555 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.450 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.093 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.219 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.441 | 
     | \tx_core/axi_master /U2821                        | S ^ -> Y ^                     | MUX2X1  | 0.529 | 1.704 |   3.638 |    2.146 | 
     |                                                   | \memif_pdfifo2.f0_wdata [47] ^ |         | 0.529 | 0.004 |   3.642 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [40]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.642
= Slack Time                   -1.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.492 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.358 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.263 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.207 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.132 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.047 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.992 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.948 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.898 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.748 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.681 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.615 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.555 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.450 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.093 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.220 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.442 | 
     | \tx_core/axi_master /U2800                        | S ^ -> Y ^                     | MUX2X1  | 0.485 | 1.706 |   3.640 |    2.148 | 
     |                                                   | \memif_pdfifo2.f0_wdata [40] ^ |         | 0.485 | 0.002 |   3.642 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [52]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.627
= Slack Time                   -1.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.477 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.477 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.477 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.477 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.477 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.343 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.248 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.191 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.116 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -1.032 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.977 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.933 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.883 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.733 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.665 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.600 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.539 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.434 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |   -0.078 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.235 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.457 | 
     | \tx_core/axi_master /U2836                        | S ^ -> Y ^                     | MUX2X1  | 0.531 | 1.689 |   3.622 |    2.146 | 
     |                                                   | \memif_pdfifo2.f0_wdata [52] ^ |         | 0.531 | 0.004 |   3.627 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.605
= Slack Time                   -1.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.455 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.455 | 
     | FECTS_clks_clk___L2_I1             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.455 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.455 | 
     | FECTS_clks_clk___L4_I13            | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.455 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.029 | 0.142 |   0.143 |   -1.313 | 
     | \tx_core/dma_reg_tx /U2421         | A ^ -> Y ^             | BUFX2   | 0.228 | 0.166 |   0.309 |   -1.146 | 
     | \tx_core/dma_reg_tx /U2413         | A ^ -> Y ^             | AND2X1  | 0.111 | 0.106 |   0.415 |   -1.040 | 
     | \tx_core/dma_reg_tx /U2412         | A ^ -> Y v             | INVX1   | 0.082 | 0.095 |   0.510 |   -0.945 | 
     | \tx_core/dma_reg_tx /U404          | A v -> Y v             | OR2X1   | 0.021 | 0.054 |   0.565 |   -0.890 | 
     | \tx_core/dma_reg_tx /U405          | A v -> Y ^             | INVX4   | 1.127 | 0.225 |   0.790 |   -0.665 | 
     | \tx_core/dma_reg_tx /U2921         | D ^ -> Y v             | AOI22X1 | 0.692 | 0.780 |   1.570 |    0.115 | 
     | \tx_core/dma_reg_tx /U311          | A v -> Y v             | BUFX2   | 0.282 | 0.058 |   1.628 |    0.173 | 
     | \tx_core/dma_reg_tx /U107          | A v -> Y v             | AND2X1  | 0.096 | 0.123 |   1.751 |    0.296 | 
     | \tx_core/dma_reg_tx /U1537         | A v -> Y ^             | INVX1   | 0.150 | 0.137 |   1.888 |    0.433 | 
     | \tx_core/dma_reg_tx /U2927         | A ^ -> Y v             | NOR3X1  | 0.169 | 0.170 |   2.059 |    0.604 | 
     | \tx_core/dma_reg_tx /U1685         | A v -> Y ^             | INVX1   | 0.094 | 0.125 |   2.183 |    0.728 | 
     | \tx_core/dma_reg_tx /U437          | A ^ -> Y ^             | OR2X1   | 0.131 | 0.117 |   2.300 |    0.845 | 
     | \tx_core/dma_reg_tx /U436          | B ^ -> Y ^             | OR2X2   | 0.866 | 0.410 |   2.710 |    1.255 | 
     | \tx_core/axi_master /U3525         | A ^ -> Y v             | AOI21X1 | 0.352 | 0.500 |   3.210 |    1.755 | 
     | \tx_core/axi_master /U1118         | A v -> Y v             | BUFX2   | 0.169 | 0.118 |   3.329 |    1.874 | 
     | \tx_core/axi_master /U3526         | C v -> Y ^             | NAND3X1 | 0.336 | 0.266 |   3.594 |    2.139 | 
     |                                    | \m_r_ach.ARADDR [19] ^ |         | 0.336 | 0.011 |   3.605 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.594
= Slack Time                   -1.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.444 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.444 | 
     | FECTS_clks_clk___L2_I1                | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.444 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.444 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.444 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]    | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.290 | 
     | \tx_core/dma_reg_tx /U2793            | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.143 | 
     | \tx_core/dma_reg_tx /U2797            | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -1.043 | 
     | \tx_core/dma_reg_tx /U2405            | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.992 | 
     | \tx_core/dma_reg_tx /U2404            | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.867 | 
     | \tx_core/dma_reg_tx /U2799            | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.798 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790   | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.658 | 
     | \tx_core/dma_reg_tx /U2800            | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.131 | 
     | \tx_core/dma_reg_tx /U2912            | B v -> Y ^             | AOI22X1 | 0.682 | 0.768 |   2.081 |    0.637 | 
     | \tx_core/dma_reg_tx /U308             | A ^ -> Y ^             | BUFX2   | 0.052 | 0.108 |   2.189 |    0.745 | 
     | \tx_core/dma_reg_tx /U94              | A ^ -> Y ^             | AND2X1  | 0.081 | 0.068 |   2.257 |    0.813 | 
     | \tx_core/dma_reg_tx /U1536            | A ^ -> Y v             | INVX1   | 0.105 | 0.102 |   2.359 |    0.915 | 
     | \tx_core/dma_reg_tx /U2918            | A v -> Y ^             | NOR3X1  | 0.047 | 0.068 |   2.427 |    0.983 | 
     | \tx_core/dma_reg_tx /FE_OFC1428_n3456 | A ^ -> Y ^             | BUFX2   | 0.198 | 0.149 |   2.576 |    1.132 | 
     | \tx_core/dma_reg_tx /U1682            | A ^ -> Y v             | INVX1   | 0.147 | 0.179 |   2.754 |    1.310 | 
     | \tx_core/dma_reg_tx /U435             | A v -> Y v             | OR2X1   | 0.087 | 0.112 |   2.866 |    1.422 | 
     | \tx_core/dma_reg_tx /U434             | B v -> Y v             | OR2X2   | 0.239 | 0.179 |   3.045 |    1.601 | 
     | \tx_core/axi_master /U3530            | A v -> Y ^             | AOI21X1 | 0.180 | 0.155 |   3.200 |    1.756 | 
     | \tx_core/axi_master /U1117            | A ^ -> Y ^             | BUFX2   | 0.149 | 0.126 |   3.325 |    1.881 | 
     | \tx_core/axi_master /U3531            | C ^ -> Y v             | NAND3X1 | 0.287 | 0.232 |   3.557 |    2.113 | 
     |                                       | \m_r_ach.ARADDR [20] v |         | 0.301 | 0.037 |   3.594 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.562
= Slack Time                   -1.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.412 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.412 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.412 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.412 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.412 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.279 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.184 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -1.127 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -1.052 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -0.967 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.912 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -0.869 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.819 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -0.668 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.601 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -0.536 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.475 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.370 | 
     | \tx_core/axi_master /U207                         | B ^ -> Y ^                    | AND2X2  | 0.060 | 0.047 |   1.089 |   -0.323 | 
     | \tx_core/axi_master /U208                         | A ^ -> Y v                    | INVX1   | 0.198 | 0.151 |   1.241 |   -0.172 | 
     | \tx_core/axi_master /U1651                        | B v -> Y v                    | OR2X2   | 0.143 | 0.181 |   1.422 |    0.009 | 
     | \tx_core/axi_master /U1652                        | A v -> Y ^                    | INVX1   | 0.817 | 0.576 |   1.998 |    0.585 | 
     | \tx_core/axi_master /U2671                        | C ^ -> Y v                    | AOI21X1 | 0.275 | 0.222 |   2.219 |    0.807 | 
     | \tx_core/axi_master /U1544                        | A v -> Y ^                    | INVX1   | 0.064 | 0.119 |   2.338 |    0.925 | 
     | \tx_core/axi_master /U102                         | A ^ -> Y v                    | INVX1   | 0.119 | 0.106 |   2.444 |    1.032 | 
     | \tx_core/axi_master /U2682                        | D v -> Y ^                    | AOI22X1 | 0.102 | 0.084 |   2.528 |    1.116 | 
     | \tx_core/axi_master /U2683                        | A ^ -> Y v                    | INVX1   | 0.055 | 0.075 |   2.603 |    1.191 | 
     | \tx_core/axi_master /U169                         | A v -> Y ^                    | INVX1   | 0.034 | 0.050 |   2.653 |    1.240 | 
     | \tx_core/axi_master /U2690                        | B ^ -> Y ^                    | AND2X2  | 0.164 | 0.051 |   2.704 |    1.291 | 
     | \tx_core/axi_master /U2691                        | A ^ -> Y v                    | INVX1   | 0.034 | 0.080 |   2.784 |    1.372 | 
     | \tx_core/axi_master /U2692                        | C v -> Y ^                    | NOR3X1  | 0.106 | 0.070 |   2.854 |    1.442 | 
     | \tx_core/axi_master /U63                          | A ^ -> Y ^                    | AND2X2  | 0.292 | 0.184 |   3.038 |    1.625 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y v                    | INVX1   | 0.043 | 0.112 |   3.149 |    1.737 | 
     | \tx_core/axi_master /U9                           | A v -> Y v                    | OR2X2   | 0.201 | 0.145 |   3.295 |    1.882 | 
     | \tx_core/axi_master /U155                         | A v -> Y ^                    | INVX1   | 0.240 | 0.263 |   3.557 |    2.145 | 
     |                                                   | \memif_pcfifo0.f0_wdata [2] ^ |         | 0.240 | 0.005 |   3.562 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                   (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.546
= Slack Time                   -1.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                       |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.396 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.396 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.396 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.396 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.396 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^          | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.242 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^            | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.095 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v            | INVX1   | 0.043 | 0.100 |   0.401 |   -0.995 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v            | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.944 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^            | INVX1   | 0.169 | 0.126 |   0.577 |   -0.819 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v            | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.750 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v            | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.610 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v            | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.083 | 
     | \tx_core/dma_reg_tx /U3020          | B v -> Y ^            | AOI22X1 | 0.759 | 0.787 |   2.100 |    0.704 | 
     | \tx_core/dma_reg_tx /U344           | A ^ -> Y ^            | BUFX2   | 0.001 | 0.144 |   2.243 |    0.847 | 
     | \tx_core/dma_reg_tx /U118           | A ^ -> Y ^            | AND2X1  | 0.140 | 0.109 |   2.352 |    0.956 | 
     | \tx_core/dma_reg_tx /U1548          | A ^ -> Y v            | INVX1   | 0.061 | 0.093 |   2.445 |    1.049 | 
     | \tx_core/dma_reg_tx /U3026          | A v -> Y ^            | NOR3X1  | 0.165 | 0.140 |   2.585 |    1.189 | 
     | \tx_core/dma_reg_tx /U1718          | A ^ -> Y v            | INVX1   | 0.222 | 0.201 |   2.786 |    1.390 | 
     | \tx_core/dma_reg_tx /U459           | A v -> Y v            | OR2X1   | 0.125 | 0.152 |   2.938 |    1.542 | 
     | \tx_core/dma_reg_tx /U458           | B v -> Y v            | OR2X2   | 0.226 | 0.183 |   3.120 |    1.724 | 
     | \tx_core/axi_master /U3470          | A v -> Y ^            | AOI21X1 | 0.228 | 0.187 |   3.307 |    1.911 | 
     | \tx_core/axi_master /U1129          | A ^ -> Y ^            | BUFX2   | 0.080 | 0.065 |   3.372 |    1.976 | 
     | \tx_core/axi_master /U3471          | C ^ -> Y v            | NAND3X1 | 0.205 | 0.158 |   3.530 |    2.134 | 
     |                                     | \m_r_ach.ARADDR [8] v |         | 0.205 | 0.016 |   3.546 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.509
= Slack Time                   -1.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.359 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.359 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.359 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.359 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.359 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.205 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.058 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -0.957 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.907 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.781 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.713 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.572 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.046 | 
     | \tx_core/dma_reg_tx /U2903          | B v -> Y ^             | AOI22X1 | 0.490 | 1.048 |   2.361 |    1.003 | 
     | \tx_core/dma_reg_tx /U305           | A ^ -> Y ^             | BUFX2   | 0.084 | 0.056 |   2.417 |    1.058 | 
     | \tx_core/dma_reg_tx /U106           | A ^ -> Y ^             | AND2X1  | 0.049 | 0.046 |   2.463 |    1.105 | 
     | \tx_core/dma_reg_tx /U1535          | A ^ -> Y v             | INVX1   | 0.034 | 0.044 |   2.507 |    1.148 | 
     | \tx_core/dma_reg_tx /U2909          | A v -> Y ^             | NOR3X1  | 0.361 | 0.266 |   2.773 |    1.414 | 
     | \tx_core/dma_reg_tx /U1679          | A ^ -> Y v             | INVX1   | 0.059 | 0.127 |   2.900 |    1.541 | 
     | \tx_core/dma_reg_tx /U433           | A v -> Y v             | OR2X1   | 0.075 | 0.089 |   2.989 |    1.630 | 
     | \tx_core/dma_reg_tx /U432           | B v -> Y v             | OR2X2   | 0.193 | 0.159 |   3.147 |    1.789 | 
     | \tx_core/axi_master /U3535          | A v -> Y ^             | AOI21X1 | 0.254 | 0.175 |   3.322 |    1.964 | 
     | \tx_core/axi_master /U1116          | A ^ -> Y ^             | BUFX2   | 0.108 | 0.077 |   3.399 |    2.040 | 
     | \tx_core/axi_master /U3536          | C ^ -> Y v             | NAND3X1 | 0.112 | 0.104 |   3.503 |    2.145 | 
     |                                     | \m_r_ach.ARADDR [21] v |         | 0.112 | 0.005 |   3.509 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.496
= Slack Time                   -1.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.346 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.346 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.346 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.346 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.346 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.192 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.045 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -0.945 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.895 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.769 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.700 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.560 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |   -0.033 | 
     | \tx_core/dma_reg_tx /U2838          | B v -> Y ^             | AOI22X1 | 0.454 | 1.019 |   2.332 |    0.986 | 
     | \tx_core/dma_reg_tx /U284           | A ^ -> Y ^             | BUFX2   | 0.102 | 0.027 |   2.358 |    1.012 | 
     | \tx_core/dma_reg_tx /U103           | A ^ -> Y ^             | AND2X1  | 0.113 | 0.088 |   2.447 |    1.101 | 
     | \tx_core/dma_reg_tx /U1528          | A ^ -> Y v             | INVX1   | 0.030 | 0.062 |   2.509 |    1.163 | 
     | \tx_core/dma_reg_tx /U2845          | A v -> Y ^             | NOR3X1  | 0.074 | 0.069 |   2.577 |    1.231 | 
     | \tx_core/dma_reg_tx /U1658          | A ^ -> Y v             | INVX1   | 0.060 | 0.069 |   2.646 |    1.300 | 
     | \tx_core/dma_reg_tx /U419           | A v -> Y v             | OR2X1   | 0.139 | 0.133 |   2.779 |    1.432 | 
     | \tx_core/dma_reg_tx /U418           | B v -> Y v             | OR2X1   | 0.147 | 0.165 |   2.943 |    1.597 | 
     | \tx_core/axi_master /U3570          | A v -> Y ^             | AOI21X1 | 0.233 | 0.142 |   3.086 |    1.740 | 
     | \tx_core/axi_master /U1109          | A ^ -> Y ^             | BUFX2   | 0.085 | 0.067 |   3.152 |    1.806 | 
     | \tx_core/axi_master /U3571          | C ^ -> Y v             | NAND3X1 | 0.396 | 0.274 |   3.426 |    2.080 | 
     |                                     | \m_r_ach.ARADDR [28] v |         | 0.430 | 0.070 |   3.496 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.451
= Slack Time                   -1.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.301 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.301 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.301 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.301 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.301 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.147 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -1.000 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -0.900 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.849 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.724 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.655 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.514 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |    0.012 | 
     | \tx_core/dma_reg_tx /U2817          | B v -> Y ^             | AOI22X1 | 0.514 | 1.087 |   2.400 |    1.099 | 
     | \tx_core/dma_reg_tx /U278           | A ^ -> Y ^             | BUFX2   | 0.077 | 0.071 |   2.471 |    1.170 | 
     | \tx_core/dma_reg_tx /U88            | A ^ -> Y ^             | AND2X1  | 0.116 | 0.090 |   2.561 |    1.260 | 
     | \tx_core/dma_reg_tx /U1526          | A ^ -> Y v             | INVX1   | 0.049 | 0.076 |   2.637 |    1.336 | 
     | \tx_core/dma_reg_tx /U2823          | A v -> Y ^             | NOR3X1  | 0.057 | 0.061 |   2.698 |    1.397 | 
     | \tx_core/dma_reg_tx /U1652          | A ^ -> Y v             | INVX1   | 0.047 | 0.054 |   2.753 |    1.452 | 
     | \tx_core/dma_reg_tx /U415           | A v -> Y v             | OR2X2   | 0.086 | 0.101 |   2.854 |    1.553 | 
     | \tx_core/dma_reg_tx /U414           | B v -> Y v             | OR2X2   | 0.090 | 0.124 |   2.978 |    1.677 | 
     | \tx_core/axi_master /U3580          | A v -> Y ^             | AOI21X1 | 0.113 | 0.070 |   3.047 |    1.747 | 
     | \tx_core/axi_master /U1107          | A ^ -> Y ^             | BUFX2   | 0.030 | 0.049 |   3.096 |    1.795 | 
     | \tx_core/axi_master /U3581          | C ^ -> Y v             | NAND3X1 | 0.427 | 0.275 |   3.371 |    2.070 | 
     |                                     | \m_r_ach.ARADDR [30] v |         | 0.466 | 0.080 |   3.451 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [41]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.429
= Slack Time                   -1.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.279 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.279 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.279 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.279 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.279 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.145 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.051 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -0.994 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -0.919 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -0.834 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.779 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.735 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.686 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.535 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.468 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.402 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.342 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.237 | 
     | \tx_core/axi_master /U193                         | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |    0.120 | 
     | \tx_core/axi_master /U1567                        | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.432 | 
     | \tx_core/axi_master /U22                          | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.654 | 
     | \tx_core/axi_master /U2803                        | S ^ -> Y ^                     | MUX2X1  | 0.545 | 1.492 |   3.426 |    2.146 | 
     |                                                   | \memif_pdfifo2.f0_wdata [41] ^ |         | 0.545 | 0.004 |   3.429 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.419
= Slack Time                   -1.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.269 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.269 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.269 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.269 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.269 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.115 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -0.969 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -0.868 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.818 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.692 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.623 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.483 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |    0.043 | 
     | \tx_core/dma_reg_tx /U2848          | B v -> Y ^             | AOI22X1 | 0.618 | 0.813 |   2.126 |    0.857 | 
     | \tx_core/dma_reg_tx /U287           | A ^ -> Y ^             | BUFX2   | 0.135 | 0.146 |   2.272 |    1.002 | 
     | \tx_core/dma_reg_tx /U90            | A ^ -> Y ^             | AND2X1  | 0.109 | 0.087 |   2.359 |    1.089 | 
     | \tx_core/dma_reg_tx /U1529          | A ^ -> Y v             | INVX1   | 0.038 | 0.066 |   2.425 |    1.156 | 
     | \tx_core/dma_reg_tx /U2854          | A v -> Y ^             | NOR3X1  | 0.144 | 0.119 |   2.545 |    1.275 | 
     | \tx_core/dma_reg_tx /U1661          | A ^ -> Y v             | INVX1   | 0.032 | 0.073 |   2.618 |    1.348 | 
     | \tx_core/dma_reg_tx /U421           | A v -> Y v             | OR2X2   | 0.255 | 0.170 |   2.787 |    1.518 | 
     | \tx_core/dma_reg_tx /U420           | B v -> Y v             | OR2X2   | 0.260 | 0.275 |   3.062 |    1.793 | 
     | \tx_core/axi_master /U3565          | A v -> Y ^             | AOI21X1 | 0.208 | 0.174 |   3.236 |    1.967 | 
     | \tx_core/axi_master /U1110          | A ^ -> Y ^             | BUFX2   | 0.086 | 0.078 |   3.314 |    2.044 | 
     | \tx_core/axi_master /U3566          | C ^ -> Y v             | NAND3X1 | 0.115 | 0.100 |   3.414 |    2.144 | 
     |                                     | \m_r_ach.ARADDR [27] v |         | 0.115 | 0.006 |   3.419 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.418
= Slack Time                   -1.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.268 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.268 | 
     | FECTS_clks_clk___L2_I1             | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.268 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.268 | 
     | FECTS_clks_clk___L4_I13            | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.268 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.029 | 0.142 |   0.143 |   -1.126 | 
     | \tx_core/dma_reg_tx /U2421         | A ^ -> Y ^            | BUFX2   | 0.228 | 0.166 |   0.309 |   -0.959 | 
     | \tx_core/dma_reg_tx /U2413         | A ^ -> Y ^            | AND2X1  | 0.111 | 0.106 |   0.415 |   -0.853 | 
     | \tx_core/dma_reg_tx /U2412         | A ^ -> Y v            | INVX1   | 0.082 | 0.095 |   0.510 |   -0.758 | 
     | \tx_core/dma_reg_tx /U404          | A v -> Y v            | OR2X1   | 0.021 | 0.054 |   0.565 |   -0.704 | 
     | \tx_core/dma_reg_tx /U405          | A v -> Y ^            | INVX4   | 1.127 | 0.225 |   0.790 |   -0.478 | 
     | \tx_core/dma_reg_tx /U3011         | D ^ -> Y v            | AOI22X1 | 0.683 | 0.765 |   1.554 |    0.286 | 
     | \tx_core/dma_reg_tx /U341          | A v -> Y v            | BUFX2   | 0.278 | 0.056 |   1.610 |    0.342 | 
     | \tx_core/dma_reg_tx /U117          | A v -> Y v            | AND2X1  | 0.033 | 0.079 |   1.689 |    0.420 | 
     | \tx_core/dma_reg_tx /U1547         | A v -> Y ^            | INVX1   | 0.149 | 0.117 |   1.806 |    0.538 | 
     | \tx_core/dma_reg_tx /U3017         | A ^ -> Y v            | NOR3X1  | 0.280 | 0.208 |   2.014 |    0.746 | 
     | \tx_core/dma_reg_tx /U1715         | A v -> Y ^            | INVX1   | 0.271 | 0.264 |   2.277 |    1.009 | 
     | \tx_core/dma_reg_tx /U457          | A ^ -> Y ^            | OR2X1   | 0.185 | 0.166 |   2.444 |    1.176 | 
     | \tx_core/dma_reg_tx /U456          | B ^ -> Y ^            | OR2X2   | 0.504 | 0.311 |   2.755 |    1.487 | 
     | \tx_core/axi_master /U3475         | A ^ -> Y v            | AOI21X1 | 0.363 | 0.238 |   2.993 |    1.725 | 
     | \tx_core/axi_master /U1128         | A v -> Y v            | BUFX2   | 0.172 | 0.114 |   3.107 |    1.839 | 
     | \tx_core/axi_master /U3476         | C v -> Y ^            | NAND3X1 | 0.386 | 0.296 |   3.403 |    2.135 | 
     |                                    | \m_r_ach.ARADDR [9] ^ |         | 0.386 | 0.015 |   3.418 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                  (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.413
= Slack Time                   -1.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                        |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L2_I1              | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L4_I13             | A v -> Y ^             | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[1]  | CLK ^ -> Q ^           | DFFSR   | 0.047 | 0.154 |   0.154 |   -1.109 | 
     | \tx_core/dma_reg_tx /U2793          | A ^ -> Y ^             | BUFX2   | 0.190 | 0.147 |   0.301 |   -0.963 | 
     | \tx_core/dma_reg_tx /U2797          | A ^ -> Y v             | INVX1   | 0.043 | 0.100 |   0.401 |   -0.862 | 
     | \tx_core/dma_reg_tx /U2405          | B v -> Y v             | AND2X1  | 0.019 | 0.050 |   0.452 |   -0.812 | 
     | \tx_core/dma_reg_tx /U2404          | A v -> Y ^             | INVX1   | 0.169 | 0.126 |   0.577 |   -0.686 | 
     | \tx_core/dma_reg_tx /U2799          | C ^ -> Y v             | NOR3X1  | 0.044 | 0.069 |   0.646 |   -0.618 | 
     | \tx_core/dma_reg_tx /FE_OFC33_n3790 | A v -> Y v             | BUFX4   | 0.505 | 0.141 |   0.786 |   -0.477 | 
     | \tx_core/dma_reg_tx /U2800          | A v -> Y v             | BUFX4   | 0.643 | 0.526 |   1.313 |    0.049 | 
     | \tx_core/dma_reg_tx /U2857          | B v -> Y ^             | AOI22X1 | 0.510 | 0.940 |   2.253 |    0.989 | 
     | \tx_core/dma_reg_tx /U290           | A ^ -> Y ^             | BUFX2   | 0.144 | 0.048 |   2.300 |    1.037 | 
     | \tx_core/dma_reg_tx /U104           | A ^ -> Y ^             | AND2X1  | 0.062 | 0.056 |   2.356 |    1.092 | 
     | \tx_core/dma_reg_tx /U1530          | A ^ -> Y v             | INVX1   | 0.050 | 0.059 |   2.415 |    1.151 | 
     | \tx_core/dma_reg_tx /U2863          | A v -> Y ^             | NOR3X1  | 0.237 | 0.188 |   2.602 |    1.339 | 
     | \tx_core/dma_reg_tx /U1664          | A ^ -> Y v             | INVX1   | 0.037 | 0.109 |   2.711 |    1.448 | 
     | \tx_core/dma_reg_tx /U423           | A v -> Y v             | OR2X1   | 0.145 | 0.135 |   2.845 |    1.582 | 
     | \tx_core/dma_reg_tx /U422           | B v -> Y v             | OR2X2   | 0.145 | 0.151 |   2.997 |    1.733 | 
     | \tx_core/axi_master /U3560          | A v -> Y ^             | AOI21X1 | 0.257 | 0.157 |   3.154 |    1.890 | 
     | \tx_core/axi_master /U1111          | A ^ -> Y ^             | BUFX2   | 0.097 | 0.066 |   3.220 |    1.957 | 
     | \tx_core/axi_master /U3561          | C ^ -> Y v             | NAND3X1 | 0.225 | 0.174 |   3.394 |    2.131 | 
     |                                     | \m_r_ach.ARADDR [26] v |         | 0.225 | 0.019 |   3.413 |    2.150 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [30]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.413
= Slack Time                   -1.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L4_I27                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.263 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5]  | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.129 | 
     | \tx_core/axi_master /U937                          | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.034 | 
     | \tx_core/axi_master /U317                          | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -0.977 | 
     | \tx_core/axi_master /U300                          | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -0.902 | 
     | \tx_core/axi_master /U299                          | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -0.818 | 
     | \tx_core/axi_master /U550                          | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.763 | 
     | \tx_core/axi_master /U549                          | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.719 | 
     | \tx_core/axi_master /U28                           | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.669 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.519 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.451 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.386 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.325 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.220 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.399 |    0.136 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   1.712 |    0.449 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   1.934 |    0.671 | 
     | \tx_core/axi_master /U2771                         | S ^ -> Y ^                     | MUX2X1  | 0.320 | 1.136 |   3.069 |    1.807 | 
     | \tx_core/axi_master /FE_OFC955_memif_pdfifo2_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.196 | 0.123 |   3.192 |    1.930 | 
     | ata_30_                                            |                                |         |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC107_memif_pdfifo2_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.249 | 0.194 |   3.387 |    2.124 | 
     | ata_30_                                            |                                |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [30] ^ |         | 0.250 | 0.026 |   3.413 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.400
= Slack Time                   -1.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.250 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.250 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.250 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.250 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.250 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.116 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.021 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -0.965 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -0.890 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -0.805 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.750 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.706 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.656 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.506 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.438 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.373 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.312 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.207 | 
     | \tx_core/axi_master /U207                         | B ^ -> Y ^                     | AND2X2  | 0.060 | 0.047 |   1.089 |   -0.160 | 
     | \tx_core/axi_master /U208                         | A ^ -> Y v                     | INVX1   | 0.198 | 0.151 |   1.241 |   -0.009 | 
     | \tx_core/axi_master /U38                          | B v -> Y v                     | OR2X2   | 0.206 | 0.194 |   1.434 |    0.185 | 
     | \tx_core/axi_master /U20                          | A v -> Y ^                     | INVX8   | 0.319 | 0.155 |   1.589 |    0.339 | 
     | \tx_core/axi_master /U2891                        | S ^ -> Y ^                     | MUX2X1  | 0.499 | 1.807 |   3.396 |    2.146 | 
     |                                                   | \memif_pdfifo1.f0_wdata [10] ^ |         | 0.499 | 0.004 |   3.400 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.390
= Slack Time                   -1.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.240 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.240 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.240 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.240 | 
     | FECTS_clks_clk___L4_I27                            | A v -> Y ^                     | INVX8   | 0.000 | 0.000 |   0.000 |   -1.240 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5]  | CLK ^ -> Q ^                   | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.106 | 
     | \tx_core/axi_master /U937                          | A ^ -> Y ^                     | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.011 | 
     | \tx_core/axi_master /U317                          | A ^ -> Y ^                     | OR2X1   | 0.036 | 0.057 |   0.285 |   -0.955 | 
     | \tx_core/axi_master /U300                          | B ^ -> Y ^                     | OR2X1   | 0.056 | 0.075 |   0.360 |   -0.880 | 
     | \tx_core/axi_master /U299                          | B ^ -> Y ^                     | OR2X1   | 0.068 | 0.085 |   0.445 |   -0.795 | 
     | \tx_core/axi_master /U550                          | B ^ -> Y ^                     | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.740 | 
     | \tx_core/axi_master /U549                          | A ^ -> Y v                     | INVX1   | 0.047 | 0.044 |   0.544 |   -0.696 | 
     | \tx_core/axi_master /U28                           | A v -> Y v                     | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.646 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   0.744 |   -0.496 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.429 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   0.877 |   -0.363 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                     | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.303 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.198 | 
     | \tx_core/axi_master /U207                          | B ^ -> Y ^                     | AND2X2  | 0.060 | 0.047 |   1.089 |   -0.151 | 
     | \tx_core/axi_master /U208                          | A ^ -> Y v                     | INVX1   | 0.198 | 0.151 |   1.241 |    0.001 | 
     | \tx_core/axi_master /U38                           | B v -> Y v                     | OR2X2   | 0.206 | 0.194 |   1.434 |    0.194 | 
     | \tx_core/axi_master /U20                           | A v -> Y ^                     | INVX8   | 0.319 | 0.155 |   1.589 |    0.349 | 
     | \tx_core/axi_master /U2931                         | S ^ -> Y ^                     | MUX2X1  | 0.355 | 1.632 |   3.221 |    1.981 | 
     | \tx_core/axi_master /FE_OFC119_memif_pdfifo1_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.243 | 0.152 |   3.373 |    2.133 | 
     | ata_30_                                            |                                |         |       |       |         |          | 
     |                                                    | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.243 | 0.017 |   3.390 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [1]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.386
= Slack Time                   -1.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y v                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | FECTS_clks_clk___L4_I27                           | A v -> Y ^                    | INVX8   | 0.000 | 0.000 |   0.000 |   -1.236 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.016 | 0.134 |   0.134 |   -1.102 | 
     | \tx_core/axi_master /U937                         | A ^ -> Y ^                    | BUFX2   | 0.101 | 0.095 |   0.229 |   -1.008 | 
     | \tx_core/axi_master /U317                         | A ^ -> Y ^                    | OR2X1   | 0.036 | 0.057 |   0.285 |   -0.951 | 
     | \tx_core/axi_master /U300                         | B ^ -> Y ^                    | OR2X1   | 0.056 | 0.075 |   0.360 |   -0.876 | 
     | \tx_core/axi_master /U299                         | B ^ -> Y ^                    | OR2X1   | 0.068 | 0.085 |   0.445 |   -0.791 | 
     | \tx_core/axi_master /U550                         | B ^ -> Y ^                    | OR2X1   | 0.022 | 0.055 |   0.500 |   -0.736 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                    | INVX1   | 0.047 | 0.044 |   0.544 |   -0.693 | 
     | \tx_core/axi_master /U28                          | A v -> Y v                    | AND2X1  | 0.022 | 0.050 |   0.594 |   -0.643 | 
     | \tx_core/axi_master /U180                         | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   0.744 |   -0.492 | 
     | \tx_core/axi_master /U159                         | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   0.811 |   -0.425 | 
     | \tx_core/axi_master /U1562                        | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   0.877 |   -0.359 | 
     | \tx_core/axi_master /U1563                        | C v -> Y ^                    | AOI21X1 | 0.073 | 0.061 |   0.937 |   -0.299 | 
     | \tx_core/axi_master /U170                         | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.043 |   -0.194 | 
     | \tx_core/axi_master /U207                         | B ^ -> Y ^                    | AND2X2  | 0.060 | 0.047 |   1.089 |   -0.147 | 
     | \tx_core/axi_master /U208                         | A ^ -> Y v                    | INVX1   | 0.198 | 0.151 |   1.241 |    0.005 | 
     | \tx_core/axi_master /U38                          | B v -> Y v                    | OR2X2   | 0.206 | 0.194 |   1.434 |    0.198 | 
     | \tx_core/axi_master /U20                          | A v -> Y ^                    | INVX8   | 0.319 | 0.155 |   1.589 |    0.353 | 
     | \tx_core/axi_master /U2873                        | S ^ -> Y ^                    | MUX2X1  | 0.483 | 1.795 |   3.384 |    2.147 | 
     |                                                   | \memif_pdfifo1.f0_wdata [1] ^ |         | 0.483 | 0.003 |   3.386 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  3.382
= Slack Time                   -1.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.232 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.232 | 
     | FECTS_clks_clk___L2_I1             | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.232 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.232 | 
     | FECTS_clks_clk___L4_I13            | A v -> Y ^            | INVX8   | 0.000 | 0.000 |   0.000 |   -1.232 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.029 | 0.142 |   0.143 |   -1.090 | 
     | \tx_core/dma_reg_tx /U2421         | A ^ -> Y ^            | BUFX2   | 0.228 | 0.166 |   0.309 |   -0.923 | 
     | \tx_core/dma_reg_tx /U2413         | A ^ -> Y ^            | AND2X1  | 0.111 | 0.106 |   0.415 |   -0.817 | 
     | \tx_core/dma_reg_tx /U2412         | A ^ -> Y v            | INVX1   | 0.082 | 0.095 |   0.510 |   -0.722 | 
     | \tx_core/dma_reg_tx /U404          | A v -> Y v            | OR2X1   | 0.021 | 0.054 |   0.565 |   -0.668 | 
     | \tx_core/dma_reg_tx /U405          | A v -> Y ^            | INVX4   | 1.127 | 0.225 |   0.790 |   -0.442 | 
     | \tx_core/dma_reg_tx /U3029         | D ^ -> Y v            | AOI22X1 | 0.679 | 0.761 |   1.551 |    0.319 | 
     | \tx_core/dma_reg_tx /U347          | A v -> Y v            | BUFX2   | 0.276 | 0.055 |   1.606 |    0.374 | 
     | \tx_core/dma_reg_tx /U95           | A v -> Y v            | AND2X1  | 0.060 | 0.099 |   1.705 |    0.473 | 
     | \tx_core/dma_reg_tx /U1549         | A v -> Y ^            | INVX1   | 0.196 | 0.155 |   1.860 |    0.628 | 
     | \tx_core/dma_reg_tx /U3035         | A ^ -> Y v            | NOR3X1  | 0.155 | 0.174 |   2.034 |    0.802 | 
     | \tx_core/dma_reg_tx /U1721         | A v -> Y ^            | INVX1   | 0.435 | 0.330 |   2.364 |    1.131 | 
     | \tx_core/dma_reg_tx /U461          | A ^ -> Y ^            | OR2X2   | 0.174 | 0.100 |   2.464 |    1.232 | 
     | \tx_core/dma_reg_tx /U460          | B ^ -> Y ^            | OR2X2   | 0.343 | 0.245 |   2.709 |    1.477 | 
     | \tx_core/axi_master /U3465         | A ^ -> Y v            | AOI21X1 | 0.345 | 0.205 |   2.914 |    1.682 | 
     | \tx_core/axi_master /U1130         | A v -> Y v            | BUFX2   | 0.169 | 0.131 |   3.045 |    1.813 | 
     | \tx_core/axi_master /U3466         | C v -> Y ^            | NAND3X1 | 0.419 | 0.321 |   3.366 |    2.134 | 
     |                                    | \m_r_ach.ARADDR [7] ^ |         | 0.419 | 0.016 |   3.382 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 

