<?xml version="1.0" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
	<header>
	</header>
	<autoManagedFiles>
	</autoManagedFiles>
	<properties>
		<property xil_pn:name="Device" xil_pn:value="xc6slx45t" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Device Family" xil_pn:value="Spartan6" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Speed Grade" xil_pn:value="-3" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Package" xil_pn:value="fgg484" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Enable Multi-Threading" xil_pn:value="2" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Enable Multi-Threading par" xil_pn:value="4" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Create Binary Configuration File" xil_pn:value="true" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Create Bit File" xil_pn:value="true" xil_pn:valueState="default"/>
		<property xil_pn:name="Implementation Top" xil_pn:value="Architecture|wr_nic_top" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="true" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
		<property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/wr_nic_top" xil_pn:valueState="non-default"/>
	</properties>
	<libraries>
		<library xil_pn:name="blk_mem_gen_v4_1"/>
		<library xil_pn:name="fifo_generator_v6_1"/>
	</libraries>
	<files>
		<file xil_pn:name="../../top/spec/wr_nic_top.ucf" xil_pn:type="FILE_UCF">
			<association xil_pn:name="Implementation" xil_pn:seqID="1"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="2"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="3"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="4"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="5"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="6"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="7"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="8"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="9"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="10"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="11"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="12"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="13"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="14"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="15"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="16"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="17"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="18"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="19"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="20"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="21"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="22"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="23"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="24"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="25"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="26"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="27"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="28"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="29"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="blk_mem_gen_v4_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="30"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="31"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="32"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="33"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="34"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="35"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="36"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="37"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="38"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="39"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="40"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="41"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="42"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="43"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="44"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="45"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="46"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="47"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="48"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="49"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="50"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="51"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="52"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="53"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="54"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="55"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="56"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="57"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="58"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="59"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="60"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="61"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="62"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="63"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="64"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="65"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="66"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="67"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="68"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="69"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="70"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="71"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="72"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="73"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="74"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="75"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="76"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="77"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="78"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="79"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="80"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="81"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="82"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="83"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="84"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="85"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="86"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="87"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="88"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="89"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd" xil_pn:type="FILE_VHDL">
			<library xil_pn:name="fifo_generator_v6_1"/>
			<association xil_pn:name="Implementation" xil_pn:seqID="90"/>
		</file>
		<file xil_pn:name="../../top/spec/wr_nic_top.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="91"/>
		</file>
		<file xil_pn:name="../../top/spec/spec_serial_dac.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="92"/>
		</file>
		<file xil_pn:name="../../top/spec/spec_serial_dac_arb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="93"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_constants_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="94"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_descriptors_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="95"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="96"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_descriptor_manager.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="97"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="98"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="99"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/genram_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="100"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="101"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_wbgen2_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="102"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="103"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/wrsw_nic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="104"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/gn4124_core_private_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="105"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/dma_controller_wb_slave.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="106"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/gn4124_core_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="107"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/l2p_arbiter.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="108"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/l2p_dma_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="109"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/p2l_decode32.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="110"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/p2l_dma_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="111"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/wbmaster32.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="112"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="113"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="114"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align_virtex6.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="115"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtx_reset.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="116"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtx_wrapper_gtx.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="117"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtp_wrapper_tile.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="118"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="119"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gencores_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="120"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_rx_fsm.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="121"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="122"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="123"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="124"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="125"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="126"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtp_phy_spartan6.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="127"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="128"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="129"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="130"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="131"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="132"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="133"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="134"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="135"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="136"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_softpll/softpll_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="137"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_softpll/wr_softpll.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="138"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_softpll/xwr_softpll.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="139"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_tx_fsm.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="140"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="141"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="142"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="143"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="144"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="145"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="146"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="147"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_elastic_buffer.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="148"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="149"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="150"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="151"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="152"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="153"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="154"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_framer.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="155"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="156"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="157"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="158"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="159"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="160"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="161"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="162"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="163"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="164"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="165"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="166"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="167"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="168"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="169"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="170"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="171"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="172"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="173"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/mini_bone/mini_bone.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="174"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/mini_bone/xmini_bone.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="175"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="176"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="177"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wrc_dpram.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="178"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="179"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="180"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wb_reset.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="181"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wbp_mux.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="182"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="183"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="184"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="185"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/gn4124_core.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="186"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/dma_controller.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="187"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/l2p_ser.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="188"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/p2l_des.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="189"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/serdes_1_to_n_clk_pll_s2_diff.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="190"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/serdes_1_to_n_data_s2_se.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="191"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/serdes_n_to_1_s2_diff.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="192"/>
		</file>
		<file xil_pn:name="../../ip_cores/gn4124-core/branches/hdlmake-compliant/rtl/spartan6/serdes_n_to_1_s2_se.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="193"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_virtex6.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="194"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_crc_gen.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="195"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_moving_average.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="196"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="197"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_delay_gen.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="198"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="199"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_serial_dac.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="200"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="201"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="202"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="203"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_buffer.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="204"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="205"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="206"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/xwrsw_nic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="207"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="208"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="209"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/xilinx/spartan6/generic_async_fifo.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="210"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/genrams/xilinx/spartan6/generic_sync_fifo.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="211"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="212"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="213"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="214"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="215"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="216"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="217"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="218"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="219"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="220"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="221"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="222"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="223"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="224"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="225"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="226"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="227"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="228"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="229"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="230"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="231"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="232"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="233"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="234"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="235"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="236"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="237"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="238"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="239"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="240"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="241"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="242"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="243"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="244"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="245"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="246"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="247"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="248"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="249"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="250"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="251"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="252"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="253"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="254"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/lm32_multiplier.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="255"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/jtag_tap.v" xil_pn:type="FILE_VERILOG">
			<association xil_pn:name="Implementation" xil_pn:seqID="256"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="257"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="258"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="259"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="260"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_wb.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="261"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="262"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="263"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="264"/>
		</file>
		<file xil_pn:name="../../ip_cores/wr-cores/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="265"/>
		</file>
		<file xil_pn:name="../../modules/wrsw_nic/nic_wishbone_slave.vhd" xil_pn:type="FILE_VHDL">
			<association xil_pn:name="Implementation" xil_pn:seqID="266"/>
		</file>
	</files>
	<bindings/>
	<version xil_pn:ise_version="13.1" xil_pn:schema_version="2"/>
</project>
