//
// auto-generated by ops.py
//

#define OPS_GPU

int xdim0_advec_cell_kernel2_ydir;
int ydim0_advec_cell_kernel2_ydir;
int xdim1_advec_cell_kernel2_ydir;
int ydim1_advec_cell_kernel2_ydir;
int xdim2_advec_cell_kernel2_ydir;
int ydim2_advec_cell_kernel2_ydir;
int xdim3_advec_cell_kernel2_ydir;
int ydim3_advec_cell_kernel2_ydir;
int xdim4_advec_cell_kernel2_ydir;
int ydim4_advec_cell_kernel2_ydir;

#undef OPS_ACC0
#undef OPS_ACC1
#undef OPS_ACC2
#undef OPS_ACC3
#undef OPS_ACC4

#define OPS_ACC0(x, y, z)                                                      \
  (x + xdim0_advec_cell_kernel2_ydir * (y) +                                   \
   xdim0_advec_cell_kernel2_ydir * ydim0_advec_cell_kernel2_ydir * (z))
#define OPS_ACC1(x, y, z)                                                      \
  (x + xdim1_advec_cell_kernel2_ydir * (y) +                                   \
   xdim1_advec_cell_kernel2_ydir * ydim1_advec_cell_kernel2_ydir * (z))
#define OPS_ACC2(x, y, z)                                                      \
  (x + xdim2_advec_cell_kernel2_ydir * (y) +                                   \
   xdim2_advec_cell_kernel2_ydir * ydim2_advec_cell_kernel2_ydir * (z))
#define OPS_ACC3(x, y, z)                                                      \
  (x + xdim3_advec_cell_kernel2_ydir * (y) +                                   \
   xdim3_advec_cell_kernel2_ydir * ydim3_advec_cell_kernel2_ydir * (z))
#define OPS_ACC4(x, y, z)                                                      \
  (x + xdim4_advec_cell_kernel2_ydir * (y) +                                   \
   xdim4_advec_cell_kernel2_ydir * ydim4_advec_cell_kernel2_ydir * (z))

// user function

inline void advec_cell_kernel2_ydir(double *pre_vol, double *post_vol,
                                    const double *volume,
                                    const double *vol_flux_y,
                                    const double *vol_flux_x) {

  pre_vol[OPS_ACC0(0, 0, 0)] =
      volume[OPS_ACC2(0, 0, 0)] + vol_flux_y[OPS_ACC3(0, 1, 0)] -
      vol_flux_y[OPS_ACC3(0, 0, 0)] + vol_flux_x[OPS_ACC4(1, 0, 0)] -
      vol_flux_x[OPS_ACC4(0, 0, 0)];
  post_vol[OPS_ACC1(0, 0, 0)] =
      pre_vol[OPS_ACC0(0, 0, 0)] -
      (vol_flux_y[OPS_ACC3(0, 1, 0)] - vol_flux_y[OPS_ACC3(0, 0, 0)]);
}

#undef OPS_ACC0
#undef OPS_ACC1
#undef OPS_ACC2
#undef OPS_ACC3
#undef OPS_ACC4

void advec_cell_kernel2_ydir_c_wrapper(double *p_a0, double *p_a1, double *p_a2,
                                       double *p_a3, double *p_a4, int x_size,
                                       int y_size, int z_size) {
#ifdef OPS_GPU
#pragma acc parallel deviceptr(p_a0, p_a1, p_a2, p_a3, p_a4)
#pragma acc loop
#endif
  for (int n_z = 0; n_z < z_size; n_z++) {
#ifdef OPS_GPU
#pragma acc loop
#endif
    for (int n_y = 0; n_y < y_size; n_y++) {
#ifdef OPS_GPU
#pragma acc loop
#endif
      for (int n_x = 0; n_x < x_size; n_x++) {
        advec_cell_kernel2_ydir(
            p_a0 + n_x * 1 * 1 + n_y * xdim0_advec_cell_kernel2_ydir * 1 * 1 +
                n_z * xdim0_advec_cell_kernel2_ydir *
                    ydim0_advec_cell_kernel2_ydir * 1 * 1,
            p_a1 + n_x * 1 * 1 + n_y * xdim1_advec_cell_kernel2_ydir * 1 * 1 +
                n_z * xdim1_advec_cell_kernel2_ydir *
                    ydim1_advec_cell_kernel2_ydir * 1 * 1,
            p_a2 + n_x * 1 * 1 + n_y * xdim2_advec_cell_kernel2_ydir * 1 * 1 +
                n_z * xdim2_advec_cell_kernel2_ydir *
                    ydim2_advec_cell_kernel2_ydir * 1 * 1,
            p_a3 + n_x * 1 * 1 + n_y * xdim3_advec_cell_kernel2_ydir * 1 * 1 +
                n_z * xdim3_advec_cell_kernel2_ydir *
                    ydim3_advec_cell_kernel2_ydir * 1 * 1,
            p_a4 + n_x * 1 * 1 + n_y * xdim4_advec_cell_kernel2_ydir * 1 * 1 +
                n_z * xdim4_advec_cell_kernel2_ydir *
                    ydim4_advec_cell_kernel2_ydir * 1 * 1);
      }
    }
  }
}
