{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587567018872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587567018884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 09:50:18 2020 " "Processing started: Wed Apr 22 09:50:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587567018884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567018884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nes_hardware_emulator -c nes_hardware_emulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off nes_hardware_emulator -c nes_hardware_emulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567018884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587567020004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587567020005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/pixel_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/pixel_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_mux " "Found entity 1: pixel_mux" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587567034517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567034517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/color_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/color_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_selector " "Found entity 1: color_selector" {  } { { "../PPU/ppu_hw_files/color_selector.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/color_selector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587567034525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567034525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/render_8_pixels.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/render_8_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 render_8_pixels " "Found entity 1: render_8_pixels" {  } { { "../PPU/ppu_hw_files/render_8_pixels.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587567034538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567034538 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ppu_vram_load_fsm.v(60) " "Verilog HDL warning at ppu_vram_load_fsm.v(60): extended using \"x\" or \"z\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587567034547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_vram_load_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_vram_load_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_vram_load_fsm " "Found entity 1: ppu_vram_load_fsm" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587567034550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567034550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ppu_sprite_load_fsm.sv(220) " "Verilog HDL information at ppu_sprite_load_fsm.sv(220): always construct contains both blocking and non-blocking assignments" {  } { { "../PPU/ppu_hw_files/ppu_sprite_load_fsm.sv" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv" 220 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587567034558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_sprite_load_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_sprite_load_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_sprite_load_fsm " "Found entity 1: ppu_sprite_load_fsm" {  } { { "../PPU/ppu_hw_files/ppu_sprite_load_fsm.sv" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587567034561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567034561 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ppu_color_load_fsm.v(44) " "Verilog HDL warning at ppu_color_load_fsm.v(44): extended using \"x\" or \"z\"" {  } { { "../PPU/ppu_hw_files/ppu_color_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587567034569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ppu_color_load_fsm.v(47) " "Verilog HDL information at ppu_color_load_fsm.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../PPU/ppu_hw_files/ppu_color_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587567034570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_color_load_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_color_load_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_color_load_fsm " "Found entity 1: ppu_color_load_fsm" {  } { { "../PPU/ppu_hw_files/ppu_color_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587567034572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567034572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ppu_vram_load_fsm " "Elaborating entity \"ppu_vram_load_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587567035083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ppu_vram_load_fsm.v(114) " "Verilog HDL assignment warning at ppu_vram_load_fsm.v(114): truncated value with size 32 to match size of target (16)" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035093 "|ppu_vram_load_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ppu_vram_load_fsm.v(120) " "Verilog HDL assignment warning at ppu_vram_load_fsm.v(120): truncated value with size 32 to match size of target (16)" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035093 "|ppu_vram_load_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu_vram_load_fsm.v(141) " "Verilog HDL assignment warning at ppu_vram_load_fsm.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035093 "|ppu_vram_load_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ppu_vram_load_fsm.v(345) " "Verilog HDL assignment warning at ppu_vram_load_fsm.v(345): truncated value with size 32 to match size of target (16)" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035093 "|ppu_vram_load_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ppu_vram_load_fsm.v(408) " "Verilog HDL assignment warning at ppu_vram_load_fsm.v(408): truncated value with size 32 to match size of target (16)" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035094 "|ppu_vram_load_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ppu_vram_load_fsm.v(454) " "Verilog HDL assignment warning at ppu_vram_load_fsm.v(454): truncated value with size 32 to match size of target (16)" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035094 "|ppu_vram_load_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_selector color_selector:color_selector_inst " "Elaborating entity \"color_selector\" for hierarchy \"color_selector:color_selector_inst\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "color_selector_inst" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587567035098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render_8_pixels render_8_pixels:render_8_inst " "Elaborating entity \"render_8_pixels\" for hierarchy \"render_8_pixels:render_8_inst\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "render_8_inst" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587567035107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_sprite render_8_pixels.v(77) " "Verilog HDL or VHDL warning at render_8_pixels.v(77): object \"draw_sprite\" assigned a value but never read" {  } { { "../PPU/ppu_hw_files/render_8_pixels.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587567035111 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_background render_8_pixels.v(78) " "Verilog HDL or VHDL warning at render_8_pixels.v(78): object \"draw_background\" assigned a value but never read" {  } { { "../PPU/ppu_hw_files/render_8_pixels.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587567035111 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 render_8_pixels.v(148) " "Verilog HDL assignment warning at render_8_pixels.v(148): truncated value with size 32 to match size of target (9)" {  } { { "../PPU/ppu_hw_files/render_8_pixels.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587567035111 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_mux render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst " "Elaborating entity \"pixel_mux\" for hierarchy \"render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\"" {  } { { "../PPU/ppu_hw_files/render_8_pixels.v" "pixel_mux_inst" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587567035114 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel_out pixel_mux.v(37) " "Verilog HDL Always Construct warning at pixel_mux.v(37): inferring latch(es) for variable \"pixel_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587567035123 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[0\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[0\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035126 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[1\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[1\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035126 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[2\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[2\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035126 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[3\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[3\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035126 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[4\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[4\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035126 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[5\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[5\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035126 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[6\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[6\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035127 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[7\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[7\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035127 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[8\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[8\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035127 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[9\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[9\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035127 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[10\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[10\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[11\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[11\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[12\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[12\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[13\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[13\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[14\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[14\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[15\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[15\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[16\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[16\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035128 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[17\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[17\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[18\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[18\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[19\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[19\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[20\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[20\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[21\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[21\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[22\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[22\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[23\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[23\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[24\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[24\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[25\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[25\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[26\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[26\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[27\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[27\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035129 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[28\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[28\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[29\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[29\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[30\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[30\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[31\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[31\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[32\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[32\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[33\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[33\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[34\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[34\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[35\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[35\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[36\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[36\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[37\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[37\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035130 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[38\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[38\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[39\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[39\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[40\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[40\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[41\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[41\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[42\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[42\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[43\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[43\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[44\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[44\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[45\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[45\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035131 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[46\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[46\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[47\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[47\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[48\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[48\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[49\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[49\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[50\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[50\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[51\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[51\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[52\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[52\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[53\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[53\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[54\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[54\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[55\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[55\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[56\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[56\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035132 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[57\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[57\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[58\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[58\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[59\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[59\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[60\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[60\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[61\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[61\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[62\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[62\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[63\] pixel_mux.v(37) " "Inferred latch for \"pixel_out\[63\]\" at pixel_mux.v(37)" {  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567035133 "|ppu_vram_load_fsm|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[56\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[33\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036749 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[49\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[1\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[17\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[25\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[9\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[41\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[50\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[34\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036750 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[2\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036751 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[18\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036751 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[26\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036751 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[10\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036751 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[42\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036751 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[58\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[35\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[51\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[3\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[19\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[27\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[11\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036752 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[43\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[59\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[52\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[36\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[4\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[20\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[28\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[12\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[44\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[60\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[37\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036753 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[53\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[29\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[21\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[5\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[13\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[45\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[61\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[54\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[38\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036754 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[6\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[22\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[30\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[14\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[46\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[62\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_high_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_high_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[39\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[55\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[31\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[3\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[23\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[2\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036755 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[7\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[0\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036756 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[15\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[1\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036756 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[47\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036756 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[63\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sprite_0_pattern_low_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sprite_0_pattern_low_out\[7\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587567036756 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587567036756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587567037702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587567039675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/output_files/nes_hardware_emulator.map.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/output_files/nes_hardware_emulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567039847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587567040268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587567040268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[0\] " "No output dependent on input pin \"ppu_ctrl1\[0\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[1\] " "No output dependent on input pin \"ppu_ctrl1\[1\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[2\] " "No output dependent on input pin \"ppu_ctrl1\[2\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[3\] " "No output dependent on input pin \"ppu_ctrl1\[3\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[4\] " "No output dependent on input pin \"ppu_ctrl1\[4\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[6\] " "No output dependent on input pin \"ppu_ctrl1\[6\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl1\[7\] " "No output dependent on input pin \"ppu_ctrl1\[7\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl2\[0\] " "No output dependent on input pin \"ppu_ctrl2\[0\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl2\[1\] " "No output dependent on input pin \"ppu_ctrl2\[1\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl2\[2\] " "No output dependent on input pin \"ppu_ctrl2\[2\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl2\[5\] " "No output dependent on input pin \"ppu_ctrl2\[5\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl2\[6\] " "No output dependent on input pin \"ppu_ctrl2\[6\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ppu_ctrl2\[7\] " "No output dependent on input pin \"ppu_ctrl2\[7\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|ppu_ctrl2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite_0_attr\[2\] " "No output dependent on input pin \"sprite_0_attr\[2\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|sprite_0_attr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite_0_attr\[3\] " "No output dependent on input pin \"sprite_0_attr\[3\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|sprite_0_attr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite_0_attr\[4\] " "No output dependent on input pin \"sprite_0_attr\[4\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|sprite_0_attr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite_1_attr\[2\] " "No output dependent on input pin \"sprite_1_attr\[2\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|sprite_1_attr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite_1_attr\[3\] " "No output dependent on input pin \"sprite_1_attr\[3\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|sprite_1_attr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sprite_1_attr\[4\] " "No output dependent on input pin \"sprite_1_attr\[4\]\"" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587567040601 "|ppu_vram_load_fsm|sprite_1_attr[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587567040601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2269 " "Implemented 2269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "436 " "Implemented 436 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587567040603 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587567040603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587567040603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1789 " "Implemented 1789 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587567040603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587567040603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587567040724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 09:50:40 2020 " "Processing ended: Wed Apr 22 09:50:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587567040724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587567040724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587567040724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587567040724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587567042660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587567042672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 09:50:41 2020 " "Processing started: Wed Apr 22 09:50:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587567042672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587567042672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nes_hardware_emulator -c nes_hardware_emulator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nes_hardware_emulator -c nes_hardware_emulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587567042672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1587567043011 ""}
{ "Info" "0" "" "Project  = nes_hardware_emulator" {  } {  } 0 0 "Project  = nes_hardware_emulator" 0 0 "Fitter" 0 0 1587567043012 ""}
{ "Info" "0" "" "Revision = nes_hardware_emulator" {  } {  } 0 0 "Revision = nes_hardware_emulator" 0 0 "Fitter" 0 0 1587567043012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587567043176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587567043178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nes_hardware_emulator EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"nes_hardware_emulator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587567043208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587567043303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587567043303 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587567043853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587567043872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587567044665 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1587567044665 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587567044680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587567044680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587567044680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587567044680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587567044680 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587567044680 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587567044692 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "480 480 " "No exact pin location assignment(s) for 480 pins of 480 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1587567046622 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1587567047232 ""}
{ "Info" "ISTA_SDC_FOUND" "nes_hardware_emulator.sdc " "Reading SDC File: 'nes_hardware_emulator.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587567047234 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[7\] " "Node: background_pattern_high_out\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] background_pattern_high_out\[7\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] is being clocked by background_pattern_high_out\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047266 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047266 "|ppu_vram_load_fsm|background_pattern_high_out[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[4\] " "Node: background_pattern_high_out\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[33\] background_pattern_high_out\[4\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[33\] is being clocked by background_pattern_high_out\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047266 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047266 "|ppu_vram_load_fsm|background_pattern_high_out[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[5\] " "Node: background_pattern_high_out\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] background_pattern_high_out\[5\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] is being clocked by background_pattern_high_out\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047266 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047266 "|ppu_vram_load_fsm|background_pattern_high_out[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[6\] " "Node: background_pattern_high_out\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[49\] background_pattern_high_out\[6\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[49\] is being clocked by background_pattern_high_out\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047266 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047266 "|ppu_vram_load_fsm|background_pattern_high_out[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[1\] " "Node: background_pattern_high_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] background_pattern_high_out\[1\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] is being clocked by background_pattern_high_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047266 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047266 "|ppu_vram_load_fsm|background_pattern_high_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[0\] " "Node: background_pattern_high_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[1\] background_pattern_high_out\[0\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[1\] is being clocked by background_pattern_high_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047267 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047267 "|ppu_vram_load_fsm|background_pattern_high_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[3\] " "Node: background_pattern_high_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] background_pattern_high_out\[3\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] is being clocked by background_pattern_high_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047267 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047267 "|ppu_vram_load_fsm|background_pattern_high_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[2\] " "Node: background_pattern_high_out\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] background_pattern_high_out\[2\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] is being clocked by background_pattern_high_out\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567047267 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1587567047267 "|ppu_vram_load_fsm|background_pattern_high_out[2]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587567047281 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1587567047281 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1587567047282 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587567047282 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587567047282 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587567047282 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1587567047282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047587 ""}  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_1_pattern_high_out\[6\] " "Destination node sprite_1_pattern_high_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_1_pattern_low_out\[6\] " "Destination node sprite_1_pattern_low_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_0_pattern_high_out\[6\] " "Destination node sprite_0_pattern_high_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_0_pattern_low_out\[6\] " "Destination node sprite_0_pattern_low_out\[6\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_1_pattern_high_out\[4\] " "Destination node sprite_1_pattern_high_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_1_pattern_low_out\[4\] " "Destination node sprite_1_pattern_low_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_0_pattern_high_out\[4\] " "Destination node sprite_0_pattern_high_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_0_pattern_low_out\[4\] " "Destination node sprite_0_pattern_low_out\[4\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_1_pattern_high_out\[5\] " "Destination node sprite_1_pattern_high_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sprite_1_pattern_low_out\[5\] " "Destination node sprite_1_pattern_low_out\[5\]" {  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 292 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587567047588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1587567047588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587567047588 ""}  } { { "../PPU/ppu_hw_files/ppu_vram_load_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 3209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[15\]~65  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[15\]~65 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047588 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[23\]~47  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[23\]~47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[31\]~56  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[31\]~56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[39\]~29  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[39\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[47\]~75  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[47\]~75 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[55\]~19  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[55\]~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[63\]~9  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[63\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[7\]~38  " "Automatically promoted node render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[7\]~38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587567047589 ""}  } { { "../PPU/ppu_hw_files/pixel_mux.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 0 { 0 ""} 0 1359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587567047589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587567048472 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587567048474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587567048474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587567048477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587567048483 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587567048486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587567048486 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587567048489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587567048587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587567048589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587567048589 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "478 unused 2.5V 434 28 16 " "Number of I/O pins in group: 478 (unused VREF, 2.5V VCCIO, 434 input, 28 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1587567048607 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1587567048607 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1587567048607 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1587567048610 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1587567048610 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1587567048610 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587567050074 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1587567050103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587567053655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587567054211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587567054286 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587567067806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587567067806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587567068848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 12 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587567074085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587567074085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587567075673 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1587567075673 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587567075673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587567075676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587567076173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587567076214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587567076867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587567076869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587567077498 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587567078462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/output_files/nes_hardware_emulator.fit.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/quartus_test/output_files/nes_hardware_emulator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587567080736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5779 " "Peak virtual memory: 5779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587567085384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 09:51:25 2020 " "Processing ended: Wed Apr 22 09:51:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587567085384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587567085384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587567085384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587567085384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587567086996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587567087009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 09:51:26 2020 " "Processing started: Wed Apr 22 09:51:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587567087009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587567087009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nes_hardware_emulator -c nes_hardware_emulator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nes_hardware_emulator -c nes_hardware_emulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587567087009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587567087790 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1587567091899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587567092059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587567093096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 09:51:33 2020 " "Processing ended: Wed Apr 22 09:51:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587567093096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587567093096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587567093096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587567093096 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587567093886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587567095049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587567095061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 09:51:34 2020 " "Processing started: Wed Apr 22 09:51:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587567095061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567095061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nes_hardware_emulator -c nes_hardware_emulator " "Command: quartus_sta nes_hardware_emulator -c nes_hardware_emulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567095061 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1587567095416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567096256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567096256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567096338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567096338 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097020 ""}
{ "Info" "ISTA_SDC_FOUND" "nes_hardware_emulator.sdc " "Reading SDC File: 'nes_hardware_emulator.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097216 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[6\] " "Node: background_pattern_high_out\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] background_pattern_high_out\[6\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] is being clocked by background_pattern_high_out\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097253 "|ppu_vram_load_fsm|background_pattern_high_out[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[4\] " "Node: background_pattern_high_out\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] background_pattern_high_out\[4\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] is being clocked by background_pattern_high_out\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097253 "|ppu_vram_load_fsm|background_pattern_high_out[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[7\] " "Node: background_pattern_high_out\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] background_pattern_high_out\[7\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] is being clocked by background_pattern_high_out\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097253 "|ppu_vram_load_fsm|background_pattern_high_out[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[0\] " "Node: background_pattern_high_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] background_pattern_high_out\[0\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] is being clocked by background_pattern_high_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097253 "|ppu_vram_load_fsm|background_pattern_high_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[2\] " "Node: background_pattern_high_out\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] background_pattern_high_out\[2\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] is being clocked by background_pattern_high_out\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097254 "|ppu_vram_load_fsm|background_pattern_high_out[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[3\] " "Node: background_pattern_high_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] background_pattern_high_out\[3\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] is being clocked by background_pattern_high_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097254 "|ppu_vram_load_fsm|background_pattern_high_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[1\] " "Node: background_pattern_high_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] background_pattern_high_out\[1\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] is being clocked by background_pattern_high_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097254 "|ppu_vram_load_fsm|background_pattern_high_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[5\] " "Node: background_pattern_high_out\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] background_pattern_high_out\[5\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] is being clocked by background_pattern_high_out\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567097254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097254 "|ppu_vram_load_fsm|background_pattern_high_out[5]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587567097263 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097263 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1587567097264 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587567097302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 27.073 " "Worst-case setup slack is 27.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.073               0.000 clk  " "   27.073               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.678 " "Worst-case minimum pulse width slack is 19.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.678               0.000 clk  " "   19.678               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567097484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567097557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 25 " "Number of Synchronizer Chains Found: 25" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567097557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567097557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567097557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.143 ns " "Worst Case Available Settling Time: 35.143 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567097557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567097557 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097557 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587567097588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567097626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[6\] " "Node: background_pattern_high_out\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] background_pattern_high_out\[6\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] is being clocked by background_pattern_high_out\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[4\] " "Node: background_pattern_high_out\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] background_pattern_high_out\[4\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] is being clocked by background_pattern_high_out\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[7\] " "Node: background_pattern_high_out\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] background_pattern_high_out\[7\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] is being clocked by background_pattern_high_out\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[0\] " "Node: background_pattern_high_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] background_pattern_high_out\[0\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] is being clocked by background_pattern_high_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[2\] " "Node: background_pattern_high_out\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] background_pattern_high_out\[2\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] is being clocked by background_pattern_high_out\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[3\] " "Node: background_pattern_high_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] background_pattern_high_out\[3\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] is being clocked by background_pattern_high_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[1\] " "Node: background_pattern_high_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] background_pattern_high_out\[1\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] is being clocked by background_pattern_high_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[5\] " "Node: background_pattern_high_out\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] background_pattern_high_out\[5\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] is being clocked by background_pattern_high_out\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098428 "|ppu_vram_load_fsm|background_pattern_high_out[5]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587567098431 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 28.163 " "Worst-case setup slack is 28.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.163               0.000 clk  " "   28.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.670 " "Worst-case minimum pulse width slack is 19.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.670               0.000 clk  " "   19.670               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567098632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 25 " "Number of Synchronizer Chains Found: 25" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567098632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567098632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567098632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.435 ns " "Worst Case Available Settling Time: 35.435 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567098632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567098632 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098632 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587567098655 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[6\] " "Node: background_pattern_high_out\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] background_pattern_high_out\[6\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[48\] is being clocked by background_pattern_high_out\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098812 "|ppu_vram_load_fsm|background_pattern_high_out[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[4\] " "Node: background_pattern_high_out\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] background_pattern_high_out\[4\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[32\] is being clocked by background_pattern_high_out\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098813 "|ppu_vram_load_fsm|background_pattern_high_out[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[7\] " "Node: background_pattern_high_out\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] background_pattern_high_out\[7\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[57\] is being clocked by background_pattern_high_out\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098813 "|ppu_vram_load_fsm|background_pattern_high_out[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[0\] " "Node: background_pattern_high_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] background_pattern_high_out\[0\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[0\] is being clocked by background_pattern_high_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098813 "|ppu_vram_load_fsm|background_pattern_high_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[2\] " "Node: background_pattern_high_out\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] background_pattern_high_out\[2\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[16\] is being clocked by background_pattern_high_out\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098813 "|ppu_vram_load_fsm|background_pattern_high_out[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[3\] " "Node: background_pattern_high_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] background_pattern_high_out\[3\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[24\] is being clocked by background_pattern_high_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098813 "|ppu_vram_load_fsm|background_pattern_high_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[1\] " "Node: background_pattern_high_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] background_pattern_high_out\[1\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[8\] is being clocked by background_pattern_high_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098814 "|ppu_vram_load_fsm|background_pattern_high_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "background_pattern_high_out\[5\] " "Node: background_pattern_high_out\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] background_pattern_high_out\[5\] " "Latch render_8_pixels:render_8_inst\|pixel_mux:pixel_mux_inst\|pixel_out\[40\] is being clocked by background_pattern_high_out\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587567098814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098814 "|ppu_vram_load_fsm|background_pattern_high_out[5]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587567098817 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.085 " "Worst-case setup slack is 33.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.085               0.000 clk  " "   33.085               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.437 " "Worst-case minimum pulse width slack is 19.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.437               0.000 clk  " "   19.437               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587567098921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567098921 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567099014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 25 " "Number of Synchronizer Chains Found: 25" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567099014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567099014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567099014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.422 ns " "Worst Case Available Settling Time: 37.422 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567099014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587567099014 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567099014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567100250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567100270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587567100613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 09:51:40 2020 " "Processing ended: Wed Apr 22 09:51:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587567100613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587567100613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587567100613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567100613 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Quartus Prime Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587567101546 ""}
