/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/spi/spi.C $                                           */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

/**
 *
 * @file spi.C
 *
 * @brief Provides the implementation for the Serial Peripheral Interface (SPI)
 *        related functions. For the device driver implementation, see spidd.C
 *
 */

// Standard includes
#include <map>

// Trace
#include <trace/interface.H>

// Targeting
#include <targeting/common/utilFilter.H>
#include <targeting/targplatutil.H>
#include <targeting/common/predicates/predicates.H>

// Initservice
#include <initservice/taskargs.H>

// SPI
#include <spi/spi.H>
#include "spidd.H"
#include <spi/spireasoncodes.H>

// Error Log
#include <errl/errlentry.H>

// FAPI2
#include <fapi2/plat_hwp_invoker.H> // FAPI_INVOKE_HWP
#include <fapi2/plat_hw_access.H> // verifyCfamAccessTarget

// SPI HWP
#include <p10_spi_init_pib.H>
#include <p10_spi_init_fsi.H>
#include <p10_spi_clear_status_errors.H>
#include <p10_sbe_spi_cmd.H>

// Max node and proc constants from these headers
#include <sys/internode.h>
#include <sys/misc.h>

// Numerical conversions
#include <conversions.H>

// SCOM addresses/bitfields
#include <p10_scom_perv.H>

// HDAT SPI related structures
#include "../hdat/hdatutil.H"

// SBE constants
#include <sbe/sbe_update.H>

using namespace TARGETING;
using namespace SPI;
using namespace UTIL;
using namespace CONVERSIONS;
using namespace scomt::perv;

extern trace_desc_t* g_trac_spi;

namespace
{

/* @brief calcSpiSlavePartitionDescription
 *
 *        Populates the description for the given spiSlaveDevice
 *
 * @param[in/out] io_deviceInfo  The device to calculate the name for
 */
void calcSpiDeviceDescription(spiSlaveDevice& io_deviceInfo)
{
    const char* vendor = "unknown",
              * deviceType = "unknown",
              * dataTypeOrPurpose = "unknown",
              * hwSubsystemOrScope = "unknown";

    using slaveDeviceType_t = spiSlaveDevice::slaveDeviceType_t;

    switch (io_deviceInfo.deviceType)
    {
    case slaveDeviceType_t::SEEPROM_MICROCHIP_25CSM04:
        vendor = "microchip";
        deviceType = "25CSM04";
        dataTypeOrPurpose = "seeprom";
        hwSubsystemOrScope = "processor";
        break;
    case slaveDeviceType_t::TCG_SPI_TPM:
        vendor = "tcg";
        deviceType = "tpm_tis-spi";
        dataTypeOrPurpose = "tpm";
        hwSubsystemOrScope = "host";
        break;
    case slaveDeviceType_t::UNKNOWN:
        break;
    default:
        TRACFCOMP(g_trac_spi,
                  ERR_MRK"calcSpiDeviceDescription: Unknown SPI deviceType 0x%08x",
                  io_deviceInfo.deviceType);
        break;
    }

    io_deviceInfo.description.vendor = vendor;
    io_deviceInfo.description.deviceType = deviceType;
    io_deviceInfo.description.dataTypeOrPurpose = dataTypeOrPurpose;
    io_deviceInfo.description.hwSubsystemOrScope = hwSubsystemOrScope;
}

/* @brief lbusFrequencyHz
 *
 *        Calculates the frequency of the LBUS in hertz, used in calculating the
 *        SPI bus frequency
 *
 * @returns uint64_t  LBUS frequency
 */
uint64_t lbusFrequencyHz()
{
    // pib_frequency = nest_frequency / 4           (nest frequency comes from FREQ_PAU_MHZ)
    // local_bus_frequency = pib_frequency / 2      [P10]
    static const int NEST_LBUS_FREQ_RATIO = 8;

    return
        assertGetToplevelTarget()->getAttr<TARGETING::ATTR_FREQ_PAU_MHZ>()
        * HZ_PER_MHZ
        / NEST_LBUS_FREQ_RATIO;
}

/* @brief spiSerialClock
 *
 *        Calculates the frequency of the SPI serial clock
 *
 * @param[in] i_lbusFreq   Frequency of LBUS
 * @param[in] i_sckDivider The SPI serial clock divider
 * @returns uint64_t       SPI SCK frequency
 */
uint64_t spiSerialClock(const uint64_t i_lbusFreq, const uint64_t i_sckDivider)
{
    // This formula is from the P10 SPI Pervasive Workbook, section "Clock
    // Configuration, Trace Select, Reset Control, ECC Enable".
    return i_lbusFreq / (2 * (i_sckDivider + 1));
}

/*
  There are a bunch of SPI_*_INFO attributes that all have the same structure,
  but each attribute gets its own C struct so they're technically different
  types. To maintain type-safety but also be able to write code to handle them
  generically, we have this genericSpiInfo struct, and its templated constructor
  converts each attribute-specific struct into this one.
*/
struct genericSpiInfo
{
    template<typename T>
    genericSpiInfo(const T& i_spiInfo)
    {
        static_assert(sizeof(T) == sizeof(genericSpiInfo),
                      "Cannot convert type to genericSpiInfo");

        spiMasterPath = i_spiInfo.spiMasterPath;
        engine = i_spiInfo.engine;
        dataOffsetKB = i_spiInfo.dataOffsetKB;
        dataSizeKB = i_spiInfo.dataSizeKB;
        eepromContentType = i_spiInfo.eepromContentType;
    }

    genericSpiInfo(const SpiTpmInfo& i_spiInfo)
    {
        static_assert(sizeof(SpiTpmInfo) == sizeof(spiMasterPath) + sizeof(engine),
                      "Cannot constuct genericSpiInfo from SpiTpmInfo because structure of latter has changed");

        spiMasterPath = i_spiInfo.spiMasterPath;
        engine = i_spiInfo.engine;
        dataOffsetKB = 0xFFFF;
        dataSizeKB = 0xFFFF;
        eepromContentType = 0xFF;
    }

    EntityPath spiMasterPath;
    uint8_t engine;
    uint16_t dataOffsetKB;
    uint16_t dataSizeKB;
    uint8_t eepromContentType;
} PACKED;

/* @brief collectSpiSlavePartitionInfo
 *
 *        Collects information about a spiEepromPartition from an attribute that
 *        contains the information.
 *
 * @param[in] i_sourceAttribute  The attribute ID that i_spiinfo was obtained from
 * @param[in] i_spiinfo          An attribute structure describing an SPI device (e.g.
 *                               the value of ATTR_SPI_EEPROM_VPD_PRIMARY_INFO)
 * @param[in] i_device           The device to which this partition belongs
 * @returns spiEepromPartition   The slave partition described by i_spiinfo
 */
spiEepromPartition collectSpiSlavePartitionInfo(const ATTRIBUTE_ID i_sourceAttribute,
                                                const genericSpiInfo& i_spiinfo,
                                                const spiSlaveDevice& i_device)
{
    using partitionPurpose_t = spiEepromPartition::partitionPurpose_t;

    spiEepromPartition partInfo { };

    partInfo.offsetBytes = i_spiinfo.dataOffsetKB * BYTES_PER_KB;
    partInfo.sizeBytes = i_spiinfo.dataSizeKB * BYTES_PER_KB;

    // Determine partition purpose
    switch (i_sourceAttribute)
    {
    case ATTR_SPI_MVPD_PRIMARY_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::MODULE_VPD_PRIMARY;
        break;
    case ATTR_SPI_MVPD_BACKUP_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::MODULE_VPD_SECONDARY;
        break;
    case ATTR_SPI_SBE_BOOT_CODE_PRIMARY_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::SBE_BOOT_SEEPROM_PRIMARY;
        break;
    case ATTR_SPI_SBE_BOOT_CODE_BACKUP_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::SBE_BOOT_SEEPROM_SECONDARY;
        break;
    case ATTR_SPI_SBE_MEASUREMENT_CODE_PRIMARY_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::MEASUREMENT_SEEPROM_PRIMARY;
        break;
    case ATTR_SPI_SBE_MEASUREMENT_CODE_BACKUP_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::MEASUREMENT_SEEPROM_SECONDARY;
        break;
    case ATTR_SPI_WOF_DATA_INFO:
        partInfo.partitionPurpose = partitionPurpose_t::WOF_DATA;
        break;
    case ATTR_SPI_KEYSTORE_INFO_OPAL_0:
        partInfo.partitionPurpose = partitionPurpose_t::KEYSTORE_OPAL_VAR_BANK_0;
        break;
    case ATTR_SPI_KEYSTORE_INFO_OPAL_1:
        partInfo.partitionPurpose = partitionPurpose_t::KEYSTORE_OPAL_VAR_BANK_1;
        break;
    case ATTR_SPI_KEYSTORE_INFO_OPAL_2:
        partInfo.partitionPurpose = partitionPurpose_t::KEYSTORE_OPAL_QUEUE;
        break;
    case ATTR_SPI_KEYSTORE_INFO_PHYP:
        partInfo.partitionPurpose = partitionPurpose_t::KEYSTORE_PHYP;
        break;
    case ATTR_SPI_KEYSTORE_INFO_HOSTBOOT:
        partInfo.partitionPurpose = partitionPurpose_t::KEYSTORE_HB;
        break;
    default:
        TRACFCOMP(g_trac_spi,
                  ERR_MRK"collectSpiSlavePartitionInfo: Unknown SPI partition info attribute 0x%08x",
                  i_sourceAttribute);
        assert(false, "collectSpiSlavePartitionInfo: Unknown SPI partition info attribute");
        break;
    }

    // Keystore partitions have SCOM access controls and a firmware owner, so
    // fill out that info here
    do
    {
        uint8_t keystore_lock_number = 0xFF;

        switch (partInfo.partitionPurpose)
        {
        case partitionPurpose_t::KEYSTORE_PHYP:
            keystore_lock_number = 0;
            break;
        case partitionPurpose_t::KEYSTORE_HB:
            keystore_lock_number = 1;
            break;
        case partitionPurpose_t::KEYSTORE_OPAL_VAR_BANK_0:
            keystore_lock_number = 2;
            break;
        case partitionPurpose_t::KEYSTORE_OPAL_VAR_BANK_1:
            keystore_lock_number = 3;
            break;
        case partitionPurpose_t::KEYSTORE_OPAL_QUEUE:
            keystore_lock_number = 4;
            break;
        default:
            // Not a keystore info attribute
            break;
        }

        partInfo.writeAccessControl.scomAddress = OTPC_M_SECURITY_SWITCH_REGISTER;
        partInfo.writeAccessControl.secureBitPosition =
            (OTPC_M_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK0_WRITE_PROTECT
             + keystore_lock_number * 2);
        partInfo.writeAccessControl.bitPolarity = spiEepromScomInfo::POLARITY_1_LOCKED;
        partInfo.writeAccessControl.sticky = true;

        partInfo.readAccessControl = partInfo.writeAccessControl;
        // Read bit is directly adjacent to the write bit
        partInfo.readAccessControl.secureBitPosition += 1;
    } while (0);

    return partInfo;
}

/* @brief collectSpiSlaveDeviceInfo
 *
 *        Collects information about a spiSlaveDevice from an attribute that
 *        contains the information.
 *
 * @param[out] o_devInfo       The spiSlaveDevice structure to populate
 * @param[in] i_masterTarget   The SPI master for the SPI device
 * @param[in] i_spiinfo        An attribute structure describing an SPI device
 * @param[in] i_node           The node on which the SPI master resides
 */
void collectSpiSlaveDeviceInfo(spiSlaveDevice& o_devInfo,
                               Target* const i_masterTarget,
                               const genericSpiInfo& i_spiinfo,
                               Target* const i_node)
{
    auto nodeOrdinal = i_node->getAttr<ATTR_ORDINAL_ID>();
    auto procId = i_masterTarget->getAttr<ATTR_POSITION>();

    assert(0 <= nodeOrdinal && nodeOrdinal < MAX_NODES_PER_SYS,
           "collectSpiSlaveDeviceInfo: Invalid node ordinal");
    assert(0 <= procId && procId < P10_MAX_PROCS,
           "collectSpiSlaveDeviceInfo: Invalid proc ID");

    o_devInfo.masterEngine = i_spiinfo.engine;
    o_devInfo.masterPort = 0; // P10 only has one slave device per master

    const uint64_t SCK_DIVIDER = i_masterTarget->getAttr<ATTR_SPI_BUS_DIV_REF>();

    o_devInfo.busSpeedKhz = spiSerialClock(lbusFrequencyHz(), SCK_DIVIDER) / HZ_PER_KHZ;

    switch (i_spiinfo.engine)
    {
    case 0:
    case 1:
    case 2:
    case 3:
        o_devInfo.deviceType = spiSlaveDevice::slaveDeviceType_t::SEEPROM_MICROCHIP_25CSM04;
        o_devInfo.devicePurpose = spiSlaveDevice::slaveDevicePurpose_t::SEEPROM;
        break;
    case 4:
        o_devInfo.deviceType = spiSlaveDevice::slaveDeviceType_t::TCG_SPI_TPM;
        o_devInfo.devicePurpose = spiSlaveDevice::slaveDevicePurpose_t::TPM;
        break;
    default:
        o_devInfo.deviceType = spiSlaveDevice::slaveDeviceType_t::UNKNOWN;
        o_devInfo.devicePurpose = spiSlaveDevice::slaveDevicePurpose_t::UNKNOWN;
        break;
    }

    o_devInfo.deviceId.nodeOrdinal = nodeOrdinal;
    o_devInfo.deviceId.procId = procId;
    // The device ID will be calculated after collecting the device list
    o_devInfo.deviceId.uniqueId = 0;

    o_devInfo.residentFruSlcaIndex = 0; // Always 0 for BMC-based systems

    calcSpiDeviceDescription(o_devInfo);
}

/* @brief getTargetSpiDeviceInfo
 *
 *        Reads the SPI device-related attributes from the given target and
 *        populates a list of devices described by them.
 *
 * @param[in] i_spiTarget    The target to read SPI attributes from
 * @param[out] o_deviceInfo   List to populate with devices
 */
void getTargetSpiDeviceInfo(Target* const i_spiTarget,
                            std::vector<spiSlaveDevice>& o_deviceInfo)
{
    Target* const parentNode = getParent(i_spiTarget, TYPE_NODE);
    Target* spiMaster = nullptr;

    if (i_spiTarget->getAttr<ATTR_TYPE>() == TYPE_PROC)
    {
        spiMaster = i_spiTarget;
    }
    else
    {
        TargetHandleList procParentList;
        getParentAffinityTargetsByState(procParentList, i_spiTarget, CLASS_NA, TYPE_PROC, UTIL_FILTER_ALL);
        assert(procParentList.size() != 0, "Couldn't find PROC parent by affinity for i_spiTarget HUID 0x%X",
               get_huid(i_spiTarget));
        spiMaster = procParentList[0];
    }

    std::map<uint8_t, spiSlaveDevice> engineToDevice;

    // Physical devices
    // If we add an attribute that contains SPI layout info for another HW
    // device, just add the attribute name to the list below.
    tryGetAttributes<ATTR_SPI_EEPROM_VPD_PRIMARY_INFO,
                     ATTR_SPI_EEPROM_VPD_BACKUP_INFO,
                     ATTR_SPI_SBE_BOOT_CODE_PRIMARY_INFO,
                     ATTR_SPI_SBE_BOOT_CODE_BACKUP_INFO,
                     ATTR_SPI_TPM_INFO>
        ::get(i_spiTarget,
              [spiMaster, parentNode, &o_deviceInfo, &engineToDevice]
              (ATTRIBUTE_ID, const genericSpiInfo& value) {
                  if (targetService().toTarget(value.spiMasterPath) == spiMaster)
                  {
                      collectSpiSlaveDeviceInfo(engineToDevice[value.engine], spiMaster, value, parentNode);
                  }
              });

    // Logical devices
    // If we add an attribute that contains SPI layout info for another SPI
    // partition, just add the attribute name to the list below.
    tryGetAttributes<ATTR_SPI_MVPD_PRIMARY_INFO,
                     ATTR_SPI_MVPD_BACKUP_INFO,
                     ATTR_SPI_SBE_BOOT_CODE_PRIMARY_INFO, // SBE SEEPROM info is the same for physical
                     ATTR_SPI_SBE_BOOT_CODE_BACKUP_INFO,  // and logical, so it appears here too.
                     ATTR_SPI_SBE_MEASUREMENT_CODE_BACKUP_INFO,
                     ATTR_SPI_SBE_MEASUREMENT_CODE_PRIMARY_INFO,
                     ATTR_SPI_WOF_DATA_INFO,
                     ATTR_SPI_KEYSTORE_INFO_OPAL_0,
                     ATTR_SPI_KEYSTORE_INFO_OPAL_1,
                     ATTR_SPI_KEYSTORE_INFO_OPAL_2,
                     ATTR_SPI_KEYSTORE_INFO_PHYP,
                     ATTR_SPI_KEYSTORE_INFO_HOSTBOOT>
        ::get(i_spiTarget,
              [spiMaster, parentNode, &o_deviceInfo, &engineToDevice]
              (ATTRIBUTE_ID srcAttr, const genericSpiInfo& value) {
                  if (targetService().toTarget(value.spiMasterPath) == spiMaster)
                  {
                      if (engineToDevice.find(value.engine) == end(engineToDevice))
                      {
                          // more details on the EEPROM partition that doesn't have a matching engine
                          TRACFCOMP(g_trac_spi, ERR_MRK"getTargetSpiDeviceInfo:"
                             "master SPI 0x%.8X, engine %d, dataOffsetKB = 0x%04X, "
                             "dataSizeKB = 0x%04X, eepromContentType = %d",
                             get_huid(spiMaster), value.engine,
                             value.dataOffsetKB, value.dataSizeKB,
                             value.eepromContentType);

                          assert(false, "EEPROM partition belongs to nonexistent engine %d", value.engine);
                      }
                      else
                      {
                          engineToDevice[value.engine].partitions.push_back(
                              collectSpiSlavePartitionInfo(srcAttr, value, engineToDevice[value.engine])
                          );
                      }
                  }
              });

    for (const auto& p : engineToDevice)
    {
        o_deviceInfo.push_back(p.second);
    }
}

/* @brief assignUniqueIds
 *
 *        Assigns unique ascending IDs to a list of SPI devices.
 *
 * @param[in/out] io_devices  List of SPI devices to assign unique IDs
 */
void assignUniqueIds(std::vector<spiSlaveDevice>& io_devices)
{
    uint16_t next_id = 0;

    for (spiSlaveDevice& device : io_devices)
    {
        device.deviceId.uniqueId = next_id;
        ++next_id;
    }
}

} // end of unnamed namespace

namespace SPI {

void getSpiDeviceInfo(std::vector<spiSlaveDevice>& o_deviceInfo,
                      Target* const i_spiMaster)
{
    std::vector<Target*> spimasters;

    if (i_spiMaster)
    {
        // If the SPI controller is a proc then also accumulate the TPM SPI info as it is driven by the proc and
        // callers intuition expects that data along with the proc's SPI Device info.
        if (i_spiMaster->getAttr<ATTR_TYPE>() == TYPE_PROC)
        {
            bool isFunctional = true;
            getChildAffinityTargets(spimasters,
                                    i_spiMaster,
                                    TARGETING::CLASS_CHIP,
                                    TARGETING::TYPE_TPM,
                                    !isFunctional);
        }

        spimasters.push_back(i_spiMaster);
    }
    else
    {
        // If no SPI master was specified, then get all targets that have SPI
        // info attributes.

        PredicateCTM procChipFilter(TARGETING::CLASS_CHIP,TARGETING::TYPE_PROC);
        PredicateCTM tpmChipFilter(TARGETING::CLASS_CHIP,TARGETING::TYPE_TPM);
        PredicateHwas isPresent;
        isPresent.present(true);
        PredicatePostfixExpr spiTargetFilter;
        // This predicate means: (PROC || TPM) && PRESENT
        spiTargetFilter.push(&procChipFilter).push(&tpmChipFilter).Or().push(&isPresent).And();

        targetService().getAssociated(spimasters,
                                      assertGetToplevelTarget(),
                                      TARGETING::TargetService::CHILD,
                                      TARGETING::TargetService::ALL,
                                      &spiTargetFilter);
    }

    // First read all the SPI device and partition info from the targets
    for (Target* const spimaster : spimasters)
    {
        getTargetSpiDeviceInfo(spimaster, o_deviceInfo);
    }

    assignUniqueIds(o_deviceInfo);
}

errlHndl_t spiInitEngine(
          TARGETING::Target* i_pProc,
    const uint8_t            i_engine)
{
    TRACFCOMP(g_trac_spi, "spiInitEngine(): Initialze engine %d on Proc 0x%.8X",
                          i_engine,
                          TARGETING::get_huid(i_pProc));

    errlHndl_t pError = nullptr;
    bool procLocked = false;

    do {

    pError = spiLockProcessor(i_pProc,true);
    if (pError)
    {
        TRACFCOMP(g_trac_spi, ERR_MRK"spiInitEngine(): "
                  "spiLockProcessor() failed to acquire lock(s) for proc "
                  "HUID 0x%08X. "
                  TRACE_ERR_FMT,
                  TARGETING::get_huid(i_pProc),
                  TRACE_ERR_ARGS(pError));
        break;
    }

    procLocked = true;
    const auto scomSwitches =
        i_pProc->getAttr<TARGETING::ATTR_SCOM_SWITCHES>();
    const bool pibAccess = !scomSwitches.useSpiFsiScom;

    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP> fapiProc(i_pProc);
    SpiControlHandle spiHandle(fapiProc,i_engine,1,pibAccess);

    FAPI_INVOKE_HWP(pError,p10_spi_clock_init,spiHandle);
    if(pError != nullptr)
    {
        TRACFCOMP(g_trac_spi, ERR_MRK"spiInitEngine(): "
                  "p10_spi_clock_init HWP call returned an error for "
                  "proc HUID 0x%08X, engine %d, pibAccess %d. "
                  TRACE_ERR_FMT,
                  TARGETING::get_huid(i_pProc),i_engine,pibAccess,
                  TRACE_ERR_ARGS(pError));
        checkForSpiMuxMismatch(i_pProc,
                               i_engine,
                               pError);
        pError->collectTrace(SPI_COMP_NAME, KILOBYTE);
        break;
    }

    // Return SPI Controller to idle state
    FAPI_INVOKE_HWP(pError, spi_master_reset, spiHandle);
    if(pError != nullptr)
    {
        TRACFCOMP(g_trac_spi, ERR_MRK"spiInitEngine(): "
                  "spi_master_reset HWP call returned an error for "
                  "proc HUID 0x%08X, engine %d, pibAccess %d. "
                  TRACE_ERR_FMT,
                  TARGETING::get_huid(i_pProc),i_engine,pibAccess,
                  TRACE_ERR_ARGS(pError));
        checkForSpiMuxMismatch(i_pProc,
                               i_engine,
                               pError);
        pError->collectTrace(SPI_COMP_NAME, KILOBYTE);
        break;
    }

    // Clear any errors
    FAPI_INVOKE_HWP(pError, p10_spi_clear_status_errors, spiHandle);
    if(pError != nullptr)
    {
        TRACFCOMP(g_trac_spi, ERR_MRK"spiInitEngine(): "
                  "p10_spi_clear_status_errors HWP call returned an error for "
                  "proc HUID 0x%08X, engine %d, pibAccess %d. "
                  TRACE_ERR_FMT,
                  TARGETING::get_huid(i_pProc),i_engine,pibAccess,
                  TRACE_ERR_ARGS(pError));
        checkForSpiMuxMismatch(i_pProc,
                               i_engine,
                               pError);
        pError->collectTrace(SPI_COMP_NAME, KILOBYTE);
        break;
    }

    } while (0);

    // Try to unlock the SPI locks, but only if lock was successful.
    // If we fail to lock them in the first place and then (for some reason)
    // we don't encounter the same failure when unlocking them then, we'll run
    // into undefined behavior by unlocking unlocked mutexes.
    if (procLocked)
    {
        // Unlock processor
        errlHndl_t pError2 = spiLockProcessor(i_pProc, false);
        if (pError2)
        {
            TRACFCOMP(g_trac_spi, ERR_MRK"spiInitEngine(): "
                      "spiLockProcessor() failed to release lock(s) for proc "
                      "HUID 0x%08X. "
                      TRACE_ERR_FMT,
                      TARGETING::get_huid(i_pProc),
                      TRACE_ERR_ARGS(pError2));
        }

        if (pError && pError2)
        {
            pError2->plid(pError->plid());
            ERRORLOG::errlCommit(pError2, SPI_COMP_ID);
            pError2 = nullptr;
        }
        else if (pError2)
        {
            pError = pError2;
            pError2 = nullptr;
        }
    }

    return pError;
}

errlHndl_t spiSetAccessMode(TARGETING::Target * i_spiMasterProc,
                            spiAccess_t i_type)
{
    errlHndl_t l_err = nullptr;
    bool l_procLocked = false;

    do {
        l_err = spiLockProcessor(i_spiMasterProc, true);
        if (l_err)
        {
            TRACFCOMP(g_trac_spi, ERR_MRK"spiSetAccessMode(): "
                      "spiLockProcessor() failed to acquire lock(s) for proc "
                      "HUID 0x%08X. "
                      TRACE_ERR_FMT,
                      TARGETING::get_huid(i_spiMasterProc),
                      TRACE_ERR_ARGS(l_err));
            break;
        }
        l_procLocked = true;

        TARGETING::SpiSwitches switches;
        fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP> masterProc(i_spiMasterProc);

        auto l_scom_switch = i_spiMasterProc->getAttr<TARGETING::ATTR_SCOM_SWITCHES>();

        // Set the SCOM and SPI switches to the desired access mode. This is done ahead of the init
        // call because the init functions clear the sticky MUX error bit that may not have been reset
        // properly and that can only occur if the switches are already set.
        if (i_type == PIB_ACCESS)
        {
            switches.usePibSPI  = 1;
            switches.useFsiSPI  = 0;
            l_scom_switch.useSpiFsiScom = 0;
        }
        else
        {
            switches.usePibSPI  = 0;
            switches.useFsiSPI  = 1;
            // Note that the main boot seeprom will not be swapped over to FSI
            l_scom_switch.useSpiFsiScom = 1;
        }

        // Update SCOM switch access
        i_spiMasterProc->setAttr<TARGETING::ATTR_SCOM_SWITCHES>(l_scom_switch);


        // Update SPI access attribute for master processor
        i_spiMasterProc->setAttr<TARGETING::ATTR_SPI_SWITCHES>(switches);

        // Set the contents of root control register 8 which controls
        // whether we're accessing over PIB or FSI.
        if (i_type == PIB_ACCESS)
        {
            FAPI_INVOKE_HWP(l_err, p10_spi_init_pib, masterProc);
        }
        else
        {
            // Determine the SBE boot seeprom that needs to skip being swapped
            // to FSI mode. If SBE pulls in a new code page and the mux is on
            // FSI then the access will fail
            // NOTE: can't just call SBE::getSbeBootSeeprom(..) as it isn't loaded
            uint32_t fsiData = 0x0;
            // Read Selfboot Control/Status register
            size_t op_size = sizeof(fsiData);

            // Can't access cfam engine on master processor
            l_err = fapi2::verifyCfamAccessTarget(i_spiMasterProc,
                FSXCOMP_FSXLOG_SB_CS_FSI_BYTE);

            if (!l_err)
            {
                l_err = deviceRead( i_spiMasterProc,
                                    &fsiData,
                                    op_size,
                                    DEVICE_FSI_ADDRESS(FSXCOMP_FSXLOG_SB_CS_FSI_BYTE) );
                if (l_err)
                {
                    TRACFCOMP(g_trac_spi, ERR_MRK"spiSetAcessMode(): "
                              "Unable to find SBE boot side"
                              TRACE_ERR_FMT,
                            TRACE_ERR_ARGS(l_err));
                }
                else
                {
                    std::vector<SPI_ENGINE_PART> l_engines;
                    // true = Boot Side 0, false = Boot Side 1
                    bool l_primaryBootSeeprom = (fsiData == SBE::SBE_SEEPROM0);

                    // MVPD PRIMARY and BACKUP SEEPROM will be swapped over
                    // to FSI no matter what
                    l_engines.push_back(SPI_ENGINE_PRIMARY_MVPD_SEEPROM);
                    l_engines.push_back(SPI_ENGINE_BACKUP_MVPD_SEEPROM);

                    // swap over the non main boot seeprom to FSI, keep the main
                    // boot seeprom in PIB
                    l_primaryBootSeeprom ?
                        l_engines.push_back(SPI_ENGINE_BACKUP_BOOT_SEEPROM) :
                        l_engines.push_back(SPI_ENGINE_PRIMARY_BOOT_SEEPROM);

                    FAPI_INVOKE_HWP(l_err, p10_spi_init_fsi, masterProc, l_engines);
                }
            }
        }

        if (l_err != nullptr)
        {
            // Flip the switchs back to what they were before the error occurred.
            switches.usePibSPI  = !switches.usePibSPI;
            switches.useFsiSPI  = !switches.useFsiSPI;
            l_scom_switch.useSpiFsiScom = !l_scom_switch.useSpiFsiScom;
            // Update SCOM switch access
            i_spiMasterProc->setAttr<TARGETING::ATTR_SCOM_SWITCHES>(l_scom_switch);
            // Update SPI access attribute for master processor
            i_spiMasterProc->setAttr<TARGETING::ATTR_SPI_SWITCHES>(switches);

            TRACFCOMP(g_trac_spi, ERR_MRK"spiSetAccessMode(): "
                     "An error occurred from %s HWP call, RC=0x%X",
                     i_type==PIB_ACCESS?"p10_spi_init_pib":"p10_spi_init_fsi",
                     ERRL_GETRC_SAFE(l_err));
            l_err->collectTrace(SPI_COMP_NAME, KILOBYTE);
            break;
        }

        // Only trace the new access mode if the init functions don't fail.
        TRACFCOMP( g_trac_spi, "spiSetAccessMode: tgt=0x%X SPI_SWITCHES updated: "
                   "pib=%d, fsi=%d",
                   TARGETING::get_huid(i_spiMasterProc),
                   switches.usePibSPI, switches.useFsiSPI );
    } while (0);

    // Try to unlock the SPI locks, only if lock was successful
    // If we fail to lock them in the first place and then (for some reason)
    // we don't encounter the same failure when unlocking them then we'll run
    // into undefined behavior by unlocking unlocked mutexes.
    if (l_procLocked)
    {
        // Unlock processor
        errlHndl_t l_err2 = spiLockProcessor(i_spiMasterProc, false);
        if (l_err2)
        {
            TRACFCOMP(g_trac_spi, ERR_MRK"spiSetAccessMode(): "
                      "spiLockProcessor() failed to release lock(s) for proc "
                      "HUID 0x%08X. "
                      TRACE_ERR_FMT,
                      TARGETING::get_huid(i_spiMasterProc),
                      TRACE_ERR_ARGS(l_err2));
        }

        if (l_err && l_err2)
        {
            l_err2->plid(l_err->plid());
            ERRORLOG::errlCommit(l_err2, SPI_COMP_ID);
            l_err2 = nullptr;
        }
        else if (l_err2)
        {
            l_err = l_err2;
            l_err2 = nullptr;
        }
    }

    return l_err;
}


errlHndl_t spiLockProcessor(TARGETING::Target * i_processor, bool i_lock)
{
    errlHndl_t l_err = nullptr;
    bool l_unlock;
    const uint8_t MAX_SPI_ENGINE = 5;

    for (uint8_t engine = 0; engine < MAX_SPI_ENGINE; ++engine)
    {
        l_unlock = !i_lock;
        l_err = spiEngineLockOp(i_processor, engine, l_unlock);
        if (l_err)
        {
            // Expect l_unlock value to switch for successful operations
            // If l_unlock = true, The mutex was locked and should be unlocked.
            // If l_unlock = false, The mutex was unlocked and should not be unlocked again.
            if (l_unlock == !i_lock)
            {
                TRACFCOMP( g_trac_spi,
                  ERR_MRK"spiLockProcessor: %s operation on processor 0x%08x, "
                  "engine %d failed", i_lock?"lock":"unlock",
                  TARGETING::get_huid(i_processor), engine );
            }
            break;
        }
        else
        {
            TRACFCOMP( g_trac_spi, "spiLockProcessor: %s operation on processor 0x%08x, "
                  "engine %d succeeded", i_lock?"lock":"unlock",
                  TARGETING::get_huid(i_processor), engine );
        }
    }
    return l_err;
}

errlHndl_t spiPresence(TARGETING::Target* i_target,
                       uint8_t const      i_engine,
                       bool&              o_present)
{
    assert(i_target->getAttr<ATTR_TYPE>() == TYPE_PROC, "spiPresence(): i_target must be a processor.");
    TRACDCOMP(g_trac_spi, "spiPresence(): Detect presence of EEPROM on engine %d for Proc 0x%.8X",
                           i_engine,
                           TARGETING::get_huid(i_target));
    errlHndl_t errl = nullptr;

    // Assume not present
    o_present = false;

    // Determine which access type to use.
    const auto scomSwitches =
        i_target->getAttr<TARGETING::ATTR_SCOM_SWITCHES>();
    const bool pibAccess = !scomSwitches.useSpiFsiScom;

    // Convert to fapi2 target
    const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP> fapiProc(i_target);

    // Create a SPI handle from the given parameters
    SpiControlHandle handle(fapiProc, i_engine, 1, pibAccess);

    if ((i_engine == SPI_ENGINE_PRIMARY_MVPD_SEEPROM) || (i_engine == SPI_ENGINE_BACKUP_MVPD_SEEPROM))
    {
        uint64_t id = 0;

        // Read the manufacturer id from the device.
        FAPI_INVOKE_HWP(errl,
                        spi_read_manufacturer_id,
                        handle,
                        reinterpret_cast<uint8_t*>(&id));

        if ((errl == nullptr) && (id != 0))
        {
            o_present = true;
        }
        else if (errl != nullptr)
        {
            checkForSpiMuxMismatch(i_target,
                                   i_engine,
                                   errl);
        }
    }
    else
    {
        TRACFCOMP(g_trac_spi, ERR_MRK"spiPresence(): Unsupported engine[%d] provided for SPI presence detection for "
                              "PROC 0x%.8X.", i_engine, TARGETING::get_huid(i_target));
        /*@
         * @errortype
         * @severity         ERRORLOG::ERRL_SEV_UNRECOVERABLE
         * @moduleid         SPI::SPI_PRESENCE
         * @reasoncode       SPI::SPI_PRESENCE_UNSUPPORTED_ENGINE
         * @userdata1        Target HUID of the SPI Master
         * @userdata2        SPI Engine
         * @devdesc          An unsupported engine was provided to attempt presence detection on.
         * @custdesc         A problem occurred during IPL of the system.
         */
        errl = new ERRORLOG::ErrlEntry(ERRORLOG::ERRL_SEV_UNRECOVERABLE,
                                       SPI::SPI_PRESENCE,
                                       SPI::SPI_PRESENCE_UNSUPPORTED_ENGINE,
                                       TARGETING::get_huid(i_target),
                                       i_engine,
                                       ERRORLOG::ErrlEntry::ADD_SW_CALLOUT);

        o_present = false;
    }

    TRACDCOMP(g_trac_spi, EXIT_MRK"spiPresence(): present? %s", o_present ? "YES" : "NO");
    return errl;

}

CompareSlaveDevice::CompareSlaveDevice(const HDAT::hdatSpiDevData_t*& i_hdatSpiDevice)
{
    iv_device.deviceId.word = i_hdatSpiDevice->hdatSpiDevId;
    iv_device.masterEngine = i_hdatSpiDevice->hdatSpiMasterEngine;
    iv_device.masterPort = i_hdatSpiDevice->hdatSpiMasterPort;
    iv_device.deviceType = static_cast<spiSlaveDevice::slaveDeviceType_t>(i_hdatSpiDevice->hdatSpiSlaveDevType);
    iv_device.devicePurpose = static_cast<spiSlaveDevice::slaveDevicePurpose_t>(i_hdatSpiDevice->hdatSpiDevPurp);
}

CompareSlaveDevice::CompareSlaveDevice(const spiSlaveDevice& i_spiDevice)
{
    iv_device.deviceId.word = i_spiDevice.deviceId.word;
    iv_device.masterEngine = i_spiDevice.masterEngine;
    iv_device.masterPort = i_spiDevice.masterPort;
    iv_device.deviceType = i_spiDevice.deviceType;
    iv_device.devicePurpose = i_spiDevice.devicePurpose;
}

bool CompareSlaveDevice::operator()(const spiSlaveDevice& i_spiDevice)
{
    return (*this)(iv_device, i_spiDevice);
}

bool CompareSlaveDevice::operator()(const spiSlaveDevice& i_device1, const spiSlaveDevice& i_device2)
{
   // Shift off "unique id" portion of SPI Device Id as it is not guaranteed to
   // match.
   const uint32_t shift_amt = 16;
   return ((i_device1.deviceId.word >> shift_amt)
                   == (i_device2.deviceId.word >> shift_amt)) &&
           (i_device1.masterEngine == i_device2.masterEngine) &&
           (i_device1.masterPort == i_device2.masterPort) &&
           (i_device1.deviceType == i_device2.deviceType) &&
           (i_device1.devicePurpose == i_device2.devicePurpose);
}

} // end of namespace SPI
