{
	"author": ["Sujan Pandey", "Manfred Glesner"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2006",
	"dblpkey": "conf/dac/PandeyG06",
	"doi": "10.1145/1146909.1147078",
	"ee": "http://doi.acm.org/10.1145/1146909.1147078",
	"pages": "663-668",
	"publisher": "ACM",
	"tag": ["communication", "constraints", "scalability", "statistics", "synthesis"],
	"title": "Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint",
	"type": "inproceedings",
	"year": 2006
}