Source Block: hdl/library/ad463x_data_capture/ad463x_data_capture.v@58:70@HdlStmProcess

reg csn_d;

wire reset;

always @(posedge clk) begin
  csn_d <= csn;
end

// negative edge resets the shift registers
assign reset = ~csn & csn_d;

// CSN positive edge validates the output data

Diff Content:
- 63 always @(posedge clk) begin
- 64   csn_d <= csn;
- 65 end
+ 65   always @(posedge clk) begin
+ 65     csn_d <= csn;
+ 65   end

Clone Blocks:
