From f519eeae27d4575c5b78ee2e3972030a49e9ce35 Mon Sep 17 00:00:00 2001
From: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Date: Sat, 17 Feb 2018 19:18:08 +0900
Subject: [PATCH 137/909] clk: renesas: r8a77990: Add VCP4 clocks

commit 8cc99c9b048f57f104f938a7bed5f359b73efa95 from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git

This patch adds VCP4(VCPLF), VCP4(VDPB) clocks to the R8A77990 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/clk/renesas/r8a77990-cpg-mssr.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/clk/renesas/r8a77990-cpg-mssr.c b/drivers/clk/renesas/r8a77990-cpg-mssr.c
index 2bafe7674ce7..c45290affdd3 100644
--- a/drivers/clk/renesas/r8a77990-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a77990-cpg-mssr.c
@@ -126,6 +126,8 @@ static const struct cpg_core_clk r8a77990_core_clks[] __initconst = {
 static const struct mssr_mod_clk r8a77990_mod_clks[] __initconst = {
 	DEF_MOD("3dge",			 112,	R8A77990_CLK_ZG),
 	DEF_MOD("fdp1-0",		 119,	R8A77990_CLK_S0D1),
+	DEF_MOD("vcplf",		 130,	R8A77990_CLK_S3D1),
+	DEF_MOD("vdpb",			 131,	R8A77990_CLK_S3D1),
 	DEF_MOD("scif5",		 202,	R8A77990_CLK_S3D4C),
 	DEF_MOD("scif4",		 203,	R8A77990_CLK_S3D4C),
 	DEF_MOD("scif3",		 204,	R8A77990_CLK_S3D4C),
-- 
2.17.1

