$comment
	File created using the following command:
		vcd file LogicUnit.msim.vcd -direction
$end
$date
	Mon May 12 02:47:35 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LogicUnit_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # S0 $end
$var reg 1 $ S1 $end
$var wire 1 % F [3] $end
$var wire 1 & F [2] $end
$var wire 1 ' F [1] $end
$var wire 1 ( F [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 F[3]~output_o $end
$var wire 1 1 F[2]~output_o $end
$var wire 1 2 F[1]~output_o $end
$var wire 1 3 F[0]~output_o $end
$var wire 1 4 B[3]~input_o $end
$var wire 1 5 S1~input_o $end
$var wire 1 6 A[3]~input_o $end
$var wire 1 7 S0~input_o $end
$var wire 1 8 inst|inst4~0_combout $end
$var wire 1 9 B[2]~input_o $end
$var wire 1 : A[2]~input_o $end
$var wire 1 ; inst8|inst4~0_combout $end
$var wire 1 < A[1]~input_o $end
$var wire 1 = B[1]~input_o $end
$var wire 1 > inst13|inst4~0_combout $end
$var wire 1 ? B[0]~input_o $end
$var wire 1 @ A[0]~input_o $end
$var wire 1 A inst18|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b11 "
0#
0$
1(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
13
04
05
06
07
08
09
1:
0;
0<
1=
0>
1?
1@
1A
$end
#10000
1#
17
0)
1>
1;
12
11
1'
1&
#20000
1$
0#
15
07
1)
0A
03
0(
#30000
1#
17
0)
1A
0>
0;
18
13
02
01
10
1(
0'
0&
1%
#40000
