   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"unpack.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_SystemReset,"ax",%progbits
  16              		.align	1
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NVIC_SystemReset:
  24              	.LFB118:
  25              		.file 1 "../../CMSIS/DSP/Include/core_cm4.h"
   1:../../CMSIS/DSP/Include/core_cm4.h **** /**************************************************************************//**
   2:../../CMSIS/DSP/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../../CMSIS/DSP/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../CMSIS/DSP/Include/core_cm4.h ****  * @version  V4.10
   5:../../CMSIS/DSP/Include/core_cm4.h ****  * @date     18. March 2015
   6:../../CMSIS/DSP/Include/core_cm4.h ****  *
   7:../../CMSIS/DSP/Include/core_cm4.h ****  * @note
   8:../../CMSIS/DSP/Include/core_cm4.h ****  *
   9:../../CMSIS/DSP/Include/core_cm4.h ****  ******************************************************************************/
  10:../../CMSIS/DSP/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:../../CMSIS/DSP/Include/core_cm4.h **** 
  12:../../CMSIS/DSP/Include/core_cm4.h ****    All rights reserved.
  13:../../CMSIS/DSP/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:../../CMSIS/DSP/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:../../CMSIS/DSP/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:../../CMSIS/DSP/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:../../CMSIS/DSP/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:../../CMSIS/DSP/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:../../CMSIS/DSP/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:../../CMSIS/DSP/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:../../CMSIS/DSP/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  22:../../CMSIS/DSP/Include/core_cm4.h ****      specific prior written permission.
  23:../../CMSIS/DSP/Include/core_cm4.h ****    *
  24:../../CMSIS/DSP/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../../CMSIS/DSP/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../../CMSIS/DSP/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:../../CMSIS/DSP/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:../../CMSIS/DSP/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:../../CMSIS/DSP/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:../../CMSIS/DSP/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:../../CMSIS/DSP/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:../../CMSIS/DSP/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../CMSIS/DSP/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:../../CMSIS/DSP/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:../../CMSIS/DSP/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:../../CMSIS/DSP/Include/core_cm4.h **** 
  37:../../CMSIS/DSP/Include/core_cm4.h **** 
  38:../../CMSIS/DSP/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  39:../../CMSIS/DSP/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:../../CMSIS/DSP/Include/core_cm4.h **** #endif
  41:../../CMSIS/DSP/Include/core_cm4.h **** 
  42:../../CMSIS/DSP/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  43:../../CMSIS/DSP/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  44:../../CMSIS/DSP/Include/core_cm4.h **** 
  45:../../CMSIS/DSP/Include/core_cm4.h **** #ifdef __cplusplus
  46:../../CMSIS/DSP/Include/core_cm4.h ****  extern "C" {
  47:../../CMSIS/DSP/Include/core_cm4.h **** #endif
  48:../../CMSIS/DSP/Include/core_cm4.h **** 
  49:../../CMSIS/DSP/Include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:../../CMSIS/DSP/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:../../CMSIS/DSP/Include/core_cm4.h **** 
  52:../../CMSIS/DSP/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:../../CMSIS/DSP/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:../../CMSIS/DSP/Include/core_cm4.h **** 
  55:../../CMSIS/DSP/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:../../CMSIS/DSP/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:../../CMSIS/DSP/Include/core_cm4.h **** 
  58:../../CMSIS/DSP/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:../../CMSIS/DSP/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:../../CMSIS/DSP/Include/core_cm4.h ****  */
  61:../../CMSIS/DSP/Include/core_cm4.h **** 
  62:../../CMSIS/DSP/Include/core_cm4.h **** 
  63:../../CMSIS/DSP/Include/core_cm4.h **** /*******************************************************************************
  64:../../CMSIS/DSP/Include/core_cm4.h ****  *                 CMSIS definitions
  65:../../CMSIS/DSP/Include/core_cm4.h ****  ******************************************************************************/
  66:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup Cortex_M4
  67:../../CMSIS/DSP/Include/core_cm4.h ****   @{
  68:../../CMSIS/DSP/Include/core_cm4.h ****  */
  69:../../CMSIS/DSP/Include/core_cm4.h **** 
  70:../../CMSIS/DSP/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:../../CMSIS/DSP/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:../../CMSIS/DSP/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:../../CMSIS/DSP/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:../../CMSIS/DSP/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:../../CMSIS/DSP/Include/core_cm4.h **** 
  76:../../CMSIS/DSP/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:../../CMSIS/DSP/Include/core_cm4.h **** 
  78:../../CMSIS/DSP/Include/core_cm4.h **** 
  79:../../CMSIS/DSP/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  80:../../CMSIS/DSP/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:../../CMSIS/DSP/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:../../CMSIS/DSP/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:../../CMSIS/DSP/Include/core_cm4.h **** 
  84:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  85:../../CMSIS/DSP/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:../../CMSIS/DSP/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:../../CMSIS/DSP/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:../../CMSIS/DSP/Include/core_cm4.h **** 
  89:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  90:../../CMSIS/DSP/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:../../CMSIS/DSP/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:../../CMSIS/DSP/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:../../CMSIS/DSP/Include/core_cm4.h **** 
  94:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __TMS470__ )
  95:../../CMSIS/DSP/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:../../CMSIS/DSP/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:../../CMSIS/DSP/Include/core_cm4.h **** 
  98:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  99:../../CMSIS/DSP/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:../../CMSIS/DSP/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:../../CMSIS/DSP/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:../../CMSIS/DSP/Include/core_cm4.h **** 
 103:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 104:../../CMSIS/DSP/Include/core_cm4.h ****   #define __packed
 105:../../CMSIS/DSP/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:../../CMSIS/DSP/Include/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:../../CMSIS/DSP/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:../../CMSIS/DSP/Include/core_cm4.h **** 
 109:../../CMSIS/DSP/Include/core_cm4.h **** #endif
 110:../../CMSIS/DSP/Include/core_cm4.h **** 
 111:../../CMSIS/DSP/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:../../CMSIS/DSP/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 113:../../CMSIS/DSP/Include/core_cm4.h **** */
 114:../../CMSIS/DSP/Include/core_cm4.h **** #if defined ( __CC_ARM )
 115:../../CMSIS/DSP/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 116:../../CMSIS/DSP/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       1
 118:../../CMSIS/DSP/Include/core_cm4.h ****     #else
 119:../../CMSIS/DSP/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       0
 121:../../CMSIS/DSP/Include/core_cm4.h ****     #endif
 122:../../CMSIS/DSP/Include/core_cm4.h ****   #else
 123:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_USED         0
 124:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 125:../../CMSIS/DSP/Include/core_cm4.h **** 
 126:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:../../CMSIS/DSP/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:../../CMSIS/DSP/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       1
 130:../../CMSIS/DSP/Include/core_cm4.h ****     #else
 131:../../CMSIS/DSP/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       0
 133:../../CMSIS/DSP/Include/core_cm4.h ****     #endif
 134:../../CMSIS/DSP/Include/core_cm4.h ****   #else
 135:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_USED         0
 136:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 137:../../CMSIS/DSP/Include/core_cm4.h **** 
 138:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 139:../../CMSIS/DSP/Include/core_cm4.h ****   #if defined __ARMVFP__
 140:../../CMSIS/DSP/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 141:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       1
 142:../../CMSIS/DSP/Include/core_cm4.h ****     #else
 143:../../CMSIS/DSP/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 144:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       0
 145:../../CMSIS/DSP/Include/core_cm4.h ****     #endif
 146:../../CMSIS/DSP/Include/core_cm4.h ****   #else
 147:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_USED         0
 148:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 149:../../CMSIS/DSP/Include/core_cm4.h **** 
 150:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 151:../../CMSIS/DSP/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 152:../../CMSIS/DSP/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 153:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       1
 154:../../CMSIS/DSP/Include/core_cm4.h ****     #else
 155:../../CMSIS/DSP/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 156:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       0
 157:../../CMSIS/DSP/Include/core_cm4.h ****     #endif
 158:../../CMSIS/DSP/Include/core_cm4.h ****   #else
 159:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_USED         0
 160:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 161:../../CMSIS/DSP/Include/core_cm4.h **** 
 162:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 163:../../CMSIS/DSP/Include/core_cm4.h ****   #if defined __FPU_VFP__
 164:../../CMSIS/DSP/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 165:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       1
 166:../../CMSIS/DSP/Include/core_cm4.h ****     #else
 167:../../CMSIS/DSP/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 168:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       0
 169:../../CMSIS/DSP/Include/core_cm4.h ****     #endif
 170:../../CMSIS/DSP/Include/core_cm4.h ****   #else
 171:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_USED         0
 172:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 173:../../CMSIS/DSP/Include/core_cm4.h **** 
 174:../../CMSIS/DSP/Include/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 175:../../CMSIS/DSP/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 176:../../CMSIS/DSP/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 177:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       1
 178:../../CMSIS/DSP/Include/core_cm4.h ****     #else
 179:../../CMSIS/DSP/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 180:../../CMSIS/DSP/Include/core_cm4.h ****       #define __FPU_USED       0
 181:../../CMSIS/DSP/Include/core_cm4.h ****     #endif
 182:../../CMSIS/DSP/Include/core_cm4.h ****   #else
 183:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_USED         0
 184:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 185:../../CMSIS/DSP/Include/core_cm4.h **** #endif
 186:../../CMSIS/DSP/Include/core_cm4.h **** 
 187:../../CMSIS/DSP/Include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 188:../../CMSIS/DSP/Include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 189:../../CMSIS/DSP/Include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 190:../../CMSIS/DSP/Include/core_cm4.h **** #include <core_cmSimd.h>                 /* Compiler specific SIMD Intrinsics               */
 191:../../CMSIS/DSP/Include/core_cm4.h **** 
 192:../../CMSIS/DSP/Include/core_cm4.h **** #ifdef __cplusplus
 193:../../CMSIS/DSP/Include/core_cm4.h **** }
 194:../../CMSIS/DSP/Include/core_cm4.h **** #endif
 195:../../CMSIS/DSP/Include/core_cm4.h **** 
 196:../../CMSIS/DSP/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 197:../../CMSIS/DSP/Include/core_cm4.h **** 
 198:../../CMSIS/DSP/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 199:../../CMSIS/DSP/Include/core_cm4.h **** 
 200:../../CMSIS/DSP/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 201:../../CMSIS/DSP/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 202:../../CMSIS/DSP/Include/core_cm4.h **** 
 203:../../CMSIS/DSP/Include/core_cm4.h **** #ifdef __cplusplus
 204:../../CMSIS/DSP/Include/core_cm4.h ****  extern "C" {
 205:../../CMSIS/DSP/Include/core_cm4.h **** #endif
 206:../../CMSIS/DSP/Include/core_cm4.h **** 
 207:../../CMSIS/DSP/Include/core_cm4.h **** /* check device defines and use defaults */
 208:../../CMSIS/DSP/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 209:../../CMSIS/DSP/Include/core_cm4.h ****   #ifndef __CM4_REV
 210:../../CMSIS/DSP/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 211:../../CMSIS/DSP/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 212:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 213:../../CMSIS/DSP/Include/core_cm4.h **** 
 214:../../CMSIS/DSP/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 215:../../CMSIS/DSP/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 216:../../CMSIS/DSP/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 217:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 218:../../CMSIS/DSP/Include/core_cm4.h **** 
 219:../../CMSIS/DSP/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 220:../../CMSIS/DSP/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 221:../../CMSIS/DSP/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 222:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 223:../../CMSIS/DSP/Include/core_cm4.h **** 
 224:../../CMSIS/DSP/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 225:../../CMSIS/DSP/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 226:../../CMSIS/DSP/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 227:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 228:../../CMSIS/DSP/Include/core_cm4.h **** 
 229:../../CMSIS/DSP/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 230:../../CMSIS/DSP/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 231:../../CMSIS/DSP/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 232:../../CMSIS/DSP/Include/core_cm4.h ****   #endif
 233:../../CMSIS/DSP/Include/core_cm4.h **** #endif
 234:../../CMSIS/DSP/Include/core_cm4.h **** 
 235:../../CMSIS/DSP/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 236:../../CMSIS/DSP/Include/core_cm4.h **** /**
 237:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 238:../../CMSIS/DSP/Include/core_cm4.h **** 
 239:../../CMSIS/DSP/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 240:../../CMSIS/DSP/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 241:../../CMSIS/DSP/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 242:../../CMSIS/DSP/Include/core_cm4.h **** */
 243:../../CMSIS/DSP/Include/core_cm4.h **** #ifdef __cplusplus
 244:../../CMSIS/DSP/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 245:../../CMSIS/DSP/Include/core_cm4.h **** #else
 246:../../CMSIS/DSP/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 247:../../CMSIS/DSP/Include/core_cm4.h **** #endif
 248:../../CMSIS/DSP/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 249:../../CMSIS/DSP/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 250:../../CMSIS/DSP/Include/core_cm4.h **** 
 251:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 252:../../CMSIS/DSP/Include/core_cm4.h **** 
 253:../../CMSIS/DSP/Include/core_cm4.h **** 
 254:../../CMSIS/DSP/Include/core_cm4.h **** 
 255:../../CMSIS/DSP/Include/core_cm4.h **** /*******************************************************************************
 256:../../CMSIS/DSP/Include/core_cm4.h ****  *                 Register Abstraction
 257:../../CMSIS/DSP/Include/core_cm4.h ****   Core Register contain:
 258:../../CMSIS/DSP/Include/core_cm4.h ****   - Core Register
 259:../../CMSIS/DSP/Include/core_cm4.h ****   - Core NVIC Register
 260:../../CMSIS/DSP/Include/core_cm4.h ****   - Core SCB Register
 261:../../CMSIS/DSP/Include/core_cm4.h ****   - Core SysTick Register
 262:../../CMSIS/DSP/Include/core_cm4.h ****   - Core Debug Register
 263:../../CMSIS/DSP/Include/core_cm4.h ****   - Core MPU Register
 264:../../CMSIS/DSP/Include/core_cm4.h ****   - Core FPU Register
 265:../../CMSIS/DSP/Include/core_cm4.h ****  ******************************************************************************/
 266:../../CMSIS/DSP/Include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 267:../../CMSIS/DSP/Include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 268:../../CMSIS/DSP/Include/core_cm4.h **** */
 269:../../CMSIS/DSP/Include/core_cm4.h **** 
 270:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 271:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 272:../../CMSIS/DSP/Include/core_cm4.h ****     \brief  Core Register type definitions.
 273:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 274:../../CMSIS/DSP/Include/core_cm4.h ****  */
 275:../../CMSIS/DSP/Include/core_cm4.h **** 
 276:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 277:../../CMSIS/DSP/Include/core_cm4.h ****  */
 278:../../CMSIS/DSP/Include/core_cm4.h **** typedef union
 279:../../CMSIS/DSP/Include/core_cm4.h **** {
 280:../../CMSIS/DSP/Include/core_cm4.h ****   struct
 281:../../CMSIS/DSP/Include/core_cm4.h ****   {
 282:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 283:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 284:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 285:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 286:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 287:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 288:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 289:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 290:../../CMSIS/DSP/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 291:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 292:../../CMSIS/DSP/Include/core_cm4.h **** } APSR_Type;
 293:../../CMSIS/DSP/Include/core_cm4.h **** 
 294:../../CMSIS/DSP/Include/core_cm4.h **** /* APSR Register Definitions */
 295:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 296:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 297:../../CMSIS/DSP/Include/core_cm4.h **** 
 298:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 299:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 300:../../CMSIS/DSP/Include/core_cm4.h **** 
 301:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 302:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 303:../../CMSIS/DSP/Include/core_cm4.h **** 
 304:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 305:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 306:../../CMSIS/DSP/Include/core_cm4.h **** 
 307:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 308:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 309:../../CMSIS/DSP/Include/core_cm4.h **** 
 310:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_GE_Pos                        16                                             /*!< APSR
 311:../../CMSIS/DSP/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 312:../../CMSIS/DSP/Include/core_cm4.h **** 
 313:../../CMSIS/DSP/Include/core_cm4.h **** 
 314:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 315:../../CMSIS/DSP/Include/core_cm4.h ****  */
 316:../../CMSIS/DSP/Include/core_cm4.h **** typedef union
 317:../../CMSIS/DSP/Include/core_cm4.h **** {
 318:../../CMSIS/DSP/Include/core_cm4.h ****   struct
 319:../../CMSIS/DSP/Include/core_cm4.h ****   {
 320:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 321:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 322:../../CMSIS/DSP/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 323:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 324:../../CMSIS/DSP/Include/core_cm4.h **** } IPSR_Type;
 325:../../CMSIS/DSP/Include/core_cm4.h **** 
 326:../../CMSIS/DSP/Include/core_cm4.h **** /* IPSR Register Definitions */
 327:../../CMSIS/DSP/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 328:../../CMSIS/DSP/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 329:../../CMSIS/DSP/Include/core_cm4.h **** 
 330:../../CMSIS/DSP/Include/core_cm4.h **** 
 331:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:../../CMSIS/DSP/Include/core_cm4.h ****  */
 333:../../CMSIS/DSP/Include/core_cm4.h **** typedef union
 334:../../CMSIS/DSP/Include/core_cm4.h **** {
 335:../../CMSIS/DSP/Include/core_cm4.h ****   struct
 336:../../CMSIS/DSP/Include/core_cm4.h ****   {
 337:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 338:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 339:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 340:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 341:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 342:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 343:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 344:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 345:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 346:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 347:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 348:../../CMSIS/DSP/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 349:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 350:../../CMSIS/DSP/Include/core_cm4.h **** } xPSR_Type;
 351:../../CMSIS/DSP/Include/core_cm4.h **** 
 352:../../CMSIS/DSP/Include/core_cm4.h **** /* xPSR Register Definitions */
 353:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 354:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 355:../../CMSIS/DSP/Include/core_cm4.h **** 
 356:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 357:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 358:../../CMSIS/DSP/Include/core_cm4.h **** 
 359:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 360:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 361:../../CMSIS/DSP/Include/core_cm4.h **** 
 362:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 363:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 364:../../CMSIS/DSP/Include/core_cm4.h **** 
 365:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 366:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 367:../../CMSIS/DSP/Include/core_cm4.h **** 
 368:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 369:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 370:../../CMSIS/DSP/Include/core_cm4.h **** 
 371:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 372:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 373:../../CMSIS/DSP/Include/core_cm4.h **** 
 374:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_GE_Pos                        16                                             /*!< xPSR
 375:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 376:../../CMSIS/DSP/Include/core_cm4.h **** 
 377:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 378:../../CMSIS/DSP/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 379:../../CMSIS/DSP/Include/core_cm4.h **** 
 380:../../CMSIS/DSP/Include/core_cm4.h **** 
 381:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 382:../../CMSIS/DSP/Include/core_cm4.h ****  */
 383:../../CMSIS/DSP/Include/core_cm4.h **** typedef union
 384:../../CMSIS/DSP/Include/core_cm4.h **** {
 385:../../CMSIS/DSP/Include/core_cm4.h ****   struct
 386:../../CMSIS/DSP/Include/core_cm4.h ****   {
 387:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 388:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 389:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 390:../../CMSIS/DSP/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 391:../../CMSIS/DSP/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 392:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 393:../../CMSIS/DSP/Include/core_cm4.h **** } CONTROL_Type;
 394:../../CMSIS/DSP/Include/core_cm4.h **** 
 395:../../CMSIS/DSP/Include/core_cm4.h **** /* CONTROL Register Definitions */
 396:../../CMSIS/DSP/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2                                             /*!< CONT
 397:../../CMSIS/DSP/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 398:../../CMSIS/DSP/Include/core_cm4.h **** 
 399:../../CMSIS/DSP/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 400:../../CMSIS/DSP/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 401:../../CMSIS/DSP/Include/core_cm4.h **** 
 402:../../CMSIS/DSP/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 403:../../CMSIS/DSP/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 404:../../CMSIS/DSP/Include/core_cm4.h **** 
 405:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 406:../../CMSIS/DSP/Include/core_cm4.h **** 
 407:../../CMSIS/DSP/Include/core_cm4.h **** 
 408:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 409:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 410:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 411:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 412:../../CMSIS/DSP/Include/core_cm4.h ****  */
 413:../../CMSIS/DSP/Include/core_cm4.h **** 
 414:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 415:../../CMSIS/DSP/Include/core_cm4.h ****  */
 416:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
 417:../../CMSIS/DSP/Include/core_cm4.h **** {
 418:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 419:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 420:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 421:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 422:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 423:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 424:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 425:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 426:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 427:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 428:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 429:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 430:../../CMSIS/DSP/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 431:../../CMSIS/DSP/Include/core_cm4.h **** }  NVIC_Type;
 432:../../CMSIS/DSP/Include/core_cm4.h **** 
 433:../../CMSIS/DSP/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 434:../../CMSIS/DSP/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 435:../../CMSIS/DSP/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 436:../../CMSIS/DSP/Include/core_cm4.h **** 
 437:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 438:../../CMSIS/DSP/Include/core_cm4.h **** 
 439:../../CMSIS/DSP/Include/core_cm4.h **** 
 440:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 441:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 442:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 443:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 444:../../CMSIS/DSP/Include/core_cm4.h ****  */
 445:../../CMSIS/DSP/Include/core_cm4.h **** 
 446:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 447:../../CMSIS/DSP/Include/core_cm4.h ****  */
 448:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
 449:../../CMSIS/DSP/Include/core_cm4.h **** {
 450:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 451:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 452:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 453:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 454:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 455:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 456:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 457:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 458:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 459:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 460:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 461:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 462:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 463:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 464:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 465:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 466:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 467:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 468:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 469:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 470:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 471:../../CMSIS/DSP/Include/core_cm4.h **** } SCB_Type;
 472:../../CMSIS/DSP/Include/core_cm4.h **** 
 473:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 474:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 475:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 476:../../CMSIS/DSP/Include/core_cm4.h **** 
 477:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 478:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 479:../../CMSIS/DSP/Include/core_cm4.h **** 
 480:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 481:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 482:../../CMSIS/DSP/Include/core_cm4.h **** 
 483:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 484:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 485:../../CMSIS/DSP/Include/core_cm4.h **** 
 486:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 487:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 488:../../CMSIS/DSP/Include/core_cm4.h **** 
 489:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 490:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 491:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 492:../../CMSIS/DSP/Include/core_cm4.h **** 
 493:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 494:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 495:../../CMSIS/DSP/Include/core_cm4.h **** 
 496:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 497:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 498:../../CMSIS/DSP/Include/core_cm4.h **** 
 499:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 500:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 501:../../CMSIS/DSP/Include/core_cm4.h **** 
 502:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 503:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 504:../../CMSIS/DSP/Include/core_cm4.h **** 
 505:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 506:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 507:../../CMSIS/DSP/Include/core_cm4.h **** 
 508:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 509:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 510:../../CMSIS/DSP/Include/core_cm4.h **** 
 511:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 512:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 513:../../CMSIS/DSP/Include/core_cm4.h **** 
 514:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 515:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 516:../../CMSIS/DSP/Include/core_cm4.h **** 
 517:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 518:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 519:../../CMSIS/DSP/Include/core_cm4.h **** 
 520:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 521:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 522:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 523:../../CMSIS/DSP/Include/core_cm4.h **** 
 524:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 525:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 526:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 527:../../CMSIS/DSP/Include/core_cm4.h **** 
 528:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 529:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 530:../../CMSIS/DSP/Include/core_cm4.h **** 
 531:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 532:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 533:../../CMSIS/DSP/Include/core_cm4.h **** 
 534:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 535:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 536:../../CMSIS/DSP/Include/core_cm4.h **** 
 537:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 538:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 539:../../CMSIS/DSP/Include/core_cm4.h **** 
 540:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 541:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 542:../../CMSIS/DSP/Include/core_cm4.h **** 
 543:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 544:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 545:../../CMSIS/DSP/Include/core_cm4.h **** 
 546:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 547:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 548:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 549:../../CMSIS/DSP/Include/core_cm4.h **** 
 550:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 551:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 552:../../CMSIS/DSP/Include/core_cm4.h **** 
 553:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 554:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 555:../../CMSIS/DSP/Include/core_cm4.h **** 
 556:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 557:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 558:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 559:../../CMSIS/DSP/Include/core_cm4.h **** 
 560:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 561:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 562:../../CMSIS/DSP/Include/core_cm4.h **** 
 563:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 564:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 565:../../CMSIS/DSP/Include/core_cm4.h **** 
 566:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 567:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 568:../../CMSIS/DSP/Include/core_cm4.h **** 
 569:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 570:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 571:../../CMSIS/DSP/Include/core_cm4.h **** 
 572:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 573:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 574:../../CMSIS/DSP/Include/core_cm4.h **** 
 575:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 576:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 577:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 578:../../CMSIS/DSP/Include/core_cm4.h **** 
 579:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 580:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 581:../../CMSIS/DSP/Include/core_cm4.h **** 
 582:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 583:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 584:../../CMSIS/DSP/Include/core_cm4.h **** 
 585:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 586:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 587:../../CMSIS/DSP/Include/core_cm4.h **** 
 588:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 589:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 590:../../CMSIS/DSP/Include/core_cm4.h **** 
 591:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 592:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 593:../../CMSIS/DSP/Include/core_cm4.h **** 
 594:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 595:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 596:../../CMSIS/DSP/Include/core_cm4.h **** 
 597:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 598:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 599:../../CMSIS/DSP/Include/core_cm4.h **** 
 600:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 601:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 602:../../CMSIS/DSP/Include/core_cm4.h **** 
 603:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 604:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 605:../../CMSIS/DSP/Include/core_cm4.h **** 
 606:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 607:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 608:../../CMSIS/DSP/Include/core_cm4.h **** 
 609:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 610:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 611:../../CMSIS/DSP/Include/core_cm4.h **** 
 612:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 613:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 614:../../CMSIS/DSP/Include/core_cm4.h **** 
 615:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 616:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 617:../../CMSIS/DSP/Include/core_cm4.h **** 
 618:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 619:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 620:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 621:../../CMSIS/DSP/Include/core_cm4.h **** 
 622:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 623:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 624:../../CMSIS/DSP/Include/core_cm4.h **** 
 625:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 626:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 627:../../CMSIS/DSP/Include/core_cm4.h **** 
 628:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 629:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 630:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 631:../../CMSIS/DSP/Include/core_cm4.h **** 
 632:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 633:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 634:../../CMSIS/DSP/Include/core_cm4.h **** 
 635:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 636:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 637:../../CMSIS/DSP/Include/core_cm4.h **** 
 638:../../CMSIS/DSP/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 639:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 640:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 641:../../CMSIS/DSP/Include/core_cm4.h **** 
 642:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 643:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 644:../../CMSIS/DSP/Include/core_cm4.h **** 
 645:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 646:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 647:../../CMSIS/DSP/Include/core_cm4.h **** 
 648:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 649:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 650:../../CMSIS/DSP/Include/core_cm4.h **** 
 651:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 652:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 653:../../CMSIS/DSP/Include/core_cm4.h **** 
 654:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 655:../../CMSIS/DSP/Include/core_cm4.h **** 
 656:../../CMSIS/DSP/Include/core_cm4.h **** 
 657:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 658:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 659:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 660:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 661:../../CMSIS/DSP/Include/core_cm4.h ****  */
 662:../../CMSIS/DSP/Include/core_cm4.h **** 
 663:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 664:../../CMSIS/DSP/Include/core_cm4.h ****  */
 665:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
 666:../../CMSIS/DSP/Include/core_cm4.h **** {
 667:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 668:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 669:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 670:../../CMSIS/DSP/Include/core_cm4.h **** } SCnSCB_Type;
 671:../../CMSIS/DSP/Include/core_cm4.h **** 
 672:../../CMSIS/DSP/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 673:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 674:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 675:../../CMSIS/DSP/Include/core_cm4.h **** 
 676:../../CMSIS/DSP/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 677:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 678:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 679:../../CMSIS/DSP/Include/core_cm4.h **** 
 680:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 681:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 682:../../CMSIS/DSP/Include/core_cm4.h **** 
 683:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 684:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 685:../../CMSIS/DSP/Include/core_cm4.h **** 
 686:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 687:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 688:../../CMSIS/DSP/Include/core_cm4.h **** 
 689:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 690:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 691:../../CMSIS/DSP/Include/core_cm4.h **** 
 692:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 693:../../CMSIS/DSP/Include/core_cm4.h **** 
 694:../../CMSIS/DSP/Include/core_cm4.h **** 
 695:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 696:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 697:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 698:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 699:../../CMSIS/DSP/Include/core_cm4.h ****  */
 700:../../CMSIS/DSP/Include/core_cm4.h **** 
 701:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 702:../../CMSIS/DSP/Include/core_cm4.h ****  */
 703:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
 704:../../CMSIS/DSP/Include/core_cm4.h **** {
 705:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 706:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 707:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 708:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 709:../../CMSIS/DSP/Include/core_cm4.h **** } SysTick_Type;
 710:../../CMSIS/DSP/Include/core_cm4.h **** 
 711:../../CMSIS/DSP/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 712:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 713:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 714:../../CMSIS/DSP/Include/core_cm4.h **** 
 715:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 716:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 717:../../CMSIS/DSP/Include/core_cm4.h **** 
 718:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 719:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 720:../../CMSIS/DSP/Include/core_cm4.h **** 
 721:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 722:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 723:../../CMSIS/DSP/Include/core_cm4.h **** 
 724:../../CMSIS/DSP/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 725:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 726:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 727:../../CMSIS/DSP/Include/core_cm4.h **** 
 728:../../CMSIS/DSP/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 729:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 730:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 731:../../CMSIS/DSP/Include/core_cm4.h **** 
 732:../../CMSIS/DSP/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 733:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 734:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 735:../../CMSIS/DSP/Include/core_cm4.h **** 
 736:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 737:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 738:../../CMSIS/DSP/Include/core_cm4.h **** 
 739:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 740:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 741:../../CMSIS/DSP/Include/core_cm4.h **** 
 742:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 743:../../CMSIS/DSP/Include/core_cm4.h **** 
 744:../../CMSIS/DSP/Include/core_cm4.h **** 
 745:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 746:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 747:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 748:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 749:../../CMSIS/DSP/Include/core_cm4.h ****  */
 750:../../CMSIS/DSP/Include/core_cm4.h **** 
 751:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 752:../../CMSIS/DSP/Include/core_cm4.h ****  */
 753:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
 754:../../CMSIS/DSP/Include/core_cm4.h **** {
 755:../../CMSIS/DSP/Include/core_cm4.h ****   __O  union
 756:../../CMSIS/DSP/Include/core_cm4.h ****   {
 757:../../CMSIS/DSP/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 758:../../CMSIS/DSP/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 759:../../CMSIS/DSP/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 760:../../CMSIS/DSP/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 761:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 762:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 763:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 764:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 765:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 766:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 767:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED3[29];
 768:../../CMSIS/DSP/Include/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 769:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 770:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 771:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED4[43];
 772:../../CMSIS/DSP/Include/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 773:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 774:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED5[6];
 775:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 776:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 777:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 778:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 779:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 780:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 781:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 782:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 783:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 784:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 785:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 786:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 787:../../CMSIS/DSP/Include/core_cm4.h **** } ITM_Type;
 788:../../CMSIS/DSP/Include/core_cm4.h **** 
 789:../../CMSIS/DSP/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 790:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 791:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 792:../../CMSIS/DSP/Include/core_cm4.h **** 
 793:../../CMSIS/DSP/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 794:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 795:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 796:../../CMSIS/DSP/Include/core_cm4.h **** 
 797:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 798:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 799:../../CMSIS/DSP/Include/core_cm4.h **** 
 800:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 801:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 802:../../CMSIS/DSP/Include/core_cm4.h **** 
 803:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 804:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 805:../../CMSIS/DSP/Include/core_cm4.h **** 
 806:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 807:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 808:../../CMSIS/DSP/Include/core_cm4.h **** 
 809:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 810:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 811:../../CMSIS/DSP/Include/core_cm4.h **** 
 812:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 813:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 814:../../CMSIS/DSP/Include/core_cm4.h **** 
 815:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 816:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 817:../../CMSIS/DSP/Include/core_cm4.h **** 
 818:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 819:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 820:../../CMSIS/DSP/Include/core_cm4.h **** 
 821:../../CMSIS/DSP/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 822:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 823:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 824:../../CMSIS/DSP/Include/core_cm4.h **** 
 825:../../CMSIS/DSP/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 826:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 827:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 828:../../CMSIS/DSP/Include/core_cm4.h **** 
 829:../../CMSIS/DSP/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 830:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 831:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 832:../../CMSIS/DSP/Include/core_cm4.h **** 
 833:../../CMSIS/DSP/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 834:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 835:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 836:../../CMSIS/DSP/Include/core_cm4.h **** 
 837:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 838:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 839:../../CMSIS/DSP/Include/core_cm4.h **** 
 840:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 841:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 842:../../CMSIS/DSP/Include/core_cm4.h **** 
 843:../../CMSIS/DSP/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 844:../../CMSIS/DSP/Include/core_cm4.h **** 
 845:../../CMSIS/DSP/Include/core_cm4.h **** 
 846:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 848:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 849:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 850:../../CMSIS/DSP/Include/core_cm4.h ****  */
 851:../../CMSIS/DSP/Include/core_cm4.h **** 
 852:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 853:../../CMSIS/DSP/Include/core_cm4.h ****  */
 854:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
 855:../../CMSIS/DSP/Include/core_cm4.h **** {
 856:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 857:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 858:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 859:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 860:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 861:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 862:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 863:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 864:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 865:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 866:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 867:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 868:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 869:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 870:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 871:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED1[1];
 872:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 873:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 874:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 875:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED2[1];
 876:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 877:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 878:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 879:../../CMSIS/DSP/Include/core_cm4.h **** } DWT_Type;
 880:../../CMSIS/DSP/Include/core_cm4.h **** 
 881:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT Control Register Definitions */
 882:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 883:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 884:../../CMSIS/DSP/Include/core_cm4.h **** 
 885:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 886:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 887:../../CMSIS/DSP/Include/core_cm4.h **** 
 888:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 889:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 890:../../CMSIS/DSP/Include/core_cm4.h **** 
 891:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 892:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 893:../../CMSIS/DSP/Include/core_cm4.h **** 
 894:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 895:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 896:../../CMSIS/DSP/Include/core_cm4.h **** 
 897:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 898:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 899:../../CMSIS/DSP/Include/core_cm4.h **** 
 900:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 901:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 902:../../CMSIS/DSP/Include/core_cm4.h **** 
 903:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 904:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 905:../../CMSIS/DSP/Include/core_cm4.h **** 
 906:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 907:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 908:../../CMSIS/DSP/Include/core_cm4.h **** 
 909:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 910:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 911:../../CMSIS/DSP/Include/core_cm4.h **** 
 912:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 913:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 914:../../CMSIS/DSP/Include/core_cm4.h **** 
 915:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 916:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 917:../../CMSIS/DSP/Include/core_cm4.h **** 
 918:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 919:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 920:../../CMSIS/DSP/Include/core_cm4.h **** 
 921:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 922:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 923:../../CMSIS/DSP/Include/core_cm4.h **** 
 924:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 925:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 926:../../CMSIS/DSP/Include/core_cm4.h **** 
 927:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 928:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 929:../../CMSIS/DSP/Include/core_cm4.h **** 
 930:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 931:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 932:../../CMSIS/DSP/Include/core_cm4.h **** 
 933:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 934:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 935:../../CMSIS/DSP/Include/core_cm4.h **** 
 936:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 937:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 938:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 939:../../CMSIS/DSP/Include/core_cm4.h **** 
 940:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 941:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 942:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 943:../../CMSIS/DSP/Include/core_cm4.h **** 
 944:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 945:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 946:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 947:../../CMSIS/DSP/Include/core_cm4.h **** 
 948:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 949:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 950:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 951:../../CMSIS/DSP/Include/core_cm4.h **** 
 952:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 953:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 954:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 955:../../CMSIS/DSP/Include/core_cm4.h **** 
 956:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 957:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 958:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 959:../../CMSIS/DSP/Include/core_cm4.h **** 
 960:../../CMSIS/DSP/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 961:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 962:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 963:../../CMSIS/DSP/Include/core_cm4.h **** 
 964:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 965:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 966:../../CMSIS/DSP/Include/core_cm4.h **** 
 967:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 968:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 969:../../CMSIS/DSP/Include/core_cm4.h **** 
 970:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 971:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 972:../../CMSIS/DSP/Include/core_cm4.h **** 
 973:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 974:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 975:../../CMSIS/DSP/Include/core_cm4.h **** 
 976:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 977:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 978:../../CMSIS/DSP/Include/core_cm4.h **** 
 979:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 980:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 981:../../CMSIS/DSP/Include/core_cm4.h **** 
 982:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 983:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 984:../../CMSIS/DSP/Include/core_cm4.h **** 
 985:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 986:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 987:../../CMSIS/DSP/Include/core_cm4.h **** 
 988:../../CMSIS/DSP/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 989:../../CMSIS/DSP/Include/core_cm4.h **** 
 990:../../CMSIS/DSP/Include/core_cm4.h **** 
 991:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 992:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 993:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 994:../../CMSIS/DSP/Include/core_cm4.h ****   @{
 995:../../CMSIS/DSP/Include/core_cm4.h ****  */
 996:../../CMSIS/DSP/Include/core_cm4.h **** 
 997:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 998:../../CMSIS/DSP/Include/core_cm4.h ****  */
 999:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
1000:../../CMSIS/DSP/Include/core_cm4.h **** {
1001:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1002:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1003:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[2];
1004:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1005:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED1[55];
1006:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1007:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED2[131];
1008:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1009:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1010:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1011:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED3[759];
1012:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1013:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1014:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1015:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED4[1];
1016:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1017:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1018:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1019:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED5[39];
1020:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1021:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1022:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED7[8];
1023:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1024:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1025:../../CMSIS/DSP/Include/core_cm4.h **** } TPI_Type;
1026:../../CMSIS/DSP/Include/core_cm4.h **** 
1027:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1028:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
1029:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1030:../../CMSIS/DSP/Include/core_cm4.h **** 
1031:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1032:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
1033:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1034:../../CMSIS/DSP/Include/core_cm4.h **** 
1035:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1036:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
1037:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1038:../../CMSIS/DSP/Include/core_cm4.h **** 
1039:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
1040:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1041:../../CMSIS/DSP/Include/core_cm4.h **** 
1042:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
1043:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1044:../../CMSIS/DSP/Include/core_cm4.h **** 
1045:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
1046:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1047:../../CMSIS/DSP/Include/core_cm4.h **** 
1048:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1049:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
1050:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1051:../../CMSIS/DSP/Include/core_cm4.h **** 
1052:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
1053:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1054:../../CMSIS/DSP/Include/core_cm4.h **** 
1055:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1056:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1057:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1058:../../CMSIS/DSP/Include/core_cm4.h **** 
1059:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1060:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1061:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1062:../../CMSIS/DSP/Include/core_cm4.h **** 
1063:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1064:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1065:../../CMSIS/DSP/Include/core_cm4.h **** 
1066:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1067:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1068:../../CMSIS/DSP/Include/core_cm4.h **** 
1069:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1070:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1071:../../CMSIS/DSP/Include/core_cm4.h **** 
1072:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1073:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1074:../../CMSIS/DSP/Include/core_cm4.h **** 
1075:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1076:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1077:../../CMSIS/DSP/Include/core_cm4.h **** 
1078:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1079:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1080:../../CMSIS/DSP/Include/core_cm4.h **** 
1081:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1082:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1083:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1084:../../CMSIS/DSP/Include/core_cm4.h **** 
1085:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1087:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:../../CMSIS/DSP/Include/core_cm4.h **** 
1089:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1090:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:../../CMSIS/DSP/Include/core_cm4.h **** 
1092:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1093:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:../../CMSIS/DSP/Include/core_cm4.h **** 
1095:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1096:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:../../CMSIS/DSP/Include/core_cm4.h **** 
1098:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1099:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:../../CMSIS/DSP/Include/core_cm4.h **** 
1101:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1102:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:../../CMSIS/DSP/Include/core_cm4.h **** 
1104:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1105:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:../../CMSIS/DSP/Include/core_cm4.h **** 
1107:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1108:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1109:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1110:../../CMSIS/DSP/Include/core_cm4.h **** 
1111:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1112:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1113:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1114:../../CMSIS/DSP/Include/core_cm4.h **** 
1115:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1116:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1117:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1118:../../CMSIS/DSP/Include/core_cm4.h **** 
1119:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1120:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1121:../../CMSIS/DSP/Include/core_cm4.h **** 
1122:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1123:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1124:../../CMSIS/DSP/Include/core_cm4.h **** 
1125:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1126:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1127:../../CMSIS/DSP/Include/core_cm4.h **** 
1128:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1129:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1130:../../CMSIS/DSP/Include/core_cm4.h **** 
1131:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1132:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1133:../../CMSIS/DSP/Include/core_cm4.h **** 
1134:../../CMSIS/DSP/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1135:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1136:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1137:../../CMSIS/DSP/Include/core_cm4.h **** 
1138:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1139:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:../../CMSIS/DSP/Include/core_cm4.h **** 
1141:../../CMSIS/DSP/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1142:../../CMSIS/DSP/Include/core_cm4.h **** 
1143:../../CMSIS/DSP/Include/core_cm4.h **** 
1144:../../CMSIS/DSP/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1145:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1146:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1147:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1148:../../CMSIS/DSP/Include/core_cm4.h ****   @{
1149:../../CMSIS/DSP/Include/core_cm4.h ****  */
1150:../../CMSIS/DSP/Include/core_cm4.h **** 
1151:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1152:../../CMSIS/DSP/Include/core_cm4.h ****  */
1153:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
1154:../../CMSIS/DSP/Include/core_cm4.h **** {
1155:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1156:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1157:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1158:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1159:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1160:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1161:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1162:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1163:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1164:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1165:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1166:../../CMSIS/DSP/Include/core_cm4.h **** } MPU_Type;
1167:../../CMSIS/DSP/Include/core_cm4.h **** 
1168:../../CMSIS/DSP/Include/core_cm4.h **** /* MPU Type Register */
1169:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1170:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1171:../../CMSIS/DSP/Include/core_cm4.h **** 
1172:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1173:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1174:../../CMSIS/DSP/Include/core_cm4.h **** 
1175:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1176:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1177:../../CMSIS/DSP/Include/core_cm4.h **** 
1178:../../CMSIS/DSP/Include/core_cm4.h **** /* MPU Control Register */
1179:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1180:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1181:../../CMSIS/DSP/Include/core_cm4.h **** 
1182:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1183:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1184:../../CMSIS/DSP/Include/core_cm4.h **** 
1185:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1186:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1187:../../CMSIS/DSP/Include/core_cm4.h **** 
1188:../../CMSIS/DSP/Include/core_cm4.h **** /* MPU Region Number Register */
1189:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1190:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1191:../../CMSIS/DSP/Include/core_cm4.h **** 
1192:../../CMSIS/DSP/Include/core_cm4.h **** /* MPU Region Base Address Register */
1193:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1194:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1195:../../CMSIS/DSP/Include/core_cm4.h **** 
1196:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1197:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1198:../../CMSIS/DSP/Include/core_cm4.h **** 
1199:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1200:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1201:../../CMSIS/DSP/Include/core_cm4.h **** 
1202:../../CMSIS/DSP/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1203:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1204:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1205:../../CMSIS/DSP/Include/core_cm4.h **** 
1206:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1207:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1208:../../CMSIS/DSP/Include/core_cm4.h **** 
1209:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1210:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1211:../../CMSIS/DSP/Include/core_cm4.h **** 
1212:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1213:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1214:../../CMSIS/DSP/Include/core_cm4.h **** 
1215:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1216:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1217:../../CMSIS/DSP/Include/core_cm4.h **** 
1218:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1219:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1220:../../CMSIS/DSP/Include/core_cm4.h **** 
1221:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1222:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1223:../../CMSIS/DSP/Include/core_cm4.h **** 
1224:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1225:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1226:../../CMSIS/DSP/Include/core_cm4.h **** 
1227:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1228:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1229:../../CMSIS/DSP/Include/core_cm4.h **** 
1230:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1231:../../CMSIS/DSP/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1232:../../CMSIS/DSP/Include/core_cm4.h **** 
1233:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1234:../../CMSIS/DSP/Include/core_cm4.h **** #endif
1235:../../CMSIS/DSP/Include/core_cm4.h **** 
1236:../../CMSIS/DSP/Include/core_cm4.h **** 
1237:../../CMSIS/DSP/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1238:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1239:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1240:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1241:../../CMSIS/DSP/Include/core_cm4.h ****   @{
1242:../../CMSIS/DSP/Include/core_cm4.h ****  */
1243:../../CMSIS/DSP/Include/core_cm4.h **** 
1244:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1245:../../CMSIS/DSP/Include/core_cm4.h ****  */
1246:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
1247:../../CMSIS/DSP/Include/core_cm4.h **** {
1248:../../CMSIS/DSP/Include/core_cm4.h ****        uint32_t RESERVED0[1];
1249:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1250:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1251:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1252:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1253:../../CMSIS/DSP/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1254:../../CMSIS/DSP/Include/core_cm4.h **** } FPU_Type;
1255:../../CMSIS/DSP/Include/core_cm4.h **** 
1256:../../CMSIS/DSP/Include/core_cm4.h **** /* Floating-Point Context Control Register */
1257:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1258:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1259:../../CMSIS/DSP/Include/core_cm4.h **** 
1260:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1261:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1262:../../CMSIS/DSP/Include/core_cm4.h **** 
1263:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1264:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1265:../../CMSIS/DSP/Include/core_cm4.h **** 
1266:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1267:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1268:../../CMSIS/DSP/Include/core_cm4.h **** 
1269:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1270:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1271:../../CMSIS/DSP/Include/core_cm4.h **** 
1272:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1273:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1274:../../CMSIS/DSP/Include/core_cm4.h **** 
1275:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1276:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1277:../../CMSIS/DSP/Include/core_cm4.h **** 
1278:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1279:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1280:../../CMSIS/DSP/Include/core_cm4.h **** 
1281:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1282:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1283:../../CMSIS/DSP/Include/core_cm4.h **** 
1284:../../CMSIS/DSP/Include/core_cm4.h **** /* Floating-Point Context Address Register */
1285:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1286:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1287:../../CMSIS/DSP/Include/core_cm4.h **** 
1288:../../CMSIS/DSP/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1289:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1290:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1291:../../CMSIS/DSP/Include/core_cm4.h **** 
1292:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1293:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1294:../../CMSIS/DSP/Include/core_cm4.h **** 
1295:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1296:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1297:../../CMSIS/DSP/Include/core_cm4.h **** 
1298:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1299:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1300:../../CMSIS/DSP/Include/core_cm4.h **** 
1301:../../CMSIS/DSP/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
1302:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1303:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1304:../../CMSIS/DSP/Include/core_cm4.h **** 
1305:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1306:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1307:../../CMSIS/DSP/Include/core_cm4.h **** 
1308:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1309:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1310:../../CMSIS/DSP/Include/core_cm4.h **** 
1311:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1312:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1313:../../CMSIS/DSP/Include/core_cm4.h **** 
1314:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1315:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1316:../../CMSIS/DSP/Include/core_cm4.h **** 
1317:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1318:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1319:../../CMSIS/DSP/Include/core_cm4.h **** 
1320:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1321:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1322:../../CMSIS/DSP/Include/core_cm4.h **** 
1323:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1324:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1325:../../CMSIS/DSP/Include/core_cm4.h **** 
1326:../../CMSIS/DSP/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
1327:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1328:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1329:../../CMSIS/DSP/Include/core_cm4.h **** 
1330:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1331:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1332:../../CMSIS/DSP/Include/core_cm4.h **** 
1333:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1334:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1335:../../CMSIS/DSP/Include/core_cm4.h **** 
1336:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1337:../../CMSIS/DSP/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1338:../../CMSIS/DSP/Include/core_cm4.h **** 
1339:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1340:../../CMSIS/DSP/Include/core_cm4.h **** #endif
1341:../../CMSIS/DSP/Include/core_cm4.h **** 
1342:../../CMSIS/DSP/Include/core_cm4.h **** 
1343:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1344:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1345:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1346:../../CMSIS/DSP/Include/core_cm4.h ****   @{
1347:../../CMSIS/DSP/Include/core_cm4.h ****  */
1348:../../CMSIS/DSP/Include/core_cm4.h **** 
1349:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1350:../../CMSIS/DSP/Include/core_cm4.h ****  */
1351:../../CMSIS/DSP/Include/core_cm4.h **** typedef struct
1352:../../CMSIS/DSP/Include/core_cm4.h **** {
1353:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1354:../../CMSIS/DSP/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1355:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1356:../../CMSIS/DSP/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1357:../../CMSIS/DSP/Include/core_cm4.h **** } CoreDebug_Type;
1358:../../CMSIS/DSP/Include/core_cm4.h **** 
1359:../../CMSIS/DSP/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
1360:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1361:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1362:../../CMSIS/DSP/Include/core_cm4.h **** 
1363:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1364:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1365:../../CMSIS/DSP/Include/core_cm4.h **** 
1366:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1367:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1368:../../CMSIS/DSP/Include/core_cm4.h **** 
1369:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1370:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1371:../../CMSIS/DSP/Include/core_cm4.h **** 
1372:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1373:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1374:../../CMSIS/DSP/Include/core_cm4.h **** 
1375:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1376:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1377:../../CMSIS/DSP/Include/core_cm4.h **** 
1378:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1379:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1380:../../CMSIS/DSP/Include/core_cm4.h **** 
1381:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1382:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1383:../../CMSIS/DSP/Include/core_cm4.h **** 
1384:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1385:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1386:../../CMSIS/DSP/Include/core_cm4.h **** 
1387:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1388:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1389:../../CMSIS/DSP/Include/core_cm4.h **** 
1390:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1391:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1392:../../CMSIS/DSP/Include/core_cm4.h **** 
1393:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1394:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1395:../../CMSIS/DSP/Include/core_cm4.h **** 
1396:../../CMSIS/DSP/Include/core_cm4.h **** /* Debug Core Register Selector Register */
1397:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1398:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1399:../../CMSIS/DSP/Include/core_cm4.h **** 
1400:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1401:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1402:../../CMSIS/DSP/Include/core_cm4.h **** 
1403:../../CMSIS/DSP/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1404:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1405:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1406:../../CMSIS/DSP/Include/core_cm4.h **** 
1407:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1408:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1409:../../CMSIS/DSP/Include/core_cm4.h **** 
1410:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1411:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1412:../../CMSIS/DSP/Include/core_cm4.h **** 
1413:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1414:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1415:../../CMSIS/DSP/Include/core_cm4.h **** 
1416:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1417:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1418:../../CMSIS/DSP/Include/core_cm4.h **** 
1419:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1420:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1421:../../CMSIS/DSP/Include/core_cm4.h **** 
1422:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1423:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1424:../../CMSIS/DSP/Include/core_cm4.h **** 
1425:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1426:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1427:../../CMSIS/DSP/Include/core_cm4.h **** 
1428:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1429:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1430:../../CMSIS/DSP/Include/core_cm4.h **** 
1431:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1432:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1433:../../CMSIS/DSP/Include/core_cm4.h **** 
1434:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1435:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1436:../../CMSIS/DSP/Include/core_cm4.h **** 
1437:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1438:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1439:../../CMSIS/DSP/Include/core_cm4.h **** 
1440:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1441:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1442:../../CMSIS/DSP/Include/core_cm4.h **** 
1443:../../CMSIS/DSP/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1444:../../CMSIS/DSP/Include/core_cm4.h **** 
1445:../../CMSIS/DSP/Include/core_cm4.h **** 
1446:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1447:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1448:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1449:../../CMSIS/DSP/Include/core_cm4.h ****   @{
1450:../../CMSIS/DSP/Include/core_cm4.h ****  */
1451:../../CMSIS/DSP/Include/core_cm4.h **** 
1452:../../CMSIS/DSP/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1453:../../CMSIS/DSP/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1454:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1455:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1456:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1457:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1458:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1459:../../CMSIS/DSP/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1460:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1461:../../CMSIS/DSP/Include/core_cm4.h **** 
1462:../../CMSIS/DSP/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1463:../../CMSIS/DSP/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1464:../../CMSIS/DSP/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1465:../../CMSIS/DSP/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1466:../../CMSIS/DSP/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1467:../../CMSIS/DSP/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1468:../../CMSIS/DSP/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1469:../../CMSIS/DSP/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1470:../../CMSIS/DSP/Include/core_cm4.h **** 
1471:../../CMSIS/DSP/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1472:../../CMSIS/DSP/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1473:../../CMSIS/DSP/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1474:../../CMSIS/DSP/Include/core_cm4.h **** #endif
1475:../../CMSIS/DSP/Include/core_cm4.h **** 
1476:../../CMSIS/DSP/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1477:../../CMSIS/DSP/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1478:../../CMSIS/DSP/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1479:../../CMSIS/DSP/Include/core_cm4.h **** #endif
1480:../../CMSIS/DSP/Include/core_cm4.h **** 
1481:../../CMSIS/DSP/Include/core_cm4.h **** /*@} */
1482:../../CMSIS/DSP/Include/core_cm4.h **** 
1483:../../CMSIS/DSP/Include/core_cm4.h **** 
1484:../../CMSIS/DSP/Include/core_cm4.h **** 
1485:../../CMSIS/DSP/Include/core_cm4.h **** /*******************************************************************************
1486:../../CMSIS/DSP/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1487:../../CMSIS/DSP/Include/core_cm4.h ****   Core Function Interface contains:
1488:../../CMSIS/DSP/Include/core_cm4.h ****   - Core NVIC Functions
1489:../../CMSIS/DSP/Include/core_cm4.h ****   - Core SysTick Functions
1490:../../CMSIS/DSP/Include/core_cm4.h ****   - Core Debug Functions
1491:../../CMSIS/DSP/Include/core_cm4.h ****   - Core Register Access Functions
1492:../../CMSIS/DSP/Include/core_cm4.h ****  ******************************************************************************/
1493:../../CMSIS/DSP/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1494:../../CMSIS/DSP/Include/core_cm4.h **** */
1495:../../CMSIS/DSP/Include/core_cm4.h **** 
1496:../../CMSIS/DSP/Include/core_cm4.h **** 
1497:../../CMSIS/DSP/Include/core_cm4.h **** 
1498:../../CMSIS/DSP/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1499:../../CMSIS/DSP/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1500:../../CMSIS/DSP/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1501:../../CMSIS/DSP/Include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1502:../../CMSIS/DSP/Include/core_cm4.h ****     @{
1503:../../CMSIS/DSP/Include/core_cm4.h ****  */
1504:../../CMSIS/DSP/Include/core_cm4.h **** 
1505:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1506:../../CMSIS/DSP/Include/core_cm4.h **** 
1507:../../CMSIS/DSP/Include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1508:../../CMSIS/DSP/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1509:../../CMSIS/DSP/Include/core_cm4.h ****   Only values from 0..7 are used.
1510:../../CMSIS/DSP/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1511:../../CMSIS/DSP/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1512:../../CMSIS/DSP/Include/core_cm4.h **** 
1513:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1514:../../CMSIS/DSP/Include/core_cm4.h ****  */
1515:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1516:../../CMSIS/DSP/Include/core_cm4.h **** {
1517:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t reg_value;
1518:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1519:../../CMSIS/DSP/Include/core_cm4.h **** 
1520:../../CMSIS/DSP/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1521:../../CMSIS/DSP/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1522:../../CMSIS/DSP/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1523:../../CMSIS/DSP/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1524:../../CMSIS/DSP/Include/core_cm4.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1525:../../CMSIS/DSP/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1526:../../CMSIS/DSP/Include/core_cm4.h **** }
1527:../../CMSIS/DSP/Include/core_cm4.h **** 
1528:../../CMSIS/DSP/Include/core_cm4.h **** 
1529:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1530:../../CMSIS/DSP/Include/core_cm4.h **** 
1531:../../CMSIS/DSP/Include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1532:../../CMSIS/DSP/Include/core_cm4.h **** 
1533:../../CMSIS/DSP/Include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1534:../../CMSIS/DSP/Include/core_cm4.h ****  */
1535:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1536:../../CMSIS/DSP/Include/core_cm4.h **** {
1537:../../CMSIS/DSP/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1538:../../CMSIS/DSP/Include/core_cm4.h **** }
1539:../../CMSIS/DSP/Include/core_cm4.h **** 
1540:../../CMSIS/DSP/Include/core_cm4.h **** 
1541:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1542:../../CMSIS/DSP/Include/core_cm4.h **** 
1543:../../CMSIS/DSP/Include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1544:../../CMSIS/DSP/Include/core_cm4.h **** 
1545:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1546:../../CMSIS/DSP/Include/core_cm4.h ****  */
1547:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1548:../../CMSIS/DSP/Include/core_cm4.h **** {
1549:../../CMSIS/DSP/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1550:../../CMSIS/DSP/Include/core_cm4.h **** }
1551:../../CMSIS/DSP/Include/core_cm4.h **** 
1552:../../CMSIS/DSP/Include/core_cm4.h **** 
1553:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1554:../../CMSIS/DSP/Include/core_cm4.h **** 
1555:../../CMSIS/DSP/Include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1556:../../CMSIS/DSP/Include/core_cm4.h **** 
1557:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1558:../../CMSIS/DSP/Include/core_cm4.h ****  */
1559:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1560:../../CMSIS/DSP/Include/core_cm4.h **** {
1561:../../CMSIS/DSP/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1562:../../CMSIS/DSP/Include/core_cm4.h **** }
1563:../../CMSIS/DSP/Include/core_cm4.h **** 
1564:../../CMSIS/DSP/Include/core_cm4.h **** 
1565:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1566:../../CMSIS/DSP/Include/core_cm4.h **** 
1567:../../CMSIS/DSP/Include/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1568:../../CMSIS/DSP/Include/core_cm4.h ****     for the specified interrupt.
1569:../../CMSIS/DSP/Include/core_cm4.h **** 
1570:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1571:../../CMSIS/DSP/Include/core_cm4.h **** 
1572:../../CMSIS/DSP/Include/core_cm4.h ****     \return             0  Interrupt status is not pending.
1573:../../CMSIS/DSP/Include/core_cm4.h ****     \return             1  Interrupt status is pending.
1574:../../CMSIS/DSP/Include/core_cm4.h ****  */
1575:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1576:../../CMSIS/DSP/Include/core_cm4.h **** {
1577:../../CMSIS/DSP/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1578:../../CMSIS/DSP/Include/core_cm4.h **** }
1579:../../CMSIS/DSP/Include/core_cm4.h **** 
1580:../../CMSIS/DSP/Include/core_cm4.h **** 
1581:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1582:../../CMSIS/DSP/Include/core_cm4.h **** 
1583:../../CMSIS/DSP/Include/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1584:../../CMSIS/DSP/Include/core_cm4.h **** 
1585:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1586:../../CMSIS/DSP/Include/core_cm4.h ****  */
1587:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1588:../../CMSIS/DSP/Include/core_cm4.h **** {
1589:../../CMSIS/DSP/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1590:../../CMSIS/DSP/Include/core_cm4.h **** }
1591:../../CMSIS/DSP/Include/core_cm4.h **** 
1592:../../CMSIS/DSP/Include/core_cm4.h **** 
1593:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Clear Pending Interrupt
1594:../../CMSIS/DSP/Include/core_cm4.h **** 
1595:../../CMSIS/DSP/Include/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1596:../../CMSIS/DSP/Include/core_cm4.h **** 
1597:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1598:../../CMSIS/DSP/Include/core_cm4.h ****  */
1599:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1600:../../CMSIS/DSP/Include/core_cm4.h **** {
1601:../../CMSIS/DSP/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1602:../../CMSIS/DSP/Include/core_cm4.h **** }
1603:../../CMSIS/DSP/Include/core_cm4.h **** 
1604:../../CMSIS/DSP/Include/core_cm4.h **** 
1605:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Get Active Interrupt
1606:../../CMSIS/DSP/Include/core_cm4.h **** 
1607:../../CMSIS/DSP/Include/core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1608:../../CMSIS/DSP/Include/core_cm4.h **** 
1609:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1610:../../CMSIS/DSP/Include/core_cm4.h **** 
1611:../../CMSIS/DSP/Include/core_cm4.h ****     \return             0  Interrupt status is not active.
1612:../../CMSIS/DSP/Include/core_cm4.h ****     \return             1  Interrupt status is active.
1613:../../CMSIS/DSP/Include/core_cm4.h ****  */
1614:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1615:../../CMSIS/DSP/Include/core_cm4.h **** {
1616:../../CMSIS/DSP/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1617:../../CMSIS/DSP/Include/core_cm4.h **** }
1618:../../CMSIS/DSP/Include/core_cm4.h **** 
1619:../../CMSIS/DSP/Include/core_cm4.h **** 
1620:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Set Interrupt Priority
1621:../../CMSIS/DSP/Include/core_cm4.h **** 
1622:../../CMSIS/DSP/Include/core_cm4.h ****     The function sets the priority of an interrupt.
1623:../../CMSIS/DSP/Include/core_cm4.h **** 
1624:../../CMSIS/DSP/Include/core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1625:../../CMSIS/DSP/Include/core_cm4.h **** 
1626:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1627:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]  priority  Priority to set.
1628:../../CMSIS/DSP/Include/core_cm4.h ****  */
1629:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1630:../../CMSIS/DSP/Include/core_cm4.h **** {
1631:../../CMSIS/DSP/Include/core_cm4.h ****   if((int32_t)IRQn < 0) {
1632:../../CMSIS/DSP/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1633:../../CMSIS/DSP/Include/core_cm4.h ****   }
1634:../../CMSIS/DSP/Include/core_cm4.h ****   else {
1635:../../CMSIS/DSP/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1636:../../CMSIS/DSP/Include/core_cm4.h ****   }
1637:../../CMSIS/DSP/Include/core_cm4.h **** }
1638:../../CMSIS/DSP/Include/core_cm4.h **** 
1639:../../CMSIS/DSP/Include/core_cm4.h **** 
1640:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Get Interrupt Priority
1641:../../CMSIS/DSP/Include/core_cm4.h **** 
1642:../../CMSIS/DSP/Include/core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1643:../../CMSIS/DSP/Include/core_cm4.h ****     number can be positive to specify an external (device specific)
1644:../../CMSIS/DSP/Include/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1645:../../CMSIS/DSP/Include/core_cm4.h **** 
1646:../../CMSIS/DSP/Include/core_cm4.h **** 
1647:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1648:../../CMSIS/DSP/Include/core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1649:../../CMSIS/DSP/Include/core_cm4.h ****                         priority bits of the microcontroller.
1650:../../CMSIS/DSP/Include/core_cm4.h ****  */
1651:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1652:../../CMSIS/DSP/Include/core_cm4.h **** {
1653:../../CMSIS/DSP/Include/core_cm4.h **** 
1654:../../CMSIS/DSP/Include/core_cm4.h ****   if((int32_t)IRQn < 0) {
1655:../../CMSIS/DSP/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 - __NVIC_PRIO_BITS)))
1656:../../CMSIS/DSP/Include/core_cm4.h ****   }
1657:../../CMSIS/DSP/Include/core_cm4.h ****   else {
1658:../../CMSIS/DSP/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8 - __NVIC_PRIO_BITS)))
1659:../../CMSIS/DSP/Include/core_cm4.h ****   }
1660:../../CMSIS/DSP/Include/core_cm4.h **** }
1661:../../CMSIS/DSP/Include/core_cm4.h **** 
1662:../../CMSIS/DSP/Include/core_cm4.h **** 
1663:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Encode Priority
1664:../../CMSIS/DSP/Include/core_cm4.h **** 
1665:../../CMSIS/DSP/Include/core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1666:../../CMSIS/DSP/Include/core_cm4.h ****     preemptive priority value, and subpriority value.
1667:../../CMSIS/DSP/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1668:../../CMSIS/DSP/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1669:../../CMSIS/DSP/Include/core_cm4.h **** 
1670:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1671:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1672:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1673:../../CMSIS/DSP/Include/core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1674:../../CMSIS/DSP/Include/core_cm4.h ****  */
1675:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1676:../../CMSIS/DSP/Include/core_cm4.h **** {
1677:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1678:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1679:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1680:../../CMSIS/DSP/Include/core_cm4.h **** 
1681:../../CMSIS/DSP/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1682:../../CMSIS/DSP/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1683:../../CMSIS/DSP/Include/core_cm4.h **** 
1684:../../CMSIS/DSP/Include/core_cm4.h ****   return (
1685:../../CMSIS/DSP/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1686:../../CMSIS/DSP/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1687:../../CMSIS/DSP/Include/core_cm4.h ****          );
1688:../../CMSIS/DSP/Include/core_cm4.h **** }
1689:../../CMSIS/DSP/Include/core_cm4.h **** 
1690:../../CMSIS/DSP/Include/core_cm4.h **** 
1691:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  Decode Priority
1692:../../CMSIS/DSP/Include/core_cm4.h **** 
1693:../../CMSIS/DSP/Include/core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1694:../../CMSIS/DSP/Include/core_cm4.h ****     preemptive priority value and subpriority value.
1695:../../CMSIS/DSP/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1696:../../CMSIS/DSP/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1697:../../CMSIS/DSP/Include/core_cm4.h **** 
1698:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1699:../../CMSIS/DSP/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1700:../../CMSIS/DSP/Include/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1701:../../CMSIS/DSP/Include/core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1702:../../CMSIS/DSP/Include/core_cm4.h ****  */
1703:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1704:../../CMSIS/DSP/Include/core_cm4.h **** {
1705:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1706:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1707:../../CMSIS/DSP/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1708:../../CMSIS/DSP/Include/core_cm4.h **** 
1709:../../CMSIS/DSP/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1710:../../CMSIS/DSP/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1711:../../CMSIS/DSP/Include/core_cm4.h **** 
1712:../../CMSIS/DSP/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1713:../../CMSIS/DSP/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1714:../../CMSIS/DSP/Include/core_cm4.h **** }
1715:../../CMSIS/DSP/Include/core_cm4.h **** 
1716:../../CMSIS/DSP/Include/core_cm4.h **** 
1717:../../CMSIS/DSP/Include/core_cm4.h **** /** \brief  System Reset
1718:../../CMSIS/DSP/Include/core_cm4.h **** 
1719:../../CMSIS/DSP/Include/core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1720:../../CMSIS/DSP/Include/core_cm4.h ****  */
1721:../../CMSIS/DSP/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1722:../../CMSIS/DSP/Include/core_cm4.h **** {
  26              		.loc 1 1722 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 00AF     		add	r7, sp, #0
  35              		.cfi_def_cfa_register 7
  36              	.LBB8:
  37              	.LBB9:
  38              		.file 2 "../../CMSIS/DSP/Include/core_cmInstr.h"
   1:../../CMSIS/DSP/Include/core_cmInstr.h **** /**************************************************************************//**
   2:../../CMSIS/DSP/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../../CMSIS/DSP/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../../CMSIS/DSP/Include/core_cmInstr.h ****  * @version  V4.10
   5:../../CMSIS/DSP/Include/core_cmInstr.h ****  * @date     18. March 2015
   6:../../CMSIS/DSP/Include/core_cmInstr.h ****  *
   7:../../CMSIS/DSP/Include/core_cmInstr.h ****  * @note
   8:../../CMSIS/DSP/Include/core_cmInstr.h ****  *
   9:../../CMSIS/DSP/Include/core_cmInstr.h ****  ******************************************************************************/
  10:../../CMSIS/DSP/Include/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  12:../../CMSIS/DSP/Include/core_cmInstr.h ****    All rights reserved.
  13:../../CMSIS/DSP/Include/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:../../CMSIS/DSP/Include/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:../../CMSIS/DSP/Include/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:../../CMSIS/DSP/Include/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:../../CMSIS/DSP/Include/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:../../CMSIS/DSP/Include/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:../../CMSIS/DSP/Include/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:../../CMSIS/DSP/Include/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:../../CMSIS/DSP/Include/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:../../CMSIS/DSP/Include/core_cmInstr.h ****      specific prior written permission.
  23:../../CMSIS/DSP/Include/core_cmInstr.h ****    *
  24:../../CMSIS/DSP/Include/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../../CMSIS/DSP/Include/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../../CMSIS/DSP/Include/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:../../CMSIS/DSP/Include/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:../../CMSIS/DSP/Include/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:../../CMSIS/DSP/Include/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:../../CMSIS/DSP/Include/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:../../CMSIS/DSP/Include/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:../../CMSIS/DSP/Include/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../CMSIS/DSP/Include/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:../../CMSIS/DSP/Include/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:../../CMSIS/DSP/Include/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  37:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  38:../../CMSIS/DSP/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  41:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  42:../../CMSIS/DSP/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:../../CMSIS/DSP/Include/core_cmInstr.h ****   Access to dedicated instructions
  45:../../CMSIS/DSP/Include/core_cmInstr.h ****   @{
  46:../../CMSIS/DSP/Include/core_cmInstr.h **** */
  47:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  48:../../CMSIS/DSP/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:../../CMSIS/DSP/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  50:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  51:../../CMSIS/DSP/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:../../CMSIS/DSP/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif
  54:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  55:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  56:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  No Operation
  57:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  58:../../CMSIS/DSP/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
  60:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __NOP                             __nop
  61:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  62:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  63:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  65:../../CMSIS/DSP/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:../../CMSIS/DSP/Include/core_cmInstr.h ****     until one of a number of events occurs.
  67:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
  68:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __WFI                             __wfi
  69:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  70:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  71:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Wait For Event
  72:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  73:../../CMSIS/DSP/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:../../CMSIS/DSP/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
  76:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __WFE                             __wfe
  77:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  78:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  79:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Send Event
  80:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  81:../../CMSIS/DSP/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
  83:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __SEV                             __sev
  84:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  85:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  86:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  88:../../CMSIS/DSP/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:../../CMSIS/DSP/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:../../CMSIS/DSP/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
  92:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __ISB() do {\
  93:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __schedule_barrier();\
  94:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __isb(0xF);\
  95:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __schedule_barrier();\
  96:../../CMSIS/DSP/Include/core_cmInstr.h ****                 } while (0)
  97:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  98:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 100:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:../../CMSIS/DSP/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 103:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __DSB() do {\
 104:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __schedule_barrier();\
 105:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __dsb(0xF);\
 106:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __schedule_barrier();\
 107:../../CMSIS/DSP/Include/core_cmInstr.h ****                 } while (0)
 108:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 109:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 111:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:../../CMSIS/DSP/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 114:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __DMB() do {\
 115:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __schedule_barrier();\
 116:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __dmb(0xF);\
 117:../../CMSIS/DSP/Include/core_cmInstr.h ****                    __schedule_barrier();\
 118:../../CMSIS/DSP/Include/core_cmInstr.h ****                 } while (0)
 119:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 120:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 122:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 124:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return               Reversed value
 126:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 127:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __REV                             __rev
 128:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 129:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 130:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 132:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 134:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return               Reversed value
 136:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 137:../../CMSIS/DSP/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 140:../../CMSIS/DSP/Include/core_cmInstr.h ****   rev16 r0, r0
 141:../../CMSIS/DSP/Include/core_cmInstr.h ****   bx lr
 142:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 143:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif
 144:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 145:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 147:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 149:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return               Reversed value
 151:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 152:../../CMSIS/DSP/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 155:../../CMSIS/DSP/Include/core_cmInstr.h ****   revsh r0, r0
 156:../../CMSIS/DSP/Include/core_cmInstr.h ****   bx lr
 157:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 158:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif
 159:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 160:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 161:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 163:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 165:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return               Rotated value
 168:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 169:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __ROR                             __ror
 170:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 171:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 172:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Breakpoint
 173:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 174:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:../../CMSIS/DSP/Include/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 177:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:../../CMSIS/DSP/Include/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 180:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 182:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 183:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 185:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 187:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return               Reversed value
 189:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 190:../../CMSIS/DSP/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:../../CMSIS/DSP/Include/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:../../CMSIS/DSP/Include/core_cmInstr.h **** #else
 193:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 195:../../CMSIS/DSP/Include/core_cmInstr.h ****   uint32_t result;
 196:../../CMSIS/DSP/Include/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 198:../../CMSIS/DSP/Include/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:../../CMSIS/DSP/Include/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:../../CMSIS/DSP/Include/core_cmInstr.h ****   {
 201:../../CMSIS/DSP/Include/core_cmInstr.h ****     result <<= 1;
 202:../../CMSIS/DSP/Include/core_cmInstr.h ****     result |= value & 1;
 203:../../CMSIS/DSP/Include/core_cmInstr.h ****     s--;
 204:../../CMSIS/DSP/Include/core_cmInstr.h ****   }
 205:../../CMSIS/DSP/Include/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:../../CMSIS/DSP/Include/core_cmInstr.h ****   return(result);
 207:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 208:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif
 209:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 210:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 211:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 212:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 213:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 215:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 217:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 218:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CLZ                             __clz
 219:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 220:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 221:../../CMSIS/DSP/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 223:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 225:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 227:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 230:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 232:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 233:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 235:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 237:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 240:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 242:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 243:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 245:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 247:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 250:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 252:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 253:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 255:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 257:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 258:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return          0  Function succeeded
 260:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return          1  Function failed
 261:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 262:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 264:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 265:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 267:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 269:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 270:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return          0  Function succeeded
 272:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return          1  Function failed
 273:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 274:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 276:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 277:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 279:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 281:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 282:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return          0  Function succeeded
 284:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return          1  Function failed
 285:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 286:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 288:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 289:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 291:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 293:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 294:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 295:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 296:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 297:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 298:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 299:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function saturates a signed value.
 300:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 301:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return             Saturated value
 304:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 305:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 306:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 307:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 308:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 310:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 311:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 312:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return             Saturated value
 315:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 316:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __USAT                            __usat
 317:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 318:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 319:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 321:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:../../CMSIS/DSP/Include/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 324:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return               Rotated value
 326:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 327:../../CMSIS/DSP/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 330:../../CMSIS/DSP/Include/core_cmInstr.h ****   rrx r0, r0
 331:../../CMSIS/DSP/Include/core_cmInstr.h ****   bx lr
 332:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 333:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif
 334:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 335:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 336:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 338:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 340:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 343:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 345:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 346:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 348:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 350:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 353:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 355:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 356:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 358:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 360:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:../../CMSIS/DSP/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 363:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 365:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 366:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 368:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 370:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 371:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 373:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 375:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 376:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 378:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 380:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 381:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 383:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 385:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 386:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 388:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 390:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 391:../../CMSIS/DSP/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 393:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 395:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 397:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 398:../../CMSIS/DSP/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:../../CMSIS/DSP/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 400:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 401:../../CMSIS/DSP/Include/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:../../CMSIS/DSP/Include/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:../../CMSIS/DSP/Include/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:../../CMSIS/DSP/Include/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:../../CMSIS/DSP/Include/core_cmInstr.h **** #else
 408:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:../../CMSIS/DSP/Include/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:../../CMSIS/DSP/Include/core_cmInstr.h **** #endif
 411:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 412:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  No Operation
 413:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 414:../../CMSIS/DSP/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 416:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 418:../../CMSIS/DSP/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 419:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 420:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 421:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 422:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 424:../../CMSIS/DSP/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:../../CMSIS/DSP/Include/core_cmInstr.h ****     until one of a number of events occurs.
 426:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 427:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 429:../../CMSIS/DSP/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 431:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 432:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 433:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Wait For Event
 434:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 435:../../CMSIS/DSP/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:../../CMSIS/DSP/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 438:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 440:../../CMSIS/DSP/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 442:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 443:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 444:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Send Event
 445:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 446:../../CMSIS/DSP/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 448:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 450:../../CMSIS/DSP/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 451:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 452:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 453:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 454:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 456:../../CMSIS/DSP/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:../../CMSIS/DSP/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:../../CMSIS/DSP/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 460:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 462:../../CMSIS/DSP/Include/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:../../CMSIS/DSP/Include/core_cmInstr.h **** }
 464:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 465:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 466:../../CMSIS/DSP/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:../../CMSIS/DSP/Include/core_cmInstr.h **** 
 468:../../CMSIS/DSP/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:../../CMSIS/DSP/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:../../CMSIS/DSP/Include/core_cmInstr.h ****  */
 471:../../CMSIS/DSP/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:../../CMSIS/DSP/Include/core_cmInstr.h **** {
 473:../../CMSIS/DSP/Include/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 2 473 3
  40              		.syntax unified
  41              	@ 473 "../../CMSIS/DSP/Include/core_cmInstr.h" 1
  42 0004 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
 474:../../CMSIS/DSP/Include/core_cmInstr.h **** }
  44              		.loc 2 474 1
  45              		.thumb
  46              		.syntax unified
  47 0008 00BF     		nop
  48              	.LBE9:
  49              	.LBE8:
1723:../../CMSIS/DSP/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1724:../../CMSIS/DSP/Include/core_cm4.h ****                                                                        buffered write are completed
1725:../../CMSIS/DSP/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1726:../../CMSIS/DSP/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  50              		.loc 1 1726 32
  51 000a 074B     		ldr	r3, .L3
  52 000c DB68     		ldr	r3, [r3, #12]
  53              		.loc 1 1726 40
  54 000e 03F4E062 		and	r2, r3, #1792
1725:../../CMSIS/DSP/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  55              		.loc 1 1725 6
  56 0012 0549     		ldr	r1, .L3
1725:../../CMSIS/DSP/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  57              		.loc 1 1725 17
  58 0014 054B     		ldr	r3, .L3+4
  59 0016 1343     		orrs	r3, r3, r2
1725:../../CMSIS/DSP/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  60              		.loc 1 1725 15
  61 0018 CB60     		str	r3, [r1, #12]
  62              	.LBB10:
  63              	.LBB11:
 473:../../CMSIS/DSP/Include/core_cmInstr.h **** }
  64              		.loc 2 473 3
  65              		.syntax unified
  66              	@ 473 "../../CMSIS/DSP/Include/core_cmInstr.h" 1
  67 001a BFF34F8F 		dsb 0xF
  68              	@ 0 "" 2
  69              		.loc 2 474 1
  70              		.thumb
  71              		.syntax unified
  72 001e 00BF     		nop
  73              	.L2:
  74              	.LBE11:
  75              	.LBE10:
  76              	.LBB12:
  77              	.LBB13:
 418:../../CMSIS/DSP/Include/core_cmInstr.h **** }
  78              		.loc 2 418 3 discriminator 1
  79              		.syntax unified
  80              	@ 418 "../../CMSIS/DSP/Include/core_cmInstr.h" 1
  81 0020 00BF     		nop
  82              	@ 0 "" 2
 419:../../CMSIS/DSP/Include/core_cmInstr.h **** 
  83              		.loc 2 419 1 discriminator 1
  84              		.thumb
  85              		.syntax unified
  86 0022 00BF     		nop
  87              	.LBE13:
  88              	.LBE12:
1727:../../CMSIS/DSP/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1728:../../CMSIS/DSP/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1729:../../CMSIS/DSP/Include/core_cm4.h ****   while(1) { __NOP(); }                                             /* wait until reset */
  89              		.loc 1 1729 14 discriminator 1
  90 0024 FCE7     		b	.L2
  91              	.L4:
  92 0026 00BF     		.align	2
  93              	.L3:
  94 0028 00ED00E0 		.word	-536810240
  95 002c 0400FA05 		.word	100270084
  96              		.cfi_endproc
  97              	.LFE118:
  99              		.global	DebugUsartFrame
 100              		.section	.bss.DebugUsartFrame,"aw",%nobits
 101              		.align	2
 104              	DebugUsartFrame:
 105 0000 00000000 		.space	264
 105      00000000 
 105      00000000 
 105      00000000 
 105      00000000 
 106              		.section	.text.FrameUnpack,"ax",%progbits
 107              		.align	1
 108              		.global	FrameUnpack
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 112              		.fpu softvfp
 114              	FrameUnpack:
 115              	.LFB156:
 116              		.file 3 "C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom/unpack.c"
   1:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** /*
   2:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * DawnBGC - Open Source Brushless Gimbal Controller
   3:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
   4:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * Copyright (c) 2025 MarsDawn
   5:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
   6:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * Project repository:
   7:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *     https://github.com/MarsDawn
   8:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
   9:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * This file is part of the DawnBGC project.
  10:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
  11:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * Redistribution and use in source or binary forms, with or without
  12:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * modification, are permitted under the MIT License, provided that
  13:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * this copyright notice and this permission notice are retained.
  14:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
  15:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * Licensed under the MIT License.
  16:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * You may obtain a copy of the License at:
  17:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
  18:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *     https://opensource.org/licenses/MIT
  19:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  *
  20:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND.
  21:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****  */
  22:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  23:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  24:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** #include "includes.h"
  25:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  26:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** FrameStruct DebugUsartFrame =
  27:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     {
  28:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         .PeriphSrc = DEBUG_USART_SRC,
  29:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         .UnpackIdex = 0,
  30:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         .UnpackLen = 0,
  31:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         .UnpackVer = 0,
  32:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         .UnpackStep = SOF_DETECTED,
  33:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** };
  34:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  35:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** void FrameUnpack(FrameStruct *f)
  36:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** {
 117              		.loc 3 36 1
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 24
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121 0000 80B5     		push	{r7, lr}
 122              		.cfi_def_cfa_offset 8
 123              		.cfi_offset 7, -8
 124              		.cfi_offset 14, -4
 125 0002 86B0     		sub	sp, sp, #24
 126              		.cfi_def_cfa_offset 32
 127 0004 00AF     		add	r7, sp, #0
 128              		.cfi_def_cfa_register 7
 129 0006 7860     		str	r0, [r7, #4]
  37:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     uint16_t i = 0, len = 0, len1 = 0, len2 = 0;
 130              		.loc 3 37 14
 131 0008 0023     		movs	r3, #0
 132 000a FB82     		strh	r3, [r7, #22]	@ movhi
 133              		.loc 3 37 21
 134 000c 0023     		movs	r3, #0
 135 000e BB82     		strh	r3, [r7, #20]	@ movhi
 136              		.loc 3 37 30
 137 0010 0023     		movs	r3, #0
 138 0012 7B82     		strh	r3, [r7, #18]	@ movhi
 139              		.loc 3 37 40
 140 0014 0023     		movs	r3, #0
 141 0016 3B82     		strh	r3, [r7, #16]	@ movhi
  38:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     ;
  39:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     uint8_t crc8 = 0;
 142              		.loc 3 39 13
 143 0018 0023     		movs	r3, #0
 144 001a FB73     		strb	r3, [r7, #15]
  40:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     uint16_t crc16 = 0;
 145              		.loc 3 40 14
 146 001c 0023     		movs	r3, #0
 147 001e BB81     		strh	r3, [r7, #12]	@ movhi
  41:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     static uint8_t pbuf[UnpackBufF_SIZE];
  42:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  43:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     switch (f->PeriphSrc)
 148              		.loc 3 43 14
 149 0020 7B68     		ldr	r3, [r7, #4]
 150 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 151              		.loc 3 43 5
 152 0024 002B     		cmp	r3, #0
 153 0026 05D1     		bne	.L13
  44:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     {
  45:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     case DEBUG_USART_SRC:
  46:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         len = debug_usart_get_byte(pbuf);
 154              		.loc 3 46 15
 155 0028 3948     		ldr	r0, .L14
 156 002a FFF7FEFF 		bl	debug_usart_get_byte
 157 002e 0346     		mov	r3, r0
 158 0030 BB82     		strh	r3, [r7, #20]	@ movhi
  47:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         break;
 159              		.loc 3 47 9
 160 0032 00E0     		b	.L7
 161              	.L13:
  48:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  49:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     default:
  50:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         break;
 162              		.loc 3 50 9
 163 0034 00BF     		nop
 164              	.L7:
  51:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     }
  52:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  53:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     for (i = 0; i < len; i++)
 165              		.loc 3 53 12
 166 0036 0023     		movs	r3, #0
 167 0038 FB82     		strh	r3, [r7, #22]	@ movhi
 168              		.loc 3 53 5
 169 003a 60E0     		b	.L8
 170              	.L12:
  54:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     {
  55:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  56:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         len1 = 4 - (f->UnpackIdex);
 171              		.loc 3 56 22
 172 003c 7B68     		ldr	r3, [r7, #4]
 173 003e 5B88     		ldrh	r3, [r3, #2]
 174              		.loc 3 56 14
 175 0040 C3F10403 		rsb	r3, r3, #4
 176 0044 7B82     		strh	r3, [r7, #18]	@ movhi
  57:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         len2 = len - i;
 177              		.loc 3 57 14
 178 0046 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 179 0048 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 180 004a D31A     		subs	r3, r2, r3
 181 004c 3B82     		strh	r3, [r7, #16]	@ movhi
  58:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         if (len2 >= len1)
 182              		.loc 3 58 12
 183 004e 3A8A     		ldrh	r2, [r7, #16]
 184 0050 7B8A     		ldrh	r3, [r7, #18]
 185 0052 9A42     		cmp	r2, r3
 186 0054 1AD3     		bcc	.L9
  59:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         {
  60:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  61:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             memcpy(&f->UnpackBuf[f->UnpackIdex], &pbuf[i], len1);
 187              		.loc 3 61 35
 188 0056 7B68     		ldr	r3, [r7, #4]
 189 0058 5B88     		ldrh	r3, [r3, #2]
 190 005a 1A46     		mov	r2, r3
 191              		.loc 3 61 20
 192 005c 7B68     		ldr	r3, [r7, #4]
 193 005e 1344     		add	r3, r3, r2
 194 0060 181D     		adds	r0, r3, #4
 195              		.loc 3 61 55
 196 0062 FB8A     		ldrh	r3, [r7, #22]
 197              		.loc 3 61 50
 198 0064 2A4A     		ldr	r2, .L14
 199 0066 1344     		add	r3, r3, r2
 200              		.loc 3 61 13
 201 0068 7A8A     		ldrh	r2, [r7, #18]
 202 006a 1946     		mov	r1, r3
 203 006c FFF7FEFF 		bl	memcpy
  62:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             f->UnpackIdex += len1;
 204              		.loc 3 62 27
 205 0070 7B68     		ldr	r3, [r7, #4]
 206 0072 5A88     		ldrh	r2, [r3, #2]
 207 0074 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 208 0076 1344     		add	r3, r3, r2
 209 0078 9AB2     		uxth	r2, r3
 210 007a 7B68     		ldr	r3, [r7, #4]
 211 007c 5A80     		strh	r2, [r3, #2]	@ movhi
  63:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             i += len1 - 1;
 212              		.loc 3 63 15
 213 007e 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 214 0080 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 215 0082 1344     		add	r3, r3, r2
 216 0084 9BB2     		uxth	r3, r3
 217 0086 013B     		subs	r3, r3, #1
 218 0088 FB82     		strh	r3, [r7, #22]	@ movhi
 219 008a 19E0     		b	.L10
 220              	.L9:
  64:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         }
  65:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         else
  66:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         {
  67:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  68:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             memcpy(&f->UnpackBuf[f->UnpackIdex], &pbuf[i], len2);
 221              		.loc 3 68 35
 222 008c 7B68     		ldr	r3, [r7, #4]
 223 008e 5B88     		ldrh	r3, [r3, #2]
 224 0090 1A46     		mov	r2, r3
 225              		.loc 3 68 20
 226 0092 7B68     		ldr	r3, [r7, #4]
 227 0094 1344     		add	r3, r3, r2
 228 0096 181D     		adds	r0, r3, #4
 229              		.loc 3 68 55
 230 0098 FB8A     		ldrh	r3, [r7, #22]
 231              		.loc 3 68 50
 232 009a 1D4A     		ldr	r2, .L14
 233 009c 1344     		add	r3, r3, r2
 234              		.loc 3 68 13
 235 009e 3A8A     		ldrh	r2, [r7, #16]
 236 00a0 1946     		mov	r1, r3
 237 00a2 FFF7FEFF 		bl	memcpy
  69:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             f->UnpackIdex += len2;
 238              		.loc 3 69 27
 239 00a6 7B68     		ldr	r3, [r7, #4]
 240 00a8 5A88     		ldrh	r2, [r3, #2]
 241 00aa 3B8A     		ldrh	r3, [r7, #16]	@ movhi
 242 00ac 1344     		add	r3, r3, r2
 243 00ae 9AB2     		uxth	r2, r3
 244 00b0 7B68     		ldr	r3, [r7, #4]
 245 00b2 5A80     		strh	r2, [r3, #2]	@ movhi
  70:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             i += len2 - 1;
 246              		.loc 3 70 15
 247 00b4 3A8A     		ldrh	r2, [r7, #16]	@ movhi
 248 00b6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 249 00b8 1344     		add	r3, r3, r2
 250 00ba 9BB2     		uxth	r3, r3
 251 00bc 013B     		subs	r3, r3, #1
 252 00be FB82     		strh	r3, [r7, #22]	@ movhi
 253              	.L10:
  71:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         }
  72:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** 
  73:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         if ((f->UnpackIdex) == 4)
 254              		.loc 3 73 15
 255 00c0 7B68     		ldr	r3, [r7, #4]
 256 00c2 5B88     		ldrh	r3, [r3, #2]
 257              		.loc 3 73 12
 258 00c4 042B     		cmp	r3, #4
 259 00c6 17D1     		bne	.L11
  74:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         {
  75:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             if ((f->UnpackBuf[0] == 0xEB) && (f->UnpackBuf[1] == 0x90) && (f->UnpackBuf[2] == 0xA5)
 260              		.loc 3 75 30
 261 00c8 7B68     		ldr	r3, [r7, #4]
 262 00ca 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 263              		.loc 3 75 16
 264 00cc EB2B     		cmp	r3, #235
 265 00ce 13D1     		bne	.L11
 266              		.loc 3 75 59 discriminator 1
 267 00d0 7B68     		ldr	r3, [r7, #4]
 268 00d2 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 269              		.loc 3 75 43 discriminator 1
 270 00d4 902B     		cmp	r3, #144
 271 00d6 0FD1     		bne	.L11
 272              		.loc 3 75 88 discriminator 2
 273 00d8 7B68     		ldr	r3, [r7, #4]
 274 00da 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 275              		.loc 3 75 72 discriminator 2
 276 00dc A52B     		cmp	r3, #165
 277 00de 0BD1     		bne	.L11
  76:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             {
  77:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****                 f->UnpackStep = DATA_RECEIVED;
 278              		.loc 3 77 31
 279 00e0 7B68     		ldr	r3, [r7, #4]
 280 00e2 0222     		movs	r2, #2
 281 00e4 83F80721 		strb	r2, [r3, #263]
  78:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****                 usart_disable(USART2);
 282              		.loc 3 78 17
 283 00e8 0A48     		ldr	r0, .L14+4
 284 00ea FFF7FEFF 		bl	usart_disable
  79:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****                 usart_deinit(USART2);
 285              		.loc 3 79 17
 286 00ee 0948     		ldr	r0, .L14+4
 287 00f0 FFF7FEFF 		bl	usart_deinit
  80:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****                 NVIC_SystemReset();
 288              		.loc 3 80 17
 289 00f4 FFF7FEFF 		bl	NVIC_SystemReset
 290              	.L11:
  53:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     {
 291              		.loc 3 53 27 discriminator 2
 292 00f8 FB8A     		ldrh	r3, [r7, #22]
 293 00fa 0133     		adds	r3, r3, #1
 294 00fc FB82     		strh	r3, [r7, #22]	@ movhi
 295              	.L8:
  53:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     {
 296              		.loc 3 53 5 discriminator 1
 297 00fe FA8A     		ldrh	r2, [r7, #22]
 298 0100 BB8A     		ldrh	r3, [r7, #20]
 299 0102 9A42     		cmp	r2, r3
 300 0104 9AD3     		bcc	.L12
  81:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****             }
  82:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****         }
  83:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c ****     }
  84:C:/Users/leonardo/Desktop/Code/Github/DawnGBC/Dawn/DawnCom\unpack.c **** }
 301              		.loc 3 84 1
 302 0106 00BF     		nop
 303 0108 00BF     		nop
 304 010a 1837     		adds	r7, r7, #24
 305              		.cfi_def_cfa_offset 8
 306 010c BD46     		mov	sp, r7
 307              		.cfi_def_cfa_register 13
 308              		@ sp needed
 309 010e 80BD     		pop	{r7, pc}
 310              	.L15:
 311              		.align	2
 312              	.L14:
 313 0110 00000000 		.word	pbuf.11222
 314 0114 00480040 		.word	1073760256
 315              		.cfi_endproc
 316              	.LFE156:
 318              		.section	.bss.pbuf.11222,"aw",%nobits
 319              		.align	2
 322              	pbuf.11222:
 323 0000 00000000 		.space	256
 323      00000000 
 323      00000000 
 323      00000000 
 323      00000000 
 324              		.text
 325              	.Letext0:
 326              		.file 4 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embedd
 327              		.file 5 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embedd
 328              		.file 6 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embedd
 329              		.file 7 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embedd
 330              		.file 8 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embedd
 331              		.file 9 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embedd
 332              		.file 10 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embed
 333              		.file 11 "c:\\users\\leonardo\\desktop\\gd32embeddedbuilder_v1.5.6_rel\\tools\\gnu tools arm embed
 334              		.file 12 "../../CMSIS/system_gd32f4xx.h"
 335              		.file 13 "../../Dawn/DawnBLDC/dawn_bldc_math.h"
 336              		.file 14 "../../Dawn/DawnLib/dawn_lib.h"
 337              		.file 15 "../../Dawn/DawnBsp/timebase.h"
 338              		.file 16 "../../Dawn/DawnCom/unpack.h"
 339              		.file 17 "../../Dawn/DawnDevice/icm206xx.h"
 340              		.file 18 "../../Dawn/DawnGimbal/dawn_gimbal_math.h"
 341              		.file 19 "../../Dawn/DawnGimbal/dawn_gimbal_system.h"
 342              		.file 20 "../../Dawn/DawnMain/dawn_function.h"
 343              		.file 21 "../../Dawn/DawnBsp/gpio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 unpack.c
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:16     .text.NVIC_SystemReset:00000000 $t
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:23     .text.NVIC_SystemReset:00000000 NVIC_SystemReset
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:94     .text.NVIC_SystemReset:00000028 $d
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:104    .bss.DebugUsartFrame:00000000 DebugUsartFrame
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:101    .bss.DebugUsartFrame:00000000 $d
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:107    .text.FrameUnpack:00000000 $t
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:114    .text.FrameUnpack:00000000 FrameUnpack
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:313    .text.FrameUnpack:00000110 $d
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:322    .bss.pbuf.11222:00000000 pbuf.11222
C:\Users\leonardo\AppData\Local\Temp\cc97s8lU.s:319    .bss.pbuf.11222:00000000 $d
                           .group:00000000 wm4.0.a684136774235169b6efdc382df56ab0
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.newlib.h.8.2aecb9f3b2dc9d2e83d06d10f0c6ed3e
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.math.h.13.adb102f7bd7860b1f241e149d6914a1e
                           .group:00000000 wm4.gd32f4xx.h.13.7e2e481b0ab689b59679fcf9de8ad53f
                           .group:00000000 wm4.core_cm4.h.43.9593ac0dcec24a3a6f1d638d754e90b2
                           .group:00000000 wm4.core_cmInstr.h.39.addda81f1f3453ba31dd54fc5b6fcee8
                           .group:00000000 wm4.core_cmSimd.h.43.c355993beb49ccd10586af5b1cfe5aee
                           .group:00000000 wm4.core_cm4.h.201.38b66ea2c12d55e26a2374d5521b1bde
                           .group:00000000 wm4.gd32f4xx.h.268.6244d4312c046a64f69632f7ef07b287
                           .group:00000000 wm4.gd32f4xx_rcu.h.18.5c1e5e7e0de404504004d8bb7db8129d
                           .group:00000000 wm4.gd32f4xx_adc.h.13.555e7341a9ddcdbc980571a940325972
                           .group:00000000 wm4.gd32f4xx_can.h.13.2811f1e7e0dd1a163a8850b48ae09a18
                           .group:00000000 wm4.gd32f4xx_crc.h.13.e3fa8cb47f74e88ac6e7a18c10f0cae7
                           .group:00000000 wm4.gd32f4xx_ctc.h.13.979d5c7db9c07247dafcdc888120aeeb
                           .group:00000000 wm4.gd32f4xx_dac.h.13.6aae99156ce94e45e273c87252f3e1b5
                           .group:00000000 wm4.gd32f4xx_dbg.h.13.c5f36ebf9ff6bf00cb705dace0230749
                           .group:00000000 wm4.gd32f4xx_dci.h.13.43c4239de7bb8115ecac688727adc34d
                           .group:00000000 wm4.gd32f4xx_dma.h.13.dd34986dcd88f37eef0ac885fade6a96
                           .group:00000000 wm4.gd32f4xx_exti.h.13.f61fefc984e3d5d6bfd619e837d781f0
                           .group:00000000 wm4.gd32f4xx_fmc.h.12.6ad1d5b3792ad9539d3cdeacd021dc9f
                           .group:00000000 wm4.gd32f4xx_fwdgt.h.13.cc9a34a06b043d4b817ab3d1a6056177
                           .group:00000000 wm4.gd32f4xx_gpio.h.13.ac5c85bea0e960885418a329bb1f1322
                           .group:00000000 wm4.gd32f4xx_syscfg.h.13.b2bd3727e52dfdd22af4632a1311bbb7
                           .group:00000000 wm4.gd32f4xx_i2c.h.13.eb0f8b31bd16ee5fe82cc39a9dd42f2d
                           .group:00000000 wm4.gd32f4xx_iref.h.13.7fc1143691d228493f7100d3cc247638
                           .group:00000000 wm4.gd32f4xx_pmu.h.13.724bacbcb5c124f50a6b00f61a9eb756
                           .group:00000000 wm4.gd32f4xx_rtc.h.13.fc493d83f9d78f0b7c4919b6d2f31956
                           .group:00000000 wm4.gd32f4xx_sdio.h.13.81c3455a223eea59b64370eea49a57de
                           .group:00000000 wm4.gd32f4xx_spi.h.13.03d2444bcb21a0c2481c42cb6d9fce79
                           .group:00000000 wm4.gd32f4xx_timer.h.13.6cb5bef9444452fac8393c6f9325aaca
                           .group:00000000 wm4.gd32f4xx_trng.h.13.8e3605226dc73eb8a884d03608e7b6df
                           .group:00000000 wm4.gd32f4xx_usart.h.13.2986dbbf12f17711a1874d27609e0b55
                           .group:00000000 wm4.gd32f4xx_wwdgt.h.13.1abc40e3831eb7a2ed947144f7cb9188
                           .group:00000000 wm4.gd32f4xx_misc.h.13.b10945aa7ed210c08c1585a4b5874d8c
                           .group:00000000 wm4.arm_math.h.289.5e959424b5305a9624e101328824bdf9
                           .group:00000000 wm4.arm_math.h.309.e0917c8c6aa37995c408e917008fa910
                           .group:00000000 wm4.dawn_main.h.25.26e38e321c8b35cbe4de27b260dda59b
                           .group:00000000 wm4.usart.h.25.fc01861d7892853aa83247b640021348
                           .group:00000000 wm4.timebase.h.25.148c98407bdc7ce1114915cde093d87a
                           .group:00000000 wm4.unpack.h.25.91bc4c6c266694549e3c97bc659d6890
                           .group:00000000 wm4.icm206xx.h.25.1a18715348b9cffd270504658e08606f
                           .group:00000000 wm4.dawn_gimbal_system.h.30.8227ed645aeaf3d3a6c9940ae39ea25c
                           .group:00000000 wm4.dawn_bldc.h.29.3546f2d9ec9f7c73acb60442fea0569b
                           .group:00000000 wm4.gpio.h.25.a0e8138dd0ca622ddf41b90bee6b7046
                           .group:00000000 wm4.flash.h.25.8e339cfaaf976c4d7bfe969ee8266e65

UNDEFINED SYMBOLS
debug_usart_get_byte
memcpy
usart_disable
usart_deinit
