--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17350905 paths analyzed, 2362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.176ns.
--------------------------------------------------------------------------------
Slack:                  0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.124ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.124ns (2.890ns logic, 16.234ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_pixel_q_9_1 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.003ns (Levels of Logic = 10)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_pixel_q_9_1 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   M_pixel_q_9_1
                                                       display/M_pixel_q_9_1
    SLICE_X15Y38.A6      net (fanout=5)        1.982   M_pixel_q_9_1
    SLICE_X15Y38.A       Tilo                  0.259   level2/ball1/Sh7911
                                                       display/M_pixel_q[10]_GND_3_o_LessThan_4_o1_1
    SLICE_X9Y47.B6       net (fanout=6)        1.816   M_pixel_q[10]_GND_3_o_LessThan_4_o1
    SLICE_X9Y47.B        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Msub_n0173[4:0]_Madd_xor<4>111
    SLICE_X9Y47.A2       net (fanout=1)        0.931   level4/ball/Msub_n0173[4:0]_Madd_xor<4>11
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X11Y49.D3      net (fanout=11)       0.417   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X11Y49.D       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<5>11
    SLICE_X13Y31.B2      net (fanout=8)        2.720   level4/ball/n0272<5>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.003ns (3.171ns logic, 15.832ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y36.A2      net (fanout=18)       1.551   M_line_q_6
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.975ns (2.890ns logic, 16.085ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.936ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.DMUX    Taxd                  0.455   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.936ns (3.035ns logic, 15.901ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.902ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y32.A2      net (fanout=18)       1.307   M_line_q_6
    SLICE_X13Y32.A       Tilo                  0.259   display/M_line_q_8_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_4
    SLICE_X11Y50.D6      net (fanout=35)       3.798   M_line_q[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y50.D       Tilo                  0.259   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
                                                       level4/ball/Msub_sq_fig_y_Madd_xor<4>111
    SLICE_X10Y49.C3      net (fanout=2)        0.578   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
    SLICE_X10Y49.DMUX    Topcd                 0.493   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<6>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.902ns (3.073ns logic, 15.829ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_pixel_q_9_1 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.847ns (Levels of Logic = 10)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_pixel_q_9_1 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   M_pixel_q_9_1
                                                       display/M_pixel_q_9_1
    SLICE_X15Y38.A6      net (fanout=5)        1.982   M_pixel_q_9_1
    SLICE_X15Y38.A       Tilo                  0.259   level2/ball1/Sh7911
                                                       display/M_pixel_q[10]_GND_3_o_LessThan_4_o1_1
    SLICE_X9Y47.B6       net (fanout=6)        1.816   M_pixel_q[10]_GND_3_o_LessThan_4_o1
    SLICE_X9Y47.B        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Msub_n0173[4:0]_Madd_xor<4>111
    SLICE_X9Y47.A2       net (fanout=1)        0.931   level4/ball/Msub_n0173[4:0]_Madd_xor<4>11
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X10Y50.C3      net (fanout=11)       0.611   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.847ns (3.147ns logic, 15.700ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_10 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.809ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_10 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_10
    SLICE_X13Y36.A5      net (fanout=11)       1.385   M_line_q_10
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.809ns (2.890ns logic, 15.919ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_8_1 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.822ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.717 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_8_1 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   display/M_line_q_8_2
                                                       display/M_line_q_8_1
    SLICE_X13Y36.A4      net (fanout=3)        1.444   display/M_line_q_8_1
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.822ns (2.844ns logic, 15.978ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.787ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y36.A2      net (fanout=18)       1.551   M_line_q_6
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.DMUX    Taxd                  0.455   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.787ns (3.035ns logic, 15.752ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.773ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X10Y33.A2      net (fanout=14)       1.710   M_line_q_9
    SLICE_X10Y33.A       Tilo                  0.235   display/M_line_q_6_1
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_3
    SLICE_X10Y49.A1      net (fanout=19)       1.925   M_line_q[10]_GND_3_o_LessThan_6_o12
    SLICE_X10Y49.AMUX    Topaa                 0.449   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<4>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X9Y47.A4       net (fanout=2)        0.747   level4/ball/Maddsub_n0330_4
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X11Y49.D3      net (fanout=11)       0.417   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X11Y49.D       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<5>11
    SLICE_X13Y31.B2      net (fanout=8)        2.720   level4/ball/n0272<5>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.773ns (3.288ns logic, 15.485ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_5 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.750ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_5 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_5
    SLICE_X13Y36.A6      net (fanout=19)       1.326   M_line_q_5
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.750ns (2.890ns logic, 15.860ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.751ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.330 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X0Y25.C3       net (fanout=7)        1.844   level4/Mmux_M_collision10_d13
    SLICE_X0Y25.CLK      Tas                   0.339   level4/M_collision10_q[0]
                                                       level4/Mmux_M_collision10_d11
                                                       level4/M_collision10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.751ns (2.890ns logic, 15.861ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_7 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.700ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_7 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_7
    SLICE_X13Y32.A3      net (fanout=20)       1.105   M_line_q_7
    SLICE_X13Y32.A       Tilo                  0.259   display/M_line_q_8_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_4
    SLICE_X11Y50.D6      net (fanout=35)       3.798   M_line_q[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y50.D       Tilo                  0.259   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
                                                       level4/ball/Msub_sq_fig_y_Madd_xor<4>111
    SLICE_X10Y49.C3      net (fanout=2)        0.578   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
    SLICE_X10Y49.DMUX    Topcd                 0.493   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<6>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.700ns (3.073ns logic, 15.627ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.682ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y32.A1      net (fanout=14)       1.087   M_line_q_9
    SLICE_X13Y32.A       Tilo                  0.259   display/M_line_q_8_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_4
    SLICE_X11Y50.D6      net (fanout=35)       3.798   M_line_q[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y50.D       Tilo                  0.259   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
                                                       level4/ball/Msub_sq_fig_y_Madd_xor<4>111
    SLICE_X10Y49.C3      net (fanout=2)        0.578   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
    SLICE_X10Y49.DMUX    Topcd                 0.493   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<6>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.682ns (3.073ns logic, 15.609ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision11_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.632ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision11_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X7Y32.C3       net (fanout=7)        1.691   level4/Mmux_M_collision10_d13
    SLICE_X7Y32.CLK      Tas                   0.373   level4/M_collision11_q[0]
                                                       level4/Mmux_M_collision11_d11
                                                       level4/M_collision11_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.632ns (2.924ns logic, 15.708ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_10 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.621ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_10 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_10
    SLICE_X13Y36.A5      net (fanout=11)       1.385   M_line_q_10
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.DMUX    Taxd                  0.455   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.621ns (3.035ns logic, 15.586ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_8_1 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.634ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.717 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_8_1 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   display/M_line_q_8_2
                                                       display/M_line_q_8_1
    SLICE_X13Y36.A4      net (fanout=3)        1.444   display/M_line_q_8_1
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.DMUX    Taxd                  0.455   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.634ns (2.989ns logic, 15.645ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.617ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X10Y33.A2      net (fanout=14)       1.710   M_line_q_9
    SLICE_X10Y33.A       Tilo                  0.235   display/M_line_q_6_1
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_3
    SLICE_X10Y49.A1      net (fanout=19)       1.925   M_line_q[10]_GND_3_o_LessThan_6_o12
    SLICE_X10Y49.AMUX    Topaa                 0.449   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<4>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X9Y47.A4       net (fanout=2)        0.747   level4/ball/Maddsub_n0330_4
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X10Y50.C3      net (fanout=11)       0.611   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.617ns (3.264ns logic, 15.353ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_pixel_q_9_1 (FF)
  Destination:          level4/M_collision10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.630ns (Levels of Logic = 10)
  Clock Path Skew:      0.015ns (0.635 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_pixel_q_9_1 to level4/M_collision10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   M_pixel_q_9_1
                                                       display/M_pixel_q_9_1
    SLICE_X15Y38.A6      net (fanout=5)        1.982   M_pixel_q_9_1
    SLICE_X15Y38.A       Tilo                  0.259   level2/ball1/Sh7911
                                                       display/M_pixel_q[10]_GND_3_o_LessThan_4_o1_1
    SLICE_X9Y47.B6       net (fanout=6)        1.816   M_pixel_q[10]_GND_3_o_LessThan_4_o1
    SLICE_X9Y47.B        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Msub_n0173[4:0]_Madd_xor<4>111
    SLICE_X9Y47.A2       net (fanout=1)        0.931   level4/ball/Msub_n0173[4:0]_Madd_xor<4>11
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X11Y49.D3      net (fanout=11)       0.417   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X11Y49.D       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<5>11
    SLICE_X13Y31.B2      net (fanout=8)        2.720   level4/ball/n0272<5>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X0Y25.C3       net (fanout=7)        1.844   level4/Mmux_M_collision10_d13
    SLICE_X0Y25.CLK      Tas                   0.339   level4/M_collision10_q[0]
                                                       level4/Mmux_M_collision10_d11
                                                       level4/M_collision10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.630ns (3.171ns logic, 15.459ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.602ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.330 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y36.A2      net (fanout=18)       1.551   M_line_q_6
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X0Y25.C3       net (fanout=7)        1.844   level4/Mmux_M_collision10_d13
    SLICE_X0Y25.CLK      Tas                   0.339   level4/M_collision10_q[0]
                                                       level4/Mmux_M_collision10_d11
                                                       level4/M_collision10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.602ns (2.890ns logic, 15.712ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_5 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.571ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_5 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_5
    SLICE_X13Y32.A5      net (fanout=19)       0.976   M_line_q_5
    SLICE_X13Y32.A       Tilo                  0.259   display/M_line_q_8_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_4
    SLICE_X11Y50.D6      net (fanout=35)       3.798   M_line_q[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y50.D       Tilo                  0.259   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
                                                       level4/ball/Msub_sq_fig_y_Madd_xor<4>111
    SLICE_X10Y49.C3      net (fanout=2)        0.578   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
    SLICE_X10Y49.DMUX    Topcd                 0.493   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<6>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.571ns (3.073ns logic, 15.498ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_5 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.562ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_5 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_5
    SLICE_X13Y36.A6      net (fanout=19)       1.326   M_line_q_5
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.DMUX    Taxd                  0.455   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.562ns (3.035ns logic, 15.527ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision4_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.571ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.337 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision4_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X3Y28.C3       net (fanout=7)        1.630   level4/Mmux_M_collision10_d13
    SLICE_X3Y28.CLK      Tas                   0.373   level4/M_collision4_q[0]
                                                       level4/Mmux_M_collision4_d11
                                                       level4/M_collision4_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.571ns (2.924ns logic, 15.647ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.563ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.330 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.DMUX    Taxd                  0.455   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X0Y25.C3       net (fanout=7)        1.844   level4/Mmux_M_collision10_d13
    SLICE_X0Y25.CLK      Tas                   0.339   level4/M_collision10_q[0]
                                                       level4/Mmux_M_collision10_d11
                                                       level4/M_collision10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.563ns (3.035ns logic, 15.528ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision10_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.529ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.330 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision10_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y32.A2      net (fanout=18)       1.307   M_line_q_6
    SLICE_X13Y32.A       Tilo                  0.259   display/M_line_q_8_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_4
    SLICE_X11Y50.D6      net (fanout=35)       3.798   M_line_q[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y50.D       Tilo                  0.259   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
                                                       level4/ball/Msub_sq_fig_y_Madd_xor<4>111
    SLICE_X10Y49.C3      net (fanout=2)        0.578   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
    SLICE_X10Y49.DMUX    Topcd                 0.493   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<6>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C5      net (fanout=3)        1.162   level4/ball/Maddsub_n0330_7
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X0Y25.C3       net (fanout=7)        1.844   level4/Mmux_M_collision10_d13
    SLICE_X0Y25.CLK      Tas                   0.339   level4/M_collision10_q[0]
                                                       level4/Mmux_M_collision10_d11
                                                       level4/M_collision10_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.529ns (3.073ns logic, 15.456ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision11_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.725 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision11_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y36.A2      net (fanout=18)       1.551   M_line_q_6
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.BMUX    Taxb                  0.310   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C1      net (fanout=11)       1.495   level4/ball/Maddsub_n0330_5
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X7Y32.C3       net (fanout=7)        1.691   level4/Mmux_M_collision10_d13
    SLICE_X7Y32.CLK      Tas                   0.373   level4/M_collision11_q[0]
                                                       level4/Mmux_M_collision11_d11
                                                       level4/M_collision11_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.483ns (2.924ns logic, 15.559ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_pixel_q_9_1 (FF)
  Destination:          level4/M_collision11_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.511ns (Levels of Logic = 10)
  Clock Path Skew:      0.012ns (0.725 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_pixel_q_9_1 to level4/M_collision11_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   M_pixel_q_9_1
                                                       display/M_pixel_q_9_1
    SLICE_X15Y38.A6      net (fanout=5)        1.982   M_pixel_q_9_1
    SLICE_X15Y38.A       Tilo                  0.259   level2/ball1/Sh7911
                                                       display/M_pixel_q[10]_GND_3_o_LessThan_4_o1_1
    SLICE_X9Y47.B6       net (fanout=6)        1.816   M_pixel_q[10]_GND_3_o_LessThan_4_o1
    SLICE_X9Y47.B        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Msub_n0173[4:0]_Madd_xor<4>111
    SLICE_X9Y47.A2       net (fanout=1)        0.931   level4/ball/Msub_n0173[4:0]_Madd_xor<4>11
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X11Y49.D3      net (fanout=11)       0.417   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X11Y49.D       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<5>11
    SLICE_X13Y31.B2      net (fanout=8)        2.720   level4/ball/n0272<5>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X7Y32.C3       net (fanout=7)        1.691   level4/Mmux_M_collision10_d13
    SLICE_X7Y32.CLK      Tas                   0.373   level4/M_collision11_q[0]
                                                       level4/Mmux_M_collision11_d11
                                                       level4/M_collision11_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.511ns (3.205ns logic, 15.306ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_pixel_q_7_1 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.488ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.629 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_pixel_q_7_1 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   M_pixel_q_7_1
                                                       display/M_pixel_q_7_1
    SLICE_X15Y38.A5      net (fanout=5)        1.467   M_pixel_q_7_1
    SLICE_X15Y38.A       Tilo                  0.259   level2/ball1/Sh7911
                                                       display/M_pixel_q[10]_GND_3_o_LessThan_4_o1_1
    SLICE_X9Y47.B6       net (fanout=6)        1.816   M_pixel_q[10]_GND_3_o_LessThan_4_o1
    SLICE_X9Y47.B        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Msub_n0173[4:0]_Madd_xor<4>111
    SLICE_X9Y47.A2       net (fanout=1)        0.931   level4/ball/Msub_n0173[4:0]_Madd_xor<4>11
    SLICE_X9Y47.A        Tilo                  0.259   level4/ball/Mmux_blue1211112
                                                       level4/ball/Maddsub_n0330_Madd_lut<4>1
    SLICE_X11Y49.A1      net (fanout=2)        1.376   level4/ball/Maddsub_n0330_Madd_lut[4]
    SLICE_X11Y49.A       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<6>111
    SLICE_X11Y49.D3      net (fanout=11)       0.417   level4/ball/Maddsub_n0330_Madd_xor<6>11
    SLICE_X11Y49.D       Tilo                  0.259   level4/ball/n0272<5>1
                                                       level4/ball/Maddsub_n0330_Madd_xor<5>11
    SLICE_X13Y31.B2      net (fanout=8)        2.720   level4/ball/n0272<5>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.488ns (3.171ns logic, 15.317ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_9 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.463ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_9 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_line_q_10
                                                       display/M_line_q_9
    SLICE_X13Y36.A1      net (fanout=14)       1.700   M_line_q_9
    SLICE_X13Y36.A       Tilo                  0.259   M_line_q_4_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_1
    SLICE_X11Y34.D4      net (fanout=12)       0.926   M_line_q[10]_GND_3_o_LessThan_6_o1
    SLICE_X11Y34.D       Tilo                  0.259   M_line_q_3_2
                                                       display/Mmux_y11_2
    SLICE_X10Y49.AX      net (fanout=25)       3.129   Mmux_y111
    SLICE_X10Y49.CMUX    Taxc                  0.410   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C2      net (fanout=5)        0.734   level4/ball/Maddsub_n0330_6
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.463ns (2.990ns logic, 15.473ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_line_q_6 (FF)
  Destination:          level4/M_collision3_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_line_q_6 to level4/M_collision3_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   M_line_q_7
                                                       display/M_line_q_6
    SLICE_X13Y32.A2      net (fanout=18)       1.307   M_line_q_6
    SLICE_X13Y32.A       Tilo                  0.259   display/M_line_q_8_2
                                                       display/M_line_q[10]_GND_3_o_LessThan_6_o1_4
    SLICE_X11Y50.D6      net (fanout=35)       3.798   M_line_q[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y50.D       Tilo                  0.259   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
                                                       level4/ball/Msub_sq_fig_y_Madd_xor<4>111
    SLICE_X10Y49.C3      net (fanout=2)        0.578   level4/ball/Msub_sq_fig_y_Madd_xor<4>11
    SLICE_X10Y49.CMUX    Topcc                 0.469   level4/ball/Maddsub_n0330_Madd1_cy[7]
                                                       level4/ball/Maddsub_n0330_Madd1_lut<6>
                                                       level4/ball/Maddsub_n0330_Madd1_cy<7>
    SLICE_X10Y50.C2      net (fanout=5)        0.734   level4/ball/Maddsub_n0330_6
    SLICE_X10Y50.C       Tilo                  0.235   level3/ball/Mcompar_M_umovingsquare_o_x1[10]_x[10]_LessThan_127_o_cy[4]
                                                       level4/ball/Maddsub_n0330_Madd_xor<7>11
    SLICE_X13Y31.B4      net (fanout=5)        2.394   level4/ball/n0272<7>1
    SLICE_X13Y31.B       Tilo                  0.259   display/M_pixel_q_7_2
                                                       level4/ball/Mmux_blue1225
    SLICE_X11Y47.A1      net (fanout=1)        2.154   level4/ball/Mmux_blue1225
    SLICE_X11Y47.A       Tilo                  0.259   level4/ball/Mmux_blue1232
                                                       level4/ball/Mmux_blue1235
    SLICE_X10Y46.C4      net (fanout=1)        0.555   level4/ball/Mmux_blue1235
    SLICE_X10Y46.C       Tilo                  0.235   level4/ball/Mmux_blue1221
                                                       level4/ball/Mmux_blue1236
    SLICE_X3Y40.A2       net (fanout=10)       1.664   M_ball_active_3
    SLICE_X3Y40.A        Tilo                  0.259   level4/M_collision5_q[0]
                                                       level4/Mmux_M_collision10_d131
    SLICE_X8Y31.A3       net (fanout=7)        2.217   level4/Mmux_M_collision10_d13
    SLICE_X8Y31.CLK      Tas                   0.339   M_collision3_q_0_1
                                                       level4/Mmux_M_collision3_d12
                                                       level4/M_collision3_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.450ns (3.049ns logic, 15.401ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_3/CLK
  Logical resource: display/M_pixel_q_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_3/CLK
  Logical resource: display/M_pixel_q_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_3/CLK
  Logical resource: display/M_pixel_q_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_3/CLK
  Logical resource: display/M_pixel_q_3/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_7/CLK
  Logical resource: display/M_pixel_q_4/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_7/CLK
  Logical resource: display/M_pixel_q_5/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_7/CLK
  Logical resource: display/M_pixel_q_6/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q_7/CLK
  Logical resource: display/M_pixel_q_7/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level4/M_collision10_q[0]/CLK
  Logical resource: level4/M_collision10_q_0/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_collision_q_1_3/CLK
  Logical resource: level4/M_collision_q_1/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/M_grid_change_q[159]/CLK
  Logical resource: level0/M_grid_change_q_159/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/ball/M_currentx_q[3]/CLK
  Logical resource: level0/ball/M_currentx_q_0/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/ball/M_currentx_q[3]/CLK
  Logical resource: level0/ball/M_currentx_q_2/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/ball/M_currentx_q[3]/CLK
  Logical resource: level0/ball/M_currentx_q_1/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/ball/M_currentx_q[3]/CLK
  Logical resource: level0/ball/M_currentx_q_3/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level2/grid/M_i_q[2]/CLK
  Logical resource: level2/grid/M_i_q_0/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level2/grid/M_i_q[2]/CLK
  Logical resource: level2/grid/M_i_q_3/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level2/grid/M_i_q[2]/CLK
  Logical resource: level2/grid/M_i_q_2/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_collision7_q_1/CLK
  Logical resource: level4/M_collision7_q_1/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level4/grid/M_j_q[1]/CLK
  Logical resource: level4/grid/M_j_q_0/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level4/grid/M_j_q[1]/CLK
  Logical resource: level4/grid/M_j_q_1/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_collision5_q_1/CLK
  Logical resource: level4/M_collision5_q_1/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/grid/M_j_q[3]/CLK
  Logical resource: level0/grid/M_j_q_2/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/grid/M_j_q[3]/CLK
  Logical resource: level0/grid/M_j_q_3/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_collision3_q_0_1/CLK
  Logical resource: level4/M_collision3_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_collision3_q_1_1/CLK
  Logical resource: level4/M_collision3_q_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: level0/ball/M_state_q_FSM_FFd3/CLK
  Logical resource: level0/ball/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_collision3_q_0_0/CLK
  Logical resource: level2/M_collision3_q_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17350905 paths, 0 nets, and 24596 connections

Design statistics:
   Minimum period:  19.176ns{1}   (Maximum frequency:  52.149MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 23:52:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



