INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/driver_7seg_6digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_6digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/evald/OneDrive/Dokumentai/Digital-electronics/digital-electronics-1/labs/DigitalClock_V5-20220428T100505Z-001/DigitalClock_V5/DigitalClock_V5.srcs/sim_1/new/tb_driver_7seg_6digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_6digits'
