// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ch_gain_cal_moving_avg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        iq_samples_in_M_real_address0,
        iq_samples_in_M_real_ce0,
        iq_samples_in_M_real_q0,
        iq_samples_in_M_imag_address0,
        iq_samples_in_M_imag_ce0,
        iq_samples_in_M_imag_q0,
        iq_samples_out_M_real_0_0_0_address0,
        iq_samples_out_M_real_0_0_0_ce0,
        iq_samples_out_M_real_0_0_0_we0,
        iq_samples_out_M_real_0_0_0_d0,
        iq_samples_out_M_imag_0_0_0_address0,
        iq_samples_out_M_imag_0_0_0_ce0,
        iq_samples_out_M_imag_0_0_0_we0,
        iq_samples_out_M_imag_0_0_0_d0,
        len,
        arr
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] iq_samples_in_M_real_address0;
output   iq_samples_in_M_real_ce0;
input  [15:0] iq_samples_in_M_real_q0;
output  [5:0] iq_samples_in_M_imag_address0;
output   iq_samples_in_M_imag_ce0;
input  [15:0] iq_samples_in_M_imag_q0;
output  [5:0] iq_samples_out_M_real_0_0_0_address0;
output   iq_samples_out_M_real_0_0_0_ce0;
output   iq_samples_out_M_real_0_0_0_we0;
output  [15:0] iq_samples_out_M_real_0_0_0_d0;
output  [5:0] iq_samples_out_M_imag_0_0_0_address0;
output   iq_samples_out_M_imag_0_0_0_ce0;
output   iq_samples_out_M_imag_0_0_0_we0;
output  [15:0] iq_samples_out_M_imag_0_0_0_d0;
input  [3:0] len;
input  [9:0] arr;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [2:0] add_i_i177_fu_169_p2;
reg   [2:0] add_i_i177_reg_307;
wire   [9:0] empty_35_fu_190_p2;
reg   [9:0] empty_35_reg_312;
wire   [5:0] add_ln18_fu_205_p2;
reg   [5:0] add_ln18_reg_317;
wire    grp_moving_avg_Pipeline_clear_fu_82_ap_start;
wire    grp_moving_avg_Pipeline_clear_fu_82_ap_done;
wire    grp_moving_avg_Pipeline_clear_fu_82_ap_idle;
wire    grp_moving_avg_Pipeline_clear_fu_82_ap_ready;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_q_V_4_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_q_V_4_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_q_V_3_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_q_V_3_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_q_V_2_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_q_V_2_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_q_V_1_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_q_V_1_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_q_V_0_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_q_V_0_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_i_V_4_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_i_V_4_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_i_V_3_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_i_V_3_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_i_V_2_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_i_V_2_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_i_V_1_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_i_V_1_0_out_ap_vld;
wire   [15:0] grp_moving_avg_Pipeline_clear_fu_82_window_i_V_0_0_out;
wire    grp_moving_avg_Pipeline_clear_fu_82_window_i_V_0_0_out_ap_vld;
wire    grp_moving_avg_Pipeline_outer_fu_96_ap_start;
wire    grp_moving_avg_Pipeline_outer_fu_96_ap_done;
wire    grp_moving_avg_Pipeline_outer_fu_96_ap_idle;
wire    grp_moving_avg_Pipeline_outer_fu_96_ap_ready;
wire   [5:0] grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_imag_address0;
wire    grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_imag_ce0;
wire   [5:0] grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_real_address0;
wire    grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_real_ce0;
wire   [5:0] grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_address0;
wire    grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_ce0;
wire    grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_we0;
wire   [15:0] grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_d0;
wire   [5:0] grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_address0;
wire    grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_ce0;
wire    grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_we0;
wire   [15:0] grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_d0;
reg    grp_moving_avg_Pipeline_clear_fu_82_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_moving_avg_Pipeline_outer_fu_96_ap_start_reg;
wire    ap_CS_fsm_state4;
wire  signed [3:0] empty_fu_125_p0;
wire   [2:0] empty_fu_125_p1;
wire  signed [3:0] tmp_fu_176_p0;
wire   [3:0] tmp_fu_176_p2;
wire  signed [4:0] tmp_cast_cast_cast_fu_182_p1;
wire   [9:0] tmp_cast_cast_cast_cast_fu_186_p1;
wire  signed [3:0] len_cast13_cast_fu_197_p0;
wire  signed [4:0] len_cast13_cast_fu_197_p1;
wire   [5:0] len_cast13_cast_cast_fu_201_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_moving_avg_Pipeline_clear_fu_82_ap_start_reg = 1'b0;
#0 grp_moving_avg_Pipeline_outer_fu_96_ap_start_reg = 1'b0;
end

ch_gain_cal_moving_avg_Pipeline_clear grp_moving_avg_Pipeline_clear_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_moving_avg_Pipeline_clear_fu_82_ap_start),
    .ap_done(grp_moving_avg_Pipeline_clear_fu_82_ap_done),
    .ap_idle(grp_moving_avg_Pipeline_clear_fu_82_ap_idle),
    .ap_ready(grp_moving_avg_Pipeline_clear_fu_82_ap_ready),
    .window_q_V_4_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_4_0_out),
    .window_q_V_4_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_4_0_out_ap_vld),
    .window_q_V_3_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_3_0_out),
    .window_q_V_3_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_3_0_out_ap_vld),
    .window_q_V_2_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_2_0_out),
    .window_q_V_2_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_2_0_out_ap_vld),
    .window_q_V_1_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_1_0_out),
    .window_q_V_1_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_1_0_out_ap_vld),
    .window_q_V_0_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_0_0_out),
    .window_q_V_0_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_0_0_out_ap_vld),
    .window_i_V_4_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_4_0_out),
    .window_i_V_4_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_4_0_out_ap_vld),
    .window_i_V_3_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_3_0_out),
    .window_i_V_3_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_3_0_out_ap_vld),
    .window_i_V_2_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_2_0_out),
    .window_i_V_2_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_2_0_out_ap_vld),
    .window_i_V_1_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_1_0_out),
    .window_i_V_1_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_1_0_out_ap_vld),
    .window_i_V_0_0_out(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_0_0_out),
    .window_i_V_0_0_out_ap_vld(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_0_0_out_ap_vld)
);

ch_gain_cal_moving_avg_Pipeline_outer grp_moving_avg_Pipeline_outer_fu_96(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_moving_avg_Pipeline_outer_fu_96_ap_start),
    .ap_done(grp_moving_avg_Pipeline_outer_fu_96_ap_done),
    .ap_idle(grp_moving_avg_Pipeline_outer_fu_96_ap_idle),
    .ap_ready(grp_moving_avg_Pipeline_outer_fu_96_ap_ready),
    .window_q_V_4_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_4_0_out),
    .window_q_V_3_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_3_0_out),
    .window_q_V_2_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_2_0_out),
    .window_q_V_1_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_1_0_out),
    .window_q_V_0_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_q_V_0_0_out),
    .window_i_V_4_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_4_0_out),
    .window_i_V_3_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_3_0_out),
    .window_i_V_2_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_2_0_out),
    .window_i_V_1_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_1_0_out),
    .window_i_V_0_0_reload(grp_moving_avg_Pipeline_clear_fu_82_window_i_V_0_0_out),
    .add_ln18(add_ln18_reg_317),
    .add_i_i177_cast_cast(add_i_i177_reg_307),
    .arr(arr),
    .empty(empty_35_reg_312),
    .iq_samples_in_M_imag_address0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_imag_address0),
    .iq_samples_in_M_imag_ce0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_imag_ce0),
    .iq_samples_in_M_imag_q0(iq_samples_in_M_imag_q0),
    .iq_samples_in_M_real_address0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_real_address0),
    .iq_samples_in_M_real_ce0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_real_ce0),
    .iq_samples_in_M_real_q0(iq_samples_in_M_real_q0),
    .iq_samples_out_M_real_0_0_0_address0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_address0),
    .iq_samples_out_M_real_0_0_0_ce0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_ce0),
    .iq_samples_out_M_real_0_0_0_we0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_we0),
    .iq_samples_out_M_real_0_0_0_d0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_d0),
    .iq_samples_out_M_imag_0_0_0_address0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_address0),
    .iq_samples_out_M_imag_0_0_0_ce0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_ce0),
    .iq_samples_out_M_imag_0_0_0_we0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_we0),
    .iq_samples_out_M_imag_0_0_0_d0(grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_moving_avg_Pipeline_clear_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_moving_avg_Pipeline_clear_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_moving_avg_Pipeline_clear_fu_82_ap_ready == 1'b1)) begin
            grp_moving_avg_Pipeline_clear_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_moving_avg_Pipeline_outer_fu_96_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_moving_avg_Pipeline_outer_fu_96_ap_start_reg <= 1'b1;
        end else if ((grp_moving_avg_Pipeline_outer_fu_96_ap_ready == 1'b1)) begin
            grp_moving_avg_Pipeline_outer_fu_96_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_i_i177_reg_307 <= add_i_i177_fu_169_p2;
        add_ln18_reg_317 <= add_ln18_fu_205_p2;
        empty_35_reg_312 <= empty_35_fu_190_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_moving_avg_Pipeline_clear_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_moving_avg_Pipeline_outer_fu_96_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_moving_avg_Pipeline_outer_fu_96_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_moving_avg_Pipeline_outer_fu_96_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_moving_avg_Pipeline_clear_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_moving_avg_Pipeline_outer_fu_96_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i177_fu_169_p2 = (empty_fu_125_p1 + 3'd2);

assign add_ln18_fu_205_p2 = (len_cast13_cast_cast_fu_201_p1 + 6'd4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign empty_35_fu_190_p2 = (tmp_cast_cast_cast_cast_fu_186_p1 + arr);

assign empty_fu_125_p0 = len;

assign empty_fu_125_p1 = empty_fu_125_p0[2:0];

assign grp_moving_avg_Pipeline_clear_fu_82_ap_start = grp_moving_avg_Pipeline_clear_fu_82_ap_start_reg;

assign grp_moving_avg_Pipeline_outer_fu_96_ap_start = grp_moving_avg_Pipeline_outer_fu_96_ap_start_reg;

assign iq_samples_in_M_imag_address0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_imag_address0;

assign iq_samples_in_M_imag_ce0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_imag_ce0;

assign iq_samples_in_M_real_address0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_real_address0;

assign iq_samples_in_M_real_ce0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_in_M_real_ce0;

assign iq_samples_out_M_imag_0_0_0_address0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_address0;

assign iq_samples_out_M_imag_0_0_0_ce0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_ce0;

assign iq_samples_out_M_imag_0_0_0_d0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_d0;

assign iq_samples_out_M_imag_0_0_0_we0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_imag_0_0_0_we0;

assign iq_samples_out_M_real_0_0_0_address0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_address0;

assign iq_samples_out_M_real_0_0_0_ce0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_ce0;

assign iq_samples_out_M_real_0_0_0_d0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_d0;

assign iq_samples_out_M_real_0_0_0_we0 = grp_moving_avg_Pipeline_outer_fu_96_iq_samples_out_M_real_0_0_0_we0;

assign len_cast13_cast_cast_fu_201_p1 = $unsigned(len_cast13_cast_fu_197_p1);

assign len_cast13_cast_fu_197_p0 = len;

assign len_cast13_cast_fu_197_p1 = len_cast13_cast_fu_197_p0;

assign tmp_cast_cast_cast_cast_fu_186_p1 = $unsigned(tmp_cast_cast_cast_fu_182_p1);

assign tmp_cast_cast_cast_fu_182_p1 = $signed(tmp_fu_176_p2);

assign tmp_fu_176_p0 = len;

assign tmp_fu_176_p2 = ($signed(tmp_fu_176_p0) + $signed(4'd15));

endmodule //ch_gain_cal_moving_avg
