/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [43:0] _04_;
  wire [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_96z;
  wire [5:0] celloutsig_0_97z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_8z & celloutsig_1_8z);
  assign celloutsig_0_22z = !(celloutsig_0_20z[3] ? celloutsig_0_11z : celloutsig_0_5z[1]);
  assign celloutsig_0_0z = ~(in_data[31] | in_data[62]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z | celloutsig_1_3z);
  assign celloutsig_0_33z = ~((celloutsig_0_17z[1] | celloutsig_0_10z) & (celloutsig_0_12z | celloutsig_0_7z));
  assign celloutsig_0_10z = ~((celloutsig_0_1z | _01_) & (celloutsig_0_7z | celloutsig_0_8z));
  assign celloutsig_1_5z = ~((in_data[102] | celloutsig_1_2z[0]) & (1'h0 | in_data[131]));
  assign celloutsig_0_15z = ~((celloutsig_0_9z[16] | _02_) & (celloutsig_0_2z | celloutsig_0_5z[1]));
  assign celloutsig_0_96z = celloutsig_0_49z[2:0] + { celloutsig_0_17z[2:1], celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_6z[1:0], celloutsig_0_11z, celloutsig_0_14z } + in_data[23:20];
  reg [5:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 6'h00;
    else _16_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign { _05_[5:3], _00_, _05_[1:0] } = _16_;
  reg [43:0] _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 44'h00000000000;
    else _17_ <= in_data[94:51];
  assign { _04_[43:39], _01_, _04_[37:18], _02_, _04_[16:12], _03_, _04_[10:0] } = _17_;
  assign celloutsig_1_7z = in_data[177:170] / { 1'h1, celloutsig_1_4z[6], 6'h00 };
  assign celloutsig_0_17z = { celloutsig_0_16z[3:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_6z } / { 1'h1, _04_[29:25], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[153:122] >= in_data[191:160];
  assign celloutsig_0_14z = { _04_[42:39], _01_, _04_[37] } > { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_11z = celloutsig_0_9z[5:2] <= celloutsig_0_9z[12:9];
  assign celloutsig_1_6z = { celloutsig_1_1z[5:1], celloutsig_1_0z } && in_data[190:185];
  assign celloutsig_0_9z = { _04_[7:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z } * { _04_[1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[159:151], celloutsig_1_1z } * { in_data[186:173], celloutsig_1_0z };
  assign celloutsig_0_34z = celloutsig_0_1z ? { celloutsig_0_27z[11:7], celloutsig_0_0z } : { celloutsig_0_9z[10:7], celloutsig_0_33z, celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[70:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } != { in_data[54:42], celloutsig_0_1z };
  assign celloutsig_0_42z = & { celloutsig_0_34z, celloutsig_0_27z[13:9] };
  assign celloutsig_0_1z = & in_data[23:19];
  assign celloutsig_0_13z = & { celloutsig_0_8z, celloutsig_0_6z, _04_[13] };
  assign celloutsig_0_7z = | { _04_[36:18], _02_, celloutsig_0_2z };
  assign celloutsig_0_8z = | { _04_[30:29], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_12z = celloutsig_0_4z[2] & celloutsig_0_6z[0];
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_97z = celloutsig_0_16z[10:5] >> { _05_[4:3], _00_, _05_[1], celloutsig_0_42z, celloutsig_0_13z };
  assign celloutsig_0_6z = celloutsig_0_4z[6:4] <<< { _04_[10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z } <<< { celloutsig_1_2z[14:2], celloutsig_1_0z };
  assign celloutsig_0_4z = { _04_[15:12], _03_, celloutsig_0_1z, celloutsig_0_0z } >>> { _04_[13:12], _03_, _04_[10:8], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[127:123], celloutsig_1_0z } >>> { in_data[167:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { in_data[188:185], celloutsig_1_5z } >>> { celloutsig_1_4z[6], 4'h0 };
  assign celloutsig_0_5z = in_data[21:19] - { in_data[37], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_49z = _04_[24:20] ^ celloutsig_0_17z[15:11];
  assign celloutsig_0_16z = { in_data[39:24], celloutsig_0_0z } ^ { _04_[32:29], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_9z[15:3], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_1z } ^ { _04_[13:12], _03_, _04_[10:3], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_4z[6] = celloutsig_1_0z ^ celloutsig_1_2z[0];
  assign { _04_[38], _04_[17], _04_[11] } = { _01_, _02_, _03_ };
  assign _05_[2] = _00_;
  assign celloutsig_1_4z[5:0] = 6'h00;
  assign { out_data[141:128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
