Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 10:34:21 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    393         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (393)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (754)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (393)
--------------------------
 There are 328 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (754)
--------------------------------------------------
 There are 754 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.943        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.943        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.514ns (24.891%)  route 4.569ns (75.109%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.868    11.321    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.348    11.669 r  joystick_test/count[21]_i_1__0/O
                         net (fo=1, routed)           0.000    11.669    joystick_test/count[21]_i_1__0_n_0
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.650    15.133    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[21]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.081    15.612    joystick_test/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.514ns (24.906%)  route 4.565ns (75.094%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.864    11.317    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.348    11.665 r  joystick_test/count[23]_i_2/O
                         net (fo=1, routed)           0.000    11.665    joystick_test/count[23]_i_2_n_0
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.650    15.133    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[23]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.079    15.610    joystick_test/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.514ns (24.947%)  route 4.555ns (75.053%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.854    11.307    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.348    11.655 r  joystick_test/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000    11.655    joystick_test/count[22]_i_1__0_n_0
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.650    15.133    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  joystick_test/count_reg[22]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.079    15.610    joystick_test/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.514ns (25.464%)  route 4.432ns (74.536%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.731    11.184    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.348    11.532 r  joystick_test/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000    11.532    joystick_test/count[17]_i_1__0_n_0
    SLICE_X2Y33          FDRE                                         r  joystick_test/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.649    15.132    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  joystick_test/count_reg[17]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.077    15.607    joystick_test/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.514ns (25.477%)  route 4.429ns (74.523%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.728    11.181    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.348    11.529 r  joystick_test/count[20]_i_1__0/O
                         net (fo=1, routed)           0.000    11.529    joystick_test/count[20]_i_1__0_n_0
    SLICE_X2Y33          FDRE                                         r  joystick_test/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.649    15.132    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  joystick_test/count_reg[20]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.081    15.611    joystick_test/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.514ns (25.671%)  route 4.384ns (74.329%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.683    11.136    joystick_test/count[23]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.348    11.484 r  joystick_test/count[18]_i_1__0/O
                         net (fo=1, routed)           0.000    11.484    joystick_test/count[18]_i_1__0_n_0
    SLICE_X4Y33          FDRE                                         r  joystick_test/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.648    15.131    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  joystick_test/count_reg[18]/C
                         clock pessimism              0.394    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.077    15.567    joystick_test/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 1.514ns (25.685%)  route 4.381ns (74.315%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.680    11.133    joystick_test/count[23]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.348    11.481 r  joystick_test/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000    11.481    joystick_test/count[19]_i_1__0_n_0
    SLICE_X4Y33          FDRE                                         r  joystick_test/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.648    15.131    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  joystick_test/count_reg[19]/C
                         clock pessimism              0.394    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.081    15.571    joystick_test/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.514ns (25.761%)  route 4.363ns (74.239%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.662    11.116    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.348    11.464 r  joystick_test/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.464    joystick_test/count[13]_i_1__0_n_0
    SLICE_X2Y32          FDRE                                         r  joystick_test/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.648    15.131    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  joystick_test/count_reg[13]/C
                         clock pessimism              0.433    15.564    
                         clock uncertainty           -0.035    15.529    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.077    15.606    joystick_test/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.514ns (25.774%)  route 4.360ns (74.226%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.659    11.113    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.348    11.461 r  joystick_test/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000    11.461    joystick_test/count[14]_i_1__0_n_0
    SLICE_X2Y32          FDRE                                         r  joystick_test/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.648    15.131    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  joystick_test/count_reg[14]/C
                         clock pessimism              0.433    15.564    
                         clock uncertainty           -0.035    15.529    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.081    15.610    joystick_test/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.514ns (26.073%)  route 4.293ns (73.927%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.824     5.586    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           1.025     7.129    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     7.253 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.574     7.827    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.443    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.567 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.171    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124     9.295 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.006    10.301    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.152    10.453 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.592    11.045    joystick_test/count[23]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.348    11.393 r  joystick_test/count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.393    joystick_test/count[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  joystick_test/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.645    15.128    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/count_reg[1]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.077    15.603    joystick_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  4.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.477%)  route 0.118ns (22.523%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.027    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  joystick_test/spi_rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/spi_rx_data_reg[13]/Q
                         net (fo=1, routed)           0.112     1.810    joystick_test/p_1_in[5]
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.877     2.071    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[5]/C
                         clock pessimism             -0.500     1.571    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.072     1.643    joystick_test/y_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  joystick_test/spi_master_0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.063     1.784    joystick_test/rx_data[2]
    SLICE_X5Y25          FDRE                                         r  joystick_test/spi_rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.876     2.070    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  joystick_test/spi_rx_data_reg[10]/C
                         clock pessimism             -0.500     1.570    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.046     1.616    joystick_test/spi_rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  joystick_test/spi_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/spi_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.112     1.810    joystick_test/p_1_in[4]
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.877     2.071    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[4]/C
                         clock pessimism             -0.500     1.571    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.070     1.641    joystick_test/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  joystick_test/spi_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/spi_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.110     1.808    joystick_test/spi_rx_data_reg_n_0_[3]
    SLICE_X7Y26          FDRE                                         r  joystick_test/x_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.877     2.071    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  joystick_test/x_position_reg[3]/C
                         clock pessimism             -0.500     1.571    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.066     1.637    joystick_test/x_position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           778 Endpoints
Min Delay           778 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.182ns  (logic 17.317ns (33.833%)  route 33.865ns (66.167%))
  Logic Levels:           48  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 f  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT5 (Prop_lut5_I3_O)        0.146    40.683 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           2.554    43.237    vga_display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.328    43.565 r  vga_display/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.079    47.644    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    51.182 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    51.182    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.093ns  (logic 17.224ns (33.711%)  route 33.869ns (66.289%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           2.329    43.531    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.655 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.891    47.546    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    51.093 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    51.093    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.952ns  (logic 17.224ns (33.805%)  route 33.728ns (66.195%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           2.329    43.531    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.655 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.750    47.405    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    50.952 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.952    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.807ns  (logic 17.192ns (33.838%)  route 33.615ns (66.162%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.589    42.791    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.124    42.915 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.377    47.292    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    50.807 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.807    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.603ns  (logic 17.234ns (34.056%)  route 33.370ns (65.944%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.841    43.043    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124    43.167 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.880    47.047    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    50.603 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.603    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.591ns  (logic 17.520ns (34.630%)  route 33.072ns (65.370%))
  Logic Levels:           48  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 f  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT5 (Prop_lut5_I3_O)        0.146    40.683 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.904    42.588    vga_display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I2_O)        0.354    42.942 r  vga_display/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.935    46.877    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.715    50.591 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.591    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.516ns  (logic 17.235ns (34.119%)  route 33.280ns (65.881%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.589    42.791    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.124    42.915 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.042    46.957    blue_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    50.516 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.516    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.432ns  (logic 17.214ns (34.132%)  route 33.219ns (65.868%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.542    42.744    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.124    42.868 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.028    46.896    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    50.432 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.432    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.382ns  (logic 17.310ns (34.357%)  route 33.072ns (65.643%))
  Logic Levels:           48  (CARRY4=29 FDRE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 f  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT5 (Prop_lut5_I3_O)        0.146    40.683 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.963    42.646    vga_display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.328    42.974 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.877    46.851    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    50.382 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.382    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.336ns  (logic 17.209ns (34.188%)  route 33.127ns (65.812%))
  Logic Levels:           49  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[7]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[7]/Q
                         net (fo=20, routed)          2.690     3.208    vga_display/vcount_reg_n_0_[7]
    SLICE_X23Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  vga_display/red_OBUF[3]_inst_i_1697/O
                         net (fo=1, routed)           0.000     3.332    vga_display/red_OBUF[3]_inst_i_1697_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.733 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.733    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.847 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.847    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.961 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.961    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     4.075    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     4.189    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.303    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.616 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         4.010     8.626    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X24Y1          LUT3 (Prop_lut3_I1_O)        0.306     8.932 r  vga_display/red_OBUF[3]_inst_i_1277/O
                         net (fo=17, routed)          1.770    10.702    vga_display/red_OBUF[3]_inst_i_1277_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.826 r  vga_display/red_OBUF[3]_inst_i_847/O
                         net (fo=2, routed)           0.954    11.780    vga_display/red_OBUF[3]_inst_i_847_n_0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  vga_display/red_OBUF[3]_inst_i_851/O
                         net (fo=1, routed)           0.000    11.904    vga_display/red_OBUF[3]_inst_i_851_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.454 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    12.454    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 r  vga_display/red_OBUF[3]_inst_i_557/O[1]
                         net (fo=3, routed)           0.989    13.777    vga_display/red_OBUF[3]_inst_i_557_n_6
    SLICE_X22Y8          LUT3 (Prop_lut3_I1_O)        0.303    14.080 r  vga_display/red_OBUF[3]_inst_i_556/O
                         net (fo=2, routed)           1.297    15.377    vga_display/red_OBUF[3]_inst_i_556_n_0
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.152    15.529 r  vga_display/red_OBUF[3]_inst_i_578/O
                         net (fo=2, routed)           1.035    16.564    vga_display/red_OBUF[3]_inst_i_578_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.326    16.890 r  vga_display/red_OBUF[3]_inst_i_582/O
                         net (fo=1, routed)           0.000    16.890    vga_display/red_OBUF[3]_inst_i_582_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.403 r  vga_display/red_OBUF[3]_inst_i_338/CO[3]
                         net (fo=1, routed)           0.000    17.403    vga_display/red_OBUF[3]_inst_i_338_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.726 r  vga_display/red_OBUF[3]_inst_i_1510/O[1]
                         net (fo=14, routed)          2.119    19.845    vga_display/red_OBUF[3]_inst_i_1510_n_6
    SLICE_X26Y4          LUT3 (Prop_lut3_I1_O)        0.306    20.151 r  vga_display/red_OBUF[3]_inst_i_2179/O
                         net (fo=1, routed)           0.777    20.928    vga_display/red_OBUF[3]_inst_i_2179_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.454 r  vga_display/red_OBUF[3]_inst_i_1972/CO[3]
                         net (fo=1, routed)           0.000    21.454    vga_display/red_OBUF[3]_inst_i_1972_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.568 r  vga_display/red_OBUF[3]_inst_i_1706/CO[3]
                         net (fo=1, routed)           0.000    21.568    vga_display/red_OBUF[3]_inst_i_1706_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.682 r  vga_display/red_OBUF[3]_inst_i_1318/CO[3]
                         net (fo=1, routed)           0.000    21.682    vga_display/red_OBUF[3]_inst_i_1318_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.796 r  vga_display/red_OBUF[3]_inst_i_912/CO[3]
                         net (fo=1, routed)           0.000    21.796    vga_display/red_OBUF[3]_inst_i_912_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.109 r  vga_display/red_OBUF[3]_inst_i_566/O[3]
                         net (fo=3, routed)           1.281    23.390    vga_display/red_OBUF[3]_inst_i_566_n_4
    SLICE_X20Y13         LUT4 (Prop_lut4_I0_O)        0.306    23.696 r  vga_display/red_OBUF[3]_inst_i_923/O
                         net (fo=1, routed)           0.918    24.614    vga_display/red_OBUF[3]_inst_i_923_n_0
    SLICE_X25Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.012 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    25.012    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X25Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.283 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.822    26.105    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X26Y7          LUT5 (Prop_lut5_I4_O)        0.373    26.478 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         1.256    27.734    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X21Y10         LUT3 (Prop_lut3_I1_O)        0.118    27.852 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.340    28.192    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.989 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.989    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.106    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  vga_display/red_OBUF[3]_inst_i_1090/O[2]
                         net (fo=3, routed)           1.459    30.804    vga_display/Y_COORD1[11]
    SLICE_X18Y13         LUT5 (Prop_lut5_I0_O)        0.301    31.105 r  vga_display/red_OBUF[3]_inst_i_1076/O
                         net (fo=5, routed)           1.219    32.324    vga_display/red_OBUF[3]_inst_i_1076_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    32.448 r  vga_display/red_OBUF[3]_inst_i_1959/O
                         net (fo=1, routed)           0.000    32.448    vga_display/red_OBUF[3]_inst_i_1959_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.849 r  vga_display/red_OBUF[3]_inst_i_1625/CO[3]
                         net (fo=1, routed)           0.000    32.849    vga_display/red_OBUF[3]_inst_i_1625_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.963    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.297 r  vga_display/red_OBUF[3]_inst_i_1218/O[1]
                         net (fo=1, routed)           0.992    34.289    vga_display/red_OBUF[3]_inst_i_1218_n_6
    SLICE_X19Y15         LUT6 (Prop_lut6_I5_O)        0.303    34.592 r  vga_display/red_OBUF[3]_inst_i_818/O
                         net (fo=1, routed)           0.000    34.592    vga_display/red_OBUF[3]_inst_i_818_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.142 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    35.142    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.476 r  vga_display/red_OBUF[3]_inst_i_505/O[1]
                         net (fo=2, routed)           0.779    36.255    vga_display/red5[25]
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    37.071 r  vga_display/red_OBUF[3]_inst_i_291/CO[3]
                         net (fo=1, routed)           0.000    37.071    vga_display/red_OBUF[3]_inst_i_291_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.310 r  vga_display/red_OBUF[3]_inst_i_290/O[2]
                         net (fo=2, routed)           1.013    38.323    vga_display/red_OBUF[3]_inst_i_290_n_5
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.301    38.624 r  vga_display/red_OBUF[3]_inst_i_119/O
                         net (fo=1, routed)           0.000    38.624    vga_display/red_OBUF[3]_inst_i_119_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.025 r  vga_display/red_OBUF[3]_inst_i_22/CO[3]
                         net (fo=2, routed)           1.513    40.537    vga_display/red35_in
    SLICE_X30Y16         LUT4 (Prop_lut4_I0_O)        0.124    40.661 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.416    41.078    vga_display/red1
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    41.202 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.589    42.791    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.124    42.915 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.889    46.804    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    50.336 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.336    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 black_pieces_reg[2,3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[2,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE                         0.000     0.000 r  black_pieces_reg[2,3][0]/C
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  black_pieces_reg[2,3][0]/Q
                         net (fo=8, routed)           0.127     0.291    black_pieces_reg[2,_n_0_3][0]
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  black_pieces[2,3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    black_pieces[2,3][0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  black_pieces_reg[2,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[1,3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[1,3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE                         0.000     0.000 r  legal_moves_reg[1,3]/C
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  legal_moves_reg[1,3]/Q
                         net (fo=2, routed)           0.127     0.291    legal_moves_reg[1,_n_0_3]
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  legal_moves[1,3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    legal_moves[1,3]_i_1_n_0
    SLICE_X22Y38         FDRE                                         r  legal_moves_reg[1,3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[0,3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[0,3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE                         0.000     0.000 r  legal_moves_reg[0,3]/C
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[0,3]/Q
                         net (fo=2, routed)           0.156     0.297    legal_moves_reg[0,_n_0_3]
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  legal_moves[0,3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    legal_moves[0,3]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  legal_moves_reg[0,3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[4,6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[4,6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  white_pieces_reg[4,6][0]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[4,6][0]/Q
                         net (fo=7, routed)           0.156     0.297    white_pieces_reg[4,_n_0_6][0]
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  white_pieces[4,6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    white_pieces[4,6][0]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  white_pieces_reg[4,6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[4,7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[4,7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE                         0.000     0.000 r  legal_moves_reg[4,7]/C
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[4,7]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[4,_n_0_7]
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[4,7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[4,7]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  legal_moves_reg[4,7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[1,2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[1,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE                         0.000     0.000 r  black_pieces_reg[1,2][0]/C
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[1,2][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[1,_n_0_2][0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[1,2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[1,2][0]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  black_pieces_reg[1,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[6,1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[6,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE                         0.000     0.000 r  black_pieces_reg[6,1][0]/C
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[6,1][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[6,_n_0_1][0]
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[6,1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[6,1][0]_i_1_n_0
    SLICE_X19Y28         FDRE                                         r  black_pieces_reg[6,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[0,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[0,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE                         0.000     0.000 r  legal_moves_reg[0,4]/C
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[0,4]/Q
                         net (fo=2, routed)           0.168     0.309    legal_moves_reg[0,_n_0_4]
    SLICE_X27Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  legal_moves[0,4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    legal_moves[0,4]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  legal_moves_reg[0,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[6,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[6,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE                         0.000     0.000 r  legal_moves_reg[6,2]/C
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[6,2]/Q
                         net (fo=2, routed)           0.168     0.309    legal_moves_reg[6,_n_0_2]
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  legal_moves[6,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    legal_moves[6,2]_i_1_n_0
    SLICE_X27Y40         FDRE                                         r  legal_moves_reg[6,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[6,3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[6,3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE                         0.000     0.000 r  legal_moves_reg[6,3]/C
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[6,3]/Q
                         net (fo=2, routed)           0.168     0.309    legal_moves_reg[6,_n_0_3]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  legal_moves[6,3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    legal_moves[6,3]_i_1_n_0
    SLICE_X33Y36         FDRE                                         r  legal_moves_reg[6,3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 4.006ns (65.710%)  route 2.090ns (34.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  joystick_test/cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     6.039 r  joystick_test/cs_n_reg/Q
                         net (fo=1, routed)           2.090     8.130    cs_n_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.680 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.680    cs_n
    AB7                                                               r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 2.132ns (35.013%)  route 3.957ns (64.988%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.668 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.668    joystick_test_n_66
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 2.124ns (34.927%)  route 3.957ns (65.073%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.660 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.660    joystick_test_n_64
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.207ns (69.832%)  route 1.817ns (30.168%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.821     5.583    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.478     6.061 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.817     7.879    mosi_TRI
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                      3.729    11.607 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.607    mosi
    AB6                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.005ns  (logic 2.048ns (34.103%)  route 3.957ns (65.897%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.584 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.584    joystick_test_n_65
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 2.028ns (33.883%)  route 3.957ns (66.117%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.564 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.564    joystick_test_n_67
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.972ns  (logic 2.015ns (33.739%)  route 3.957ns (66.261%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.551 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.551    joystick_test_n_62
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 2.007ns (33.650%)  route 3.957ns (66.350%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.543 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.543    joystick_test_n_60
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.052ns (68.401%)  route 1.872ns (31.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.821     5.583    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  joystick_test/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  joystick_test/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.872     7.973    sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    11.507 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.507    sclk
    AA4                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 1.931ns (32.794%)  route 3.957ns (67.206%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.816     5.578    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     6.034 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.806     6.841    joystick_test/y_position[2]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.539     9.503    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.627 r  joystick_test/MOVE_Y[4]_i_4/O
                         net (fo=1, routed)           0.612    10.240    joystick_test/MOVE_Y[4]_i_4_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.760 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.877 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.877    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.994    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.467 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.467    joystick_test_n_61
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.251ns (38.925%)  route 0.394ns (61.075%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.394     2.092    joystick_test/y_position[6]
    SLICE_X10Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.137 r  joystick_test/MOVE_Y[24]_i_7/O
                         net (fo=1, routed)           0.000     2.137    joystick_test/MOVE_Y[24]_i_7_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.202 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.202    joystick_test_n_61
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.256ns (37.899%)  route 0.419ns (62.101%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.419     2.117    joystick_test/y_position[7]
    SLICE_X10Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.162 r  joystick_test/MOVE_Y[28]_i_8/O
                         net (fo=1, routed)           0.000     2.162    joystick_test/MOVE_Y[28]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.232 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.232    joystick_test_n_67
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.252ns (37.307%)  route 0.423ns (62.693%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.423     2.121    joystick_test/y_position[7]
    SLICE_X10Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  joystick_test/MOVE_Y[28]_i_7/O
                         net (fo=1, routed)           0.000     2.166    joystick_test/MOVE_Y[28]_i_7_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.232 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.232    joystick_test_n_66
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.287ns (42.155%)  route 0.394ns (57.845%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.394     2.092    joystick_test/y_position[6]
    SLICE_X10Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.137 r  joystick_test/MOVE_Y[24]_i_7/O
                         net (fo=1, routed)           0.000     2.137    joystick_test/MOVE_Y[24]_i_7_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.238 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.238    joystick_test_n_60
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.252ns (36.206%)  route 0.444ns (63.794%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.444     2.142    joystick_test/y_position[7]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.187 r  joystick_test/MOVE_Y[24]_i_8/O
                         net (fo=1, routed)           0.000     2.187    joystick_test/MOVE_Y[24]_i_8_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.253 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.253    joystick_test_n_62
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.256ns (36.467%)  route 0.446ns (63.533%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.446     2.144    joystick_test/y_position[7]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.189 r  joystick_test/MOVE_Y[24]_i_9/O
                         net (fo=1, routed)           0.000     2.189    joystick_test/MOVE_Y[24]_i_9_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.259 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.259    joystick_test_n_63
    SLICE_X10Y18         FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.331ns (44.106%)  route 0.419ns (55.894%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.419     2.117    joystick_test/y_position[7]
    SLICE_X10Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.162 r  joystick_test/MOVE_Y[28]_i_8/O
                         net (fo=1, routed)           0.000     2.162    joystick_test/MOVE_Y[28]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.307 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.307    joystick_test_n_65
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.251ns (33.237%)  route 0.504ns (66.763%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.504     2.202    joystick_test/y_position[6]
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.247 r  joystick_test/MOVE_Y[16]_i_7/O
                         net (fo=1, routed)           0.000     2.247    joystick_test/MOVE_Y[16]_i_7_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.312 r  joystick_test/MOVE_Y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.312    joystick_test_n_53
    SLICE_X10Y16         FDRE                                         r  MOVE_Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.256ns (33.588%)  route 0.506ns (66.412%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[6]/Q
                         net (fo=63, routed)          0.506     2.204    joystick_test/y_position[6]
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.249 r  joystick_test/MOVE_Y[16]_i_9/O
                         net (fo=1, routed)           0.000     2.249    joystick_test/MOVE_Y[16]_i_9_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.319 r  joystick_test/MOVE_Y_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.319    joystick_test_n_55
    SLICE_X10Y16         FDRE                                         r  MOVE_Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.351ns (45.557%)  route 0.419ns (54.443%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.610     1.557    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.419     2.117    joystick_test/y_position[7]
    SLICE_X10Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.162 r  joystick_test/MOVE_Y[28]_i_8/O
                         net (fo=1, routed)           0.000     2.162    joystick_test/MOVE_Y[28]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.327 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.327    joystick_test_n_64
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.072ns  (logic 1.460ns (47.510%)  route 1.613ns (52.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.072    joystick_test/spi_master_0/D[0]
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.639     5.122    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.228ns (26.930%)  route 0.618ns (73.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.618     0.845    joystick_test/spi_master_0/D[0]
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.877     2.071    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





