{"status": "active", "external_homepage": "http://inferno-cpp2v.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/mseymour/", "username": "mseymour", "name": "Mike Seymour"}, {"url": "http://sourceforge.net/u/jgraley/", "username": "jgraley", "name": "John Graley"}, {"url": "http://sourceforge.net/u/srimks/", "username": "srimks", "name": "Mukkaysh Srivastav"}], "screenshots": [{"url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293705.jpg", "caption": "Sum numbers from 1 to 10: after transformation", "thumbnail_url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293705.jpg/thumb"}, {"url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293697.jpg", "caption": "Lower do-while loops into ifs and gotos", "thumbnail_url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293697.jpg/thumb"}, {"url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293703.jpg", "caption": "Sum numbers from 1 to 10: before transformation", "thumbnail_url": "http://sourceforge.net/p/inferno-cpp2v/screenshot/293703.jpg/thumb"}], "name": "Inferno C++ to Verilog", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/projects/inferno-cpp2v/forums/forum/623581", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2006-10-16", "url": "http://sourceforge.net/p/inferno-cpp2v/", "socialnetworks": [], "short_description": "Convert C++ software programs into synthesisable Verilog using the Clang compiler frontend to parse and SystemC for intermediates.", "moved_to_url": "", "shortname": "inferno-cpp2v", "_id": "51a4cc9e5fcbc945235f6cb2", "tools": [{"sourceforge_group_id": 179957, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "code", "name": "svn", "label": "Code"}], "summary": "", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 2 - Pre-Alpha", "shortname": "prealpha", "fullname": "2 - Pre-Alpha", "id": 8}], "topic": [{"fullpath": "Topic :: Software Development :: Code Generators", "shortname": "codegen", "fullname": "Code Generators", "id": 259}, {"fullpath": "Topic :: Software Development :: Compilers", "shortname": "compilers", "fullname": "Compilers", "id": 48}, {"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "shortname": "eda", "fullname": "Electronic Design Automation (EDA)", "id": 246}], "language": [{"fullpath": "Programming Language :: C++", "shortname": "cpp", "fullname": "C++", "id": 165}, {"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: BSD License", "shortname": "bsd", "fullname": "BSD License", "id": 187}], "database": [], "environment": [{"fullpath": "User Interface :: Textual :: Command-line", "shortname": "ui_commandline", "fullname": "Command-line", "id": 459}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "shortname": "informationtechnology", "fullname": "Information Technology", "id": 363}, {"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "shortname": "scienceresearch", "fullname": "Science/Research", "id": 367}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "shortname": "developers", "fullname": "Developers", "id": 3}], "translation": [], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "shortname": "os_portable", "fullname": "OS Portable (Source code to work with many OS platforms)", "id": 436}]}}
