<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CAREER:   Parallel CAD Algorithms on Emerging Multi-Core Platforms</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>08/01/2008</AwardEffectiveDate>
<AwardExpirationDate>07/31/2014</AwardExpirationDate>
<AwardTotalIntnAmount>400000.00</AwardTotalIntnAmount>
<AwardAmount>400000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
<PO_EMAI>sabasu@nsf.gov</PO_EMAI>
<PO_PHON>7032927843</PO_PHON>
</ProgramOfficer>
<AbstractNarration>Project ID: 0747423  &lt;br/&gt;Title: Parallel CAD Algorithms on Emerging Multi-Core Platforms&lt;br/&gt;PI name: Li, Peng     &lt;br/&gt;Inst.: Texas Engineering Experiment Station&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;ABSTRACT&lt;br/&gt;The recent industry?s shift to multi-core processor technology has literally made every modern-day desktop, sever, and laptop a parallel computing system. With multiple processing elements, or cores, integrated on a single chip, multi-core processors offer unprecedented, ubiquitously available parallel compute power. The paradigm change in computing has profound impacts on computer-aided design (CAD) of today?s ever complex nanoscale integrated circuits. This CAREER project intends to address the new computing challenges and opportunities as the current serial CAD practices transition to the future massively parallel paradigms, as dictated by the need to keep up with the increase in design complexity. The central approach of this work is to bring indispensable domain knowledge to parallel algorithm design so as to facilitate the most efficient use of emerging parallel hardware. A rich set of application-level coarse-grained parallelisms will be exploited under the single and multiple algorithm contexts to gain good parallel processing efficiency on multi-core and many-core platforms. A range of parallel CAD algorithms, encompassing key analysis, modeling and optimization steps in the design flow, will be developed. This work will lead to massively parallel CAD frameworks and tools that are critical to the design of a wide spectrum of nanometer digital, analog and mixed-signal integrated applications.  &lt;br/&gt;&lt;br/&gt;The computationally intensive nature of VLSI CAD makes it an important application domain of multi-core computing. The proposed work addresses the urgent need for developing parallel software applications and the resulting parallel computing paradigms are likely to be applicable to other science and engineering fields. As integral parts of this CAREER plan, education and research efforts will be integrated to provide research experience to undergraduate and graduate students. Research participation from minority and underrepresented student groups as well as K-12 education outreach will be actively promoted through existing research, outreach programs and inter-university collaborations. The PI will integrate the research outcomes of this project into undergraduate and graduate curriculum development and broadly disseminate them to academic, governmental and industrial sectors. Multidisciplinary, international and industrial collaborations will be formed to broaden the horizon of engineering students. Close industry ties will be leveraged to provide students with real-life experiences and facilitate immediate impacts of this work in industrial practice.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>07/09/2008</MinAmdLetterDate>
<MaxAmdLetterDate>05/07/2012</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0747423</AwardID>
<Investigator>
<FirstName>Peng</FirstName>
<LastName>Li</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Peng Li</PI_FULL_NAME>
<EmailAddress>lip@ece.ucsb.edu</EmailAddress>
<PI_PHON>8058936051</PI_PHON>
<NSF_ID>000388188</NSF_ID>
<StartDate>07/09/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Texas A&amp;M Engineering Experiment Station</Name>
<CityName>College Station</CityName>
<ZipCode>778454645</ZipCode>
<PhoneNumber>9798626777</PhoneNumber>
<StreetAddress>400 Harvey Mitchell Pkwy S</StreetAddress>
<StreetAddress2><![CDATA[Suite 300]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>Texas</StateName>
<StateCode>TX</StateCode>
<CONGRESSDISTRICT>17</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>TX17</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>847205572</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>TEXAS A&amp;M ENGINEERING EXPERIMENT STATION</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>042915991</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[Texas A&amp;M Engineering Experiment Station]]></Name>
<CityName>College Station</CityName>
<StateCode>TX</StateCode>
<ZipCode>778454645</ZipCode>
<StreetAddress><![CDATA[400 Harvey Mitchell Pkwy S]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Texas</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>17</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>TX17</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>1045</Code>
<Text>CAREER-Faculty Erly Career Dev</Text>
</ProgramReference>
<ProgramReference>
<Code>1187</Code>
<Text>PECASE- eligible</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0108</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0109</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0111</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0112</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2008~77399</FUND_OBLG>
<FUND_OBLG>2009~160947</FUND_OBLG>
<FUND_OBLG>2011~79703</FUND_OBLG>
<FUND_OBLG>2012~81951</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><p>The industry&rsquo;s shift to multi-core processor technology has literally made every modern-day desktop, sever, and laptop a parallel computing system. With multiple processing elements, or cores, integrated on a single chip, multi-core processors offer unprecedented, ubiquitously available parallel compute power. The overall goal of this project is to address nanometer VLSI design challenges by exploiting and developing scalable parallel CAD paradigms on modern multi-core platforms.&nbsp; The central approach of this work is to bring indispensable domain knowledge to parallel algorithm design so as to facilitate the most efficient use of current time parallel hardware. In this project, a variety of parallel paradigms including inter-algorithm and intra-algorithm parallelisms have been approached to deliver the required parallel performance for a key class of VLSI CAD challenges:</p> <ul> <li>Large-scale analog and RF circuit simulation: the key bottleneck of present analog/RF IC design flow; critical to a wide range of analog/mixed-signal/RF, clock generation/distribution circuits.</li> </ul> <ul> <li>Analysis and modeling of on-chip clock/power distribution networks: hampered by huge design complexity; critical to clock and power distribution, power delivery and regulation in high-performance and low-power chip designs.</li> </ul> <ul> <li>Sizing optimization of large power delivery networks: challenged by large solution space; critical for achieving high performance and power integrity.</li> </ul> <ul> <li>Analog/mixed-signal circuit verification: hampered by complex analog characteristics of the circuit and inherent computational challenges.</li> </ul> <ul> <li>Techniques for parallel performance modeling and runtime optimization: important for further optimization of the efficiency of parallel CAD algorithms running on diverse parallel platforms. </li> </ul> <p>Along the above lines, a coherent set of technical contributions have been made as summarized in the six journal papers and 12 conference papers published under this project.</p> <p>Broadly, the proposed work addresses the urgent need for developing high-performance compute-intensive software applications on modern multi-core processor platforms. The results of this work may be applicable to other science and engineering fields for which parallel computing is a key enabler. The PI has integrated the outcomes of this project into the graduate-level curriculum at Texas A&amp;M University. The results of this project have been disseminated widely to academic and industrial sectors and the general public through technical publications, invited talks at conferences and industrial sites, and through a high-school teacher summer research program targeting minority high schools in Texas. Close industrial interaction has been established to provide the students with industrial exposure and help promote the adoption of this work in industry. 16 graduate students have participated in this project. Among these, five Ph. D. students and five M.S. students graduated and joined the US industry.&nbsp;</p> <p>&nbsp;</p><br> <p>            Last Modified: 10/22/2014<br>      Modified by: Peng&nbsp;Li</p> </div> <div class="porSideCol"> <div class="each-gallery"> <div class="galContent" id="gallery0"> <div class="photoCount" id="photoCount0">          Images (<span id="selectedPhoto0">1</span> of <span class="totalNumber"></span>)           </div> <div class="galControls" id="controls0"></div> <div class="galSlideshow" id="slideshow0"></div> <div class="galEmbox" id="embox"> <div class="image-title"></div> </div> </div> <div class="galNavigation" id="navigation0"> <ul class="thumbs" id="thumbs0"> <li> <a href="/por/images/Reports/POR/2014/0747423/0747423_10095948_1414002206596_FinalOutcomeImage2--rgov-214x142.jpg" original="/por/images/Reports/POR/2014/0747423/0747423_10095948_1414002206596_FinalOutcomeImage2--rgov-800wi...]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[ The industryÃ†s shift to multi-core processor technology has literally made every modern-day desktop, sever, and laptop a parallel computing system. With multiple processing elements, or cores, integrated on a single chip, multi-core processors offer unprecedented, ubiquitously available parallel compute power. The overall goal of this project is to address nanometer VLSI design challenges by exploiting and developing scalable parallel CAD paradigms on modern multi-core platforms.  The central approach of this work is to bring indispensable domain knowledge to parallel algorithm design so as to facilitate the most efficient use of current time parallel hardware. In this project, a variety of parallel paradigms including inter-algorithm and intra-algorithm parallelisms have been approached to deliver the required parallel performance for a key class of VLSI CAD challenges:  Large-scale analog and RF circuit simulation: the key bottleneck of present analog/RF IC design flow; critical to a wide range of analog/mixed-signal/RF, clock generation/distribution circuits.   Analysis and modeling of on-chip clock/power distribution networks: hampered by huge design complexity; critical to clock and power distribution, power delivery and regulation in high-performance and low-power chip designs.   Sizing optimization of large power delivery networks: challenged by large solution space; critical for achieving high performance and power integrity.   Analog/mixed-signal circuit verification: hampered by complex analog characteristics of the circuit and inherent computational challenges.   Techniques for parallel performance modeling and runtime optimization: important for further optimization of the efficiency of parallel CAD algorithms running on diverse parallel platforms.    Along the above lines, a coherent set of technical contributions have been made as summarized in the six journal papers and 12 conference papers published under this project.  Broadly, the proposed work addresses the urgent need for developing high-performance compute-intensive software applications on modern multi-core processor platforms. The results of this work may be applicable to other science and engineering fields for which parallel computing is a key enabler. The PI has integrated the outcomes of this project into the graduate-level curriculum at Texas A&amp;M University. The results of this project have been disseminated widely to academic and industrial sectors and the general public through technical publications, invited talks at conferences and industrial sites, and through a high-school teacher summer research program targeting minority high schools in Texas. Close industrial interaction has been established to provide the students with industrial exposure and help promote the adoption of this work in industry. 16 graduate students have participated in this project. Among these, five Ph. D. students and five M.S. students graduated and joined the US industry.           Last Modified: 10/22/2014       Submitted by: Peng Li]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
