Tobias Achterberg , Timo Berthold , Thorsten Koch , Kati Wolter, Constraint integer programming: a new approach to integrate CP and MIP, Proceedings of the 5th international conference on Integration of AI and OR techniques in constraint programming for combinatorial optimization problems, May 20-23, 2008, Paris, France
S. Arya, An Optimal Instruction-Scheduling Model for a Class of Vector Processors, IEEE Transactions on Computers, v.34 n.11, p.981-995, November 1985[doi>10.1109/TC.1985.1676531]
Andrzej Bednarski , Christoph Kessler, Optimal integrated VLIW code generation with integer linear programming, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany[doi>10.1007/11823285_48]
C.-M. Chang, C.-M. Chen, and C.-T. King. 1997. Using integer linear programming for instruction scheduling and register allocation in multi-issue processors. Computers & Mathematics with Applications 34, 9, 1--14. DOI:http://dx.doi.org/10.1016/S0898-1221(97)00184-3
G. Cichon, P. Robelly, H. Seidel, E. Matús, M. Bronzel, and G. Fettweis. 2004. Synchronous transfer architecture (STA). In Computer Systems: Architectures Modeling and Simulation, A. D. Pimentel and S. Vassiliadis (Eds.). Lecture Notes in Computer Science, Vol. 3133. Springer-Verlag, Berlin, 343--352. DOI:http://dx.doi.org/10.1007/978-3-540-27776-7_36
A. Cilio, H. Schot, and J. Janssen. 2006. Architecture Definition File: Processor Architecture Definition File Format for a New TTA Design Framework. Tampere University of Technology, Finland. Retrieved November 25, 2015 from http://tce.cs.tut.fi/specs/ADF.pdf.
H. Corporaal. 1995. Transport Triggered Architectures, Design and Evaluation. Ph.D. Dissertation. Delft University of Technology, Delft, Netherlands.
H. Corporaal and J. Hoogerbrugge. 1995. Code generation for transport triggered architectures. In Code Generation for Embedded Processors, P. Marwedel and G. Goossens (Eds.). Springer, Berlin, 240--259. DOI:http://dx.doi.org/10.1007/978-1-4615-2323-9_14
Mattias V. Eriksson , Christoph W. Kessler, Integrated Modulo Scheduling for Clustered VLIW Architectures, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_7]
Mattias Eriksson , Christoph Kessler, Integrated Code Generation for Loops, ACM Transactions on Embedded Computing Systems (TECS), v.11S n.1, p.1-24, June 2012[doi>10.1145/2180887.2180896]
Mattias V. Eriksson , Oskar Skoog , Christoph W. Kessler, Optimal vs. heuristic integrated code generation for clustered VLIW architectures, Proceedings of the 11th international workshop on Software & compilers for embedded systems, March 13-14, 2008, Munich, Germany
Otto Esko , Pekka Jaaskelainen , Pablo Huerta , Carlos S. de La Lama , Jarmo Takala , Jose Ignacio Martinez, Customized Exposed Datapath Soft-Core Design Flow with Compiler Support, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.217-222, August 31-September 02, 2010[doi>10.1109/FPL.2010.51]
Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801649]
A Branch-Bound Solution to the General Scheduling Problem, Operations Research, v.16 n.2, p.353-361, April 1968[doi>10.1287/opre.16.2.353]
J. Guo , T. Limberg , E. Matus , B. Mennenga , R. Klemm , G. Fettweis, Code generation for STA architecture, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany[doi>10.1007/11823285_31]
Vladimír Guzma , Pekka Jääskeläinen , Pertti Kellomäki , Jarmo Takala, Impact of Software Bypassing on Instruction Level Parallelism and Register File Traffic, Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, July 21-24, 2008, Samos, Greece[doi>10.1007/978-3-540-70550-5_4]
Jan Hoogerbrugge , Henk Corporaal, Register file port requirements of transport triggered architectures, Proceedings of the 27th annual international symposium on Microarchitecture, p.191-195, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192751]
Pekka Jääskeläinen , Heikki Kultala , Timo Viitanen , Jarmo Takala, Code Density and Energy Efficiency of Exposed Datapath Architectures, Journal of Signal Processing Systems, v.80 n.1, p.49-64, July      2015[doi>10.1007/s11265-014-0924-x]
H. T. Jongen, K. Meer, and E. Triesch. 2004. Optimization Theory. Kluwer, Norwell, MA.
M. Jünger, T. Liebling, D. Naddef, G. Nemhauser, W. Pulleyblank, G. Reinelt, G. Rinaldi, and L. A. Wolsey (Eds.). 2010. 50 Years of Integer Programming 1958-2008: From the Early Years to the State-of-the-Art. Springer, Heidelberg.
R. M. Karp. 1972. Reducibility among combinatorial problems. In Complexity of Computer Computations, R. E. Miller, J. W. Thatcher, and J. D. Bohlinger (Eds.). Springer, New York, 85--103. DOI:http://dx.doi.org/10.1007/978-1-4684-2001-2_9
D. Kästner and M. Langenbach. 1999. Code optimization by integer linear programming. In Compiler Construction, S. Jähnichen (Ed.). Lecture Notes in Computer Science, Vol. 1575. Springer, Berlin, 122--136. DOI:http://dx.doi.org/10.1007/978-3-540-49051-7_9
Daniel Kästner , Sebastian Winkel, ILP-based Instruction Scheduling for IA-64, Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, p.145-154, August 2001, Snow Bird, Utah, USA[doi>10.1145/384197.384217]
KDPOF. 2014. KD1000 Family Gigabit Ethernet POF Transceivers. product brochure. KDPOF. Retrieved from http://www.kdpof.com/wp-content/uploads/2012/10/br001-kd1000_Family_Brochure-v1_10.pdf.
A. H. Land and A. G. Doig. 1960. An automatic method of solving discrete programming problems. Econometrica 28, 3, 497--520.
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
R. C. Lozano. 2014. Integrated Register Allocation and Instruction Scheduling with Constraint Programming. Licentiate thesis. KTH Royal Institute of Technology, Stockholm, Sweden.
Roberto Castañeda Lozano , Gabriel Hjort Blindell , Mats Carlsson , Frej Drejhammar , Christian Schulte, Constraint-based code generation, Proceedings of the 16th International Workshop on Software and Compilers for Embedded Systems, June 19-21, 2013, St. Goar, Germany[doi>10.1145/2463596.2486155]
Roberto Castañeda Lozano , Mats Carlsson , Frej Drejhammar , Christian Schulte, Constraint-Based register allocation and instruction scheduling, Proceedings of the 18th international conference on Principles and Practice of Constraint Programming, October 08-12, 2012, Québec City, QC, Canada[doi>10.1007/978-3-642-33558-7_54]
A. K. Mackworth. 1977. Consistency in networks of relations. Artificial Intelligence 8, 1, 99--118. DOI:http://dx.doi.org/10.1016/0004-3702(77)90007-8
Maxim Integrated Products, Inc. 2004. Introduction to the MAXQ Architecture. Maxim Integrated Products, Inc. Application Note 3222.
Francesca Rossi , Peter van Beek , Toby Walsh, Handbook of Constraint Programming (Foundations of Artificial Intelligence), Elsevier Science Inc., New York, NY, 2006
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.121-133, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349318]
V. Zivojnovic, J. Martinez, C. Schläger, and Heinrich Meyr. 1994. DSPstone: A DSP-oriented benchmarking methodology. In Proceedings of ICSPAT’94, Dallas.
