<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUTargetTransformInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUTargetTransformInfo.cpp.html'>AMDGPUTargetTransformInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUTargetTransformInfo.cpp - AMDGPU specific TTI pass -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// \file</i></td></tr>
<tr><th id="10">10</th><td><i>// This file implements a TargetTransformInfo analysis pass specific to the</i></td></tr>
<tr><th id="11">11</th><td><i>// AMDGPU target machine. It uses the target's detailed information to provide</i></td></tr>
<tr><th id="12">12</th><td><i>// more precise answers to certain TTI queries, while letting the target</i></td></tr>
<tr><th id="13">13</th><td><i>// independent and default TTI implementations handle the rest.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUTargetTransformInfo.h.html">"AMDGPUTargetTransformInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Analysis/LoopInfo.h.html">"llvm/Analysis/LoopInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Analysis/TargetTransformInfo.h.html">"llvm/Analysis/TargetTransformInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Analysis/ValueTracking.h.html">"llvm/Analysis/ValueTracking.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Argument.h.html">"llvm/IR/Argument.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/BasicBlock.h.html">"llvm/IR/BasicBlock.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/Module.h.html">"llvm/IR/Module.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/PatternMatch.h.html">"llvm/IR/PatternMatch.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/Value.h.html">"llvm/IR/Value.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/SubtargetFeature.h.html">"llvm/MC/SubtargetFeature.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "AMDGPUtti"</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="UnrollThresholdPrivate" title='UnrollThresholdPrivate' data-type='cl::opt&lt;unsigned int&gt;' data-ref="UnrollThresholdPrivate">UnrollThresholdPrivate</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="58">58</th><td>  <q>"amdgpu-unroll-threshold-private"</q>,</td></tr>
<tr><th id="59">59</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Unroll threshold for AMDGPU if private memory used in a loop"</q>),</td></tr>
<tr><th id="60">60</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>2500</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="UnrollThresholdLocal" title='UnrollThresholdLocal' data-type='cl::opt&lt;unsigned int&gt;' data-ref="UnrollThresholdLocal">UnrollThresholdLocal</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="63">63</th><td>  <q>"amdgpu-unroll-threshold-local"</q>,</td></tr>
<tr><th id="64">64</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Unroll threshold for AMDGPU if local memory used in a loop"</q>),</td></tr>
<tr><th id="65">65</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>1000</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="UnrollThresholdIf" title='UnrollThresholdIf' data-type='cl::opt&lt;unsigned int&gt;' data-ref="UnrollThresholdIf">UnrollThresholdIf</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="68">68</th><td>  <q>"amdgpu-unroll-threshold-if"</q>,</td></tr>
<tr><th id="69">69</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Unroll threshold increment for AMDGPU for each if statement inside loop"</q>),</td></tr>
<tr><th id="70">70</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>150</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17dependsOnLocalPhiPKN4llvm4LoopEPKNS_5ValueEj" title='dependsOnLocalPhi' data-type='bool dependsOnLocalPhi(const llvm::Loop * L, const llvm::Value * Cond, unsigned int Depth = 0)' data-ref="_ZL17dependsOnLocalPhiPKN4llvm4LoopEPKNS_5ValueEj">dependsOnLocalPhi</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a> *<dfn class="local col1 decl" id="1L" title='L' data-type='const llvm::Loop *' data-ref="1L">L</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="2Cond" title='Cond' data-type='const llvm::Value *' data-ref="2Cond">Cond</dfn>,</td></tr>
<tr><th id="73">73</th><td>                              <em>unsigned</em> <dfn class="local col3 decl" id="3Depth" title='Depth' data-type='unsigned int' data-ref="3Depth">Depth</dfn> = <var>0</var>) {</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="4I" title='I' data-type='const llvm::Instruction *' data-ref="4I">I</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col2 ref" href="#2Cond" title='Cond' data-ref="2Cond">Cond</a>);</td></tr>
<tr><th id="75">75</th><td>  <b>if</b> (!<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>)</td></tr>
<tr><th id="76">76</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="5V" title='V' data-type='const llvm::Value *' data-ref="5V">V</dfn> : <a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User14operand_valuesEv" title='llvm::User::operand_values' data-ref="_ZNK4llvm4User14operand_valuesEv">operand_values</a>()) {</td></tr>
<tr><th id="79">79</th><td>    <b>if</b> (!<a class="local col1 ref" href="#1L" title='L' data-ref="1L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col4 ref" href="#4I" title='I' data-ref="4I">I</a>))</td></tr>
<tr><th id="80">80</th><td>      <b>continue</b>;</td></tr>
<tr><th id="81">81</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::PHINode" title='llvm::PHINode' data-ref="llvm::PHINode">PHINode</a> *<dfn class="local col6 decl" id="6PHI" title='PHI' data-type='const llvm::PHINode *' data-ref="6PHI"><a class="local col6 ref" href="#6PHI" title='PHI' data-ref="6PHI">PHI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::PHINode" title='llvm::PHINode' data-ref="llvm::PHINode">PHINode</a>&gt;(<a class="local col5 ref" href="#5V" title='V' data-ref="5V">V</a>)) {</td></tr>
<tr><th id="82">82</th><td>      <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7none_ofEOT_T0_" title='llvm::none_of' data-ref="_ZN4llvm7none_ofEOT_T0_">none_of</a>(<a class="local col1 ref" href="#1L" title='L' data-ref="1L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase11getSubLoopsEv" title='llvm::LoopBase::getSubLoops' data-ref="_ZNK4llvm8LoopBase11getSubLoopsEv">getSubLoops</a>(), [PHI](<em>const</em> <a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a>* <dfn class="local col7 decl" id="7SubLoop" title='SubLoop' data-type='const llvm::Loop *' data-ref="7SubLoop">SubLoop</dfn>) {</td></tr>
<tr><th id="83">83</th><td>                  <b>return</b> <a class="local col7 ref" href="#7SubLoop" title='SubLoop' data-ref="7SubLoop">SubLoop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col6 ref" href="#6PHI" title='PHI' data-ref="6PHI">PHI</a>); }))</td></tr>
<tr><th id="84">84</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="85">85</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#3Depth" title='Depth' data-ref="3Depth">Depth</a> &lt; <var>10</var> &amp;&amp; <a class="tu ref" href="#_ZL17dependsOnLocalPhiPKN4llvm4LoopEPKNS_5ValueEj" title='dependsOnLocalPhi' data-use='c' data-ref="_ZL17dependsOnLocalPhiPKN4llvm4LoopEPKNS_5ValueEj">dependsOnLocalPhi</a>(<a class="local col1 ref" href="#1L" title='L' data-ref="1L">L</a>, <a class="local col5 ref" href="#5V" title='V' data-ref="5V">V</a>, <a class="local col3 ref" href="#3Depth" title='Depth' data-ref="3Depth">Depth</a>+<var>1</var>))</td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>void</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::AMDGPUTTIImpl" title='llvm::AMDGPUTTIImpl' data-ref="llvm::AMDGPUTTIImpl">AMDGPUTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE" title='llvm::AMDGPUTTIImpl::getUnrollingPreferences' data-ref="_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE">getUnrollingPreferences</dfn>(<a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a> *<dfn class="local col8 decl" id="8L" title='L' data-type='llvm::Loop *' data-ref="8L">L</dfn>, <a class="type" href="../../../include/llvm/Analysis/ScalarEvolution.h.html#llvm::ScalarEvolution" title='llvm::ScalarEvolution' data-ref="llvm::ScalarEvolution">ScalarEvolution</a> &amp;<dfn class="local col9 decl" id="9SE" title='SE' data-type='llvm::ScalarEvolution &amp;' data-ref="9SE">SE</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                            <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::AMDGPUTTIImpl::TTI" title='llvm::AMDGPUTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::AMDGPUTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences" title='llvm::TargetTransformInfo::UnrollingPreferences' data-ref="llvm::TargetTransformInfo::UnrollingPreferences">UnrollingPreferences</a> &amp;<dfn class="local col0 decl" id="10UP" title='UP' data-type='TTI::UnrollingPreferences &amp;' data-ref="10UP">UP</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> = <var>300</var>; <i>// Twice the default.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::MaxCount" title='llvm::TargetTransformInfo::UnrollingPreferences::MaxCount' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::MaxCount">MaxCount</a> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="95">95</th><td>  <a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Partial" title='llvm::TargetTransformInfo::UnrollingPreferences::Partial' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Partial">Partial</a> = <b>true</b>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// TODO: Do we want runtime unrolling?</i></td></tr>
<tr><th id="98">98</th><td><i></i></td></tr>
<tr><th id="99">99</th><td><i>  // Maximum alloca size than can fit registers. Reserve 16 registers.</i></td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="11MaxAlloca" title='MaxAlloca' data-type='const unsigned int' data-ref="11MaxAlloca">MaxAlloca</dfn> = (<var>256</var> - <var>16</var>) * <var>4</var>;</td></tr>
<tr><th id="101">101</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12ThresholdPrivate" title='ThresholdPrivate' data-type='unsigned int' data-ref="12ThresholdPrivate">ThresholdPrivate</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UnrollThresholdPrivate" title='UnrollThresholdPrivate' data-use='m' data-ref="UnrollThresholdPrivate">UnrollThresholdPrivate</a>;</td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13ThresholdLocal" title='ThresholdLocal' data-type='unsigned int' data-ref="13ThresholdLocal">ThresholdLocal</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UnrollThresholdLocal" title='UnrollThresholdLocal' data-use='m' data-ref="UnrollThresholdLocal">UnrollThresholdLocal</a>;</td></tr>
<tr><th id="103">103</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14MaxBoost" title='MaxBoost' data-type='unsigned int' data-ref="14MaxBoost">MaxBoost</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#12ThresholdPrivate" title='ThresholdPrivate' data-ref="12ThresholdPrivate">ThresholdPrivate</a>, <a class="local col3 ref" href="#13ThresholdLocal" title='ThresholdLocal' data-ref="13ThresholdLocal">ThresholdLocal</a>);</td></tr>
<tr><th id="104">104</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col5 decl" id="15BB" title='BB' data-type='const llvm::BasicBlock *' data-ref="15BB">BB</dfn> : <a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>()) {</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col6 decl" id="16DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="16DL">DL</dfn> = <a class="local col5 ref" href="#15BB" title='BB' data-ref="15BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock9getModuleEv" title='llvm::BasicBlock::getModule' data-ref="_ZNK4llvm10BasicBlock9getModuleEv">getModule</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="106">106</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="17LocalGEPsSeen" title='LocalGEPsSeen' data-type='unsigned int' data-ref="17LocalGEPsSeen">LocalGEPsSeen</dfn> = <var>0</var>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase11getSubLoopsEv" title='llvm::LoopBase::getSubLoops' data-ref="_ZNK4llvm8LoopBase11getSubLoopsEv">getSubLoops</a>(), [BB](<em>const</em> <a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a>* <dfn class="local col8 decl" id="18SubLoop" title='SubLoop' data-type='const llvm::Loop *' data-ref="18SubLoop">SubLoop</dfn>) {</td></tr>
<tr><th id="109">109</th><td>               <b>return</b> <a class="local col8 ref" href="#18SubLoop" title='SubLoop' data-ref="18SubLoop">SubLoop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col5 ref" href="#15BB" title='BB' data-ref="15BB">BB</a>); }))</td></tr>
<tr><th id="110">110</th><td>        <b>continue</b>; <i>// Block belongs to an inner loop.</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col9 decl" id="19I" title='I' data-type='const llvm::Instruction &amp;' data-ref="19I">I</dfn> : *<a class="local col5 ref" href="#15BB" title='BB' data-ref="15BB">BB</a>) {</td></tr>
<tr><th id="113">113</th><td>      <i>// Unroll a loop which contains an "if" statement whose condition</i></td></tr>
<tr><th id="114">114</th><td><i>      // defined by a PHI belonging to the loop. This may help to eliminate</i></td></tr>
<tr><th id="115">115</th><td><i>      // if region and potentially even PHI itself, saving on both divergence</i></td></tr>
<tr><th id="116">116</th><td><i>      // and registers used for the PHI.</i></td></tr>
<tr><th id="117">117</th><td><i>      // Add a small bonus for each of such "if" statements.</i></td></tr>
<tr><th id="118">118</th><td>      <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a> *<dfn class="local col0 decl" id="20Br" title='Br' data-type='const llvm::BranchInst *' data-ref="20Br"><a class="local col0 ref" href="#20Br" title='Br' data-ref="20Br">Br</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a>&gt;(&amp;<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>)) {</td></tr>
<tr><th id="119">119</th><td>        <b>if</b> (<a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> &lt; <a class="local col4 ref" href="#14MaxBoost" title='MaxBoost' data-ref="14MaxBoost">MaxBoost</a> &amp;&amp; <a class="local col0 ref" href="#20Br" title='Br' data-ref="20Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst13isConditionalEv" title='llvm::BranchInst::isConditional' data-ref="_ZNK4llvm10BranchInst13isConditionalEv">isConditional</a>()) {</td></tr>
<tr><th id="120">120</th><td>          <b>if</b> (<a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13isLoopExitingEPKT_" title='llvm::LoopBase::isLoopExiting' data-ref="_ZNK4llvm8LoopBase13isLoopExitingEPKT_">isLoopExiting</a>(<a class="local col0 ref" href="#20Br" title='Br' data-ref="20Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)) ||</td></tr>
<tr><th id="121">121</th><td>              <a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase13isLoopExitingEPKT_" title='llvm::LoopBase::isLoopExiting' data-ref="_ZNK4llvm8LoopBase13isLoopExitingEPKT_">isLoopExiting</a>(<a class="local col0 ref" href="#20Br" title='Br' data-ref="20Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>1</var>)))</td></tr>
<tr><th id="122">122</th><td>            <b>continue</b>;</td></tr>
<tr><th id="123">123</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL17dependsOnLocalPhiPKN4llvm4LoopEPKNS_5ValueEj" title='dependsOnLocalPhi' data-use='c' data-ref="_ZL17dependsOnLocalPhiPKN4llvm4LoopEPKNS_5ValueEj">dependsOnLocalPhi</a>(<a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>, <a class="local col0 ref" href="#20Br" title='Br' data-ref="20Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="124">124</th><td>            <a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> += <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UnrollThresholdIf" title='UnrollThresholdIf' data-use='m' data-ref="UnrollThresholdIf">UnrollThresholdIf</a>;</td></tr>
<tr><th id="125">125</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;AMDGPUtti&quot;)) { dbgs() &lt;&lt; &quot;Set unroll threshold &quot; &lt;&lt; UP.Threshold &lt;&lt; &quot; for loop:\n&quot; &lt;&lt; *L &lt;&lt; &quot; due to &quot; &lt;&lt; *Br &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Set unroll threshold "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a></td></tr>
<tr><th id="126">126</th><td>                              <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" for loop:\n"</q></td></tr>
<tr><th id="127">127</th><td>                              <a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_8LoopBaseIT_T0_EE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_8LoopBaseIT_T0_EE">&lt;&lt;</a> *<a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" due to "</q> <a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_5ValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_5ValueE">&lt;&lt;</a> *<a class="local col0 ref" href="#20Br" title='Br' data-ref="20Br">Br</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="128">128</th><td>            <b>if</b> (<a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> &gt;= <a class="local col4 ref" href="#14MaxBoost" title='MaxBoost' data-ref="14MaxBoost">MaxBoost</a>)</td></tr>
<tr><th id="129">129</th><td>              <b>return</b>;</td></tr>
<tr><th id="130">130</th><td>          }</td></tr>
<tr><th id="131">131</th><td>        }</td></tr>
<tr><th id="132">132</th><td>        <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td>      }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::GetElementPtrInst" title='llvm::GetElementPtrInst' data-ref="llvm::GetElementPtrInst">GetElementPtrInst</a> *<dfn class="local col1 decl" id="21GEP" title='GEP' data-type='const llvm::GetElementPtrInst *' data-ref="21GEP">GEP</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::GetElementPtrInst" title='llvm::GetElementPtrInst' data-ref="llvm::GetElementPtrInst">GetElementPtrInst</a>&gt;(&amp;<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>);</td></tr>
<tr><th id="136">136</th><td>      <b>if</b> (!<a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a>)</td></tr>
<tr><th id="137">137</th><td>        <b>continue</b>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="22AS" title='AS' data-type='unsigned int' data-ref="22AS">AS</dfn> = <a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17GetElementPtrInst15getAddressSpaceEv" title='llvm::GetElementPtrInst::getAddressSpace' data-ref="_ZNK4llvm17GetElementPtrInst15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="140">140</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="23Threshold" title='Threshold' data-type='unsigned int' data-ref="23Threshold">Threshold</dfn> = <var>0</var>;</td></tr>
<tr><th id="141">141</th><td>      <b>if</b> (<a class="local col2 ref" href="#22AS" title='AS' data-ref="22AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</td></tr>
<tr><th id="142">142</th><td>        <a class="local col3 ref" href="#23Threshold" title='Threshold' data-ref="23Threshold">Threshold</a> = <a class="local col2 ref" href="#12ThresholdPrivate" title='ThresholdPrivate' data-ref="12ThresholdPrivate">ThresholdPrivate</a>;</td></tr>
<tr><th id="143">143</th><td>      <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22AS" title='AS' data-ref="22AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</td></tr>
<tr><th id="144">144</th><td>        <a class="local col3 ref" href="#23Threshold" title='Threshold' data-ref="23Threshold">Threshold</a> = <a class="local col3 ref" href="#13ThresholdLocal" title='ThresholdLocal' data-ref="13ThresholdLocal">ThresholdLocal</a>;</td></tr>
<tr><th id="145">145</th><td>      <b>else</b></td></tr>
<tr><th id="146">146</th><td>        <b>continue</b>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>      <b>if</b> (<a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> &gt;= <a class="local col3 ref" href="#23Threshold" title='Threshold' data-ref="23Threshold">Threshold</a>)</td></tr>
<tr><th id="149">149</th><td>        <b>continue</b>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>      <b>if</b> (<a class="local col2 ref" href="#22AS" title='AS' data-ref="22AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="152">152</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="24Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="24Ptr">Ptr</dfn> = <a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17GetElementPtrInst17getPointerOperandEv" title='llvm::GetElementPtrInst::getPointerOperand' data-ref="_ZNK4llvm17GetElementPtrInst17getPointerOperandEv">getPointerOperand</a>();</td></tr>
<tr><th id="153">153</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col5 decl" id="25Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="25Alloca">Alloca</dfn> =</td></tr>
<tr><th id="154">154</th><td>            <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="ref" href="../../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm19GetUnderlyingObjectEPKNS_5ValueERKNS_10DataLayoutEj" title='llvm::GetUnderlyingObject' data-ref="_ZN4llvm19GetUnderlyingObjectEPKNS_5ValueERKNS_10DataLayoutEj">GetUnderlyingObject</a>(<a class="local col4 ref" href="#24Ptr" title='Ptr' data-ref="24Ptr">Ptr</a>, <a class="local col6 ref" href="#16DL" title='DL' data-ref="16DL">DL</a>));</td></tr>
<tr><th id="155">155</th><td>        <b>if</b> (!<a class="local col5 ref" href="#25Alloca" title='Alloca' data-ref="25Alloca">Alloca</a> || !<a class="local col5 ref" href="#25Alloca" title='Alloca' data-ref="25Alloca">Alloca</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst14isStaticAllocaEv" title='llvm::AllocaInst::isStaticAlloca' data-ref="_ZNK4llvm10AllocaInst14isStaticAllocaEv">isStaticAlloca</a>())</td></tr>
<tr><th id="156">156</th><td>          <b>continue</b>;</td></tr>
<tr><th id="157">157</th><td>        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="26Ty" title='Ty' data-type='llvm::Type *' data-ref="26Ty">Ty</dfn> = <a class="local col5 ref" href="#25Alloca" title='Alloca' data-ref="25Alloca">Alloca</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst16getAllocatedTypeEv" title='llvm::AllocaInst::getAllocatedType' data-ref="_ZNK4llvm10AllocaInst16getAllocatedTypeEv">getAllocatedType</a>();</td></tr>
<tr><th id="158">158</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="27AllocaSize" title='AllocaSize' data-type='unsigned int' data-ref="27AllocaSize">AllocaSize</dfn> = <a class="local col6 ref" href="#26Ty" title='Ty' data-ref="26Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" title='llvm::Type::isSized' data-ref="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE">isSized</a>() ? <a class="local col6 ref" href="#16DL" title='DL' data-ref="16DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col6 ref" href="#26Ty" title='Ty' data-ref="26Ty">Ty</a>) : <var>0</var>;</td></tr>
<tr><th id="159">159</th><td>        <b>if</b> (<a class="local col7 ref" href="#27AllocaSize" title='AllocaSize' data-ref="27AllocaSize">AllocaSize</a> &gt; <a class="local col1 ref" href="#11MaxAlloca" title='MaxAlloca' data-ref="11MaxAlloca">MaxAlloca</a>)</td></tr>
<tr><th id="160">160</th><td>          <b>continue</b>;</td></tr>
<tr><th id="161">161</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22AS" title='AS' data-ref="22AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>) {</td></tr>
<tr><th id="162">162</th><td>        <a class="local col7 ref" href="#17LocalGEPsSeen" title='LocalGEPsSeen' data-ref="17LocalGEPsSeen">LocalGEPsSeen</a>++;</td></tr>
<tr><th id="163">163</th><td>        <i>// Inhibit unroll for local memory if we have seen addressing not to</i></td></tr>
<tr><th id="164">164</th><td><i>        // a variable, most likely we will be unable to combine it.</i></td></tr>
<tr><th id="165">165</th><td><i>        // Do not unroll too deep inner loops for local memory to give a chance</i></td></tr>
<tr><th id="166">166</th><td><i>        // to unroll an outer loop for a more important reason.</i></td></tr>
<tr><th id="167">167</th><td>        <b>if</b> (<a class="local col7 ref" href="#17LocalGEPsSeen" title='LocalGEPsSeen' data-ref="17LocalGEPsSeen">LocalGEPsSeen</a> &gt; <var>1</var> || <a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopDepthEv" title='llvm::LoopBase::getLoopDepth' data-ref="_ZNK4llvm8LoopBase12getLoopDepthEv">getLoopDepth</a>() &gt; <var>2</var> ||</td></tr>
<tr><th id="168">168</th><td>            (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable">GlobalVariable</a>&gt;(<a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17GetElementPtrInst17getPointerOperandEv" title='llvm::GetElementPtrInst::getPointerOperand' data-ref="_ZNK4llvm17GetElementPtrInst17getPointerOperandEv">getPointerOperand</a>()) &amp;&amp;</td></tr>
<tr><th id="169">169</th><td>             !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17GetElementPtrInst17getPointerOperandEv" title='llvm::GetElementPtrInst::getPointerOperand' data-ref="_ZNK4llvm17GetElementPtrInst17getPointerOperandEv">getPointerOperand</a>())))</td></tr>
<tr><th id="170">170</th><td>          <b>continue</b>;</td></tr>
<tr><th id="171">171</th><td>      }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>      <i>// Check if GEP depends on a value defined by this loop itself.</i></td></tr>
<tr><th id="174">174</th><td>      <em>bool</em> <dfn class="local col8 decl" id="28HasLoopDef" title='HasLoopDef' data-type='bool' data-ref="28HasLoopDef">HasLoopDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="175">175</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="29Op" title='Op' data-type='const llvm::Value *' data-ref="29Op">Op</dfn> : <a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User8operandsEv" title='llvm::User::operands' data-ref="_ZNK4llvm4User8operandsEv">operands</a>()) {</td></tr>
<tr><th id="176">176</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="30Inst" title='Inst' data-type='const llvm::Instruction *' data-ref="30Inst">Inst</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col9 ref" href="#29Op" title='Op' data-ref="29Op">Op</a>);</td></tr>
<tr><th id="177">177</th><td>        <b>if</b> (!<a class="local col0 ref" href="#30Inst" title='Inst' data-ref="30Inst">Inst</a> || <a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm4Loop15isLoopInvariantEPKNS_5ValueE" title='llvm::Loop::isLoopInvariant' data-ref="_ZNK4llvm4Loop15isLoopInvariantEPKNS_5ValueE">isLoopInvariant</a>(<a class="local col9 ref" href="#29Op" title='Op' data-ref="29Op">Op</a>))</td></tr>
<tr><th id="178">178</th><td>          <b>continue</b>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>        <b>if</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase11getSubLoopsEv" title='llvm::LoopBase::getSubLoops' data-ref="_ZNK4llvm8LoopBase11getSubLoopsEv">getSubLoops</a>(), [Inst](<em>const</em> <a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a>* <dfn class="local col1 decl" id="31SubLoop" title='SubLoop' data-type='const llvm::Loop *' data-ref="31SubLoop">SubLoop</dfn>) {</td></tr>
<tr><th id="181">181</th><td>             <b>return</b> <a class="local col1 ref" href="#31SubLoop" title='SubLoop' data-ref="31SubLoop">SubLoop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col0 ref" href="#30Inst" title='Inst' data-ref="30Inst">Inst</a>); }))</td></tr>
<tr><th id="182">182</th><td>          <b>continue</b>;</td></tr>
<tr><th id="183">183</th><td>        <a class="local col8 ref" href="#28HasLoopDef" title='HasLoopDef' data-ref="28HasLoopDef">HasLoopDef</a> = <b>true</b>;</td></tr>
<tr><th id="184">184</th><td>        <b>break</b>;</td></tr>
<tr><th id="185">185</th><td>      }</td></tr>
<tr><th id="186">186</th><td>      <b>if</b> (!<a class="local col8 ref" href="#28HasLoopDef" title='HasLoopDef' data-ref="28HasLoopDef">HasLoopDef</a>)</td></tr>
<tr><th id="187">187</th><td>        <b>continue</b>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>      <i>// We want to do whatever we can to limit the number of alloca</i></td></tr>
<tr><th id="190">190</th><td><i>      // instructions that make it through to the code generator.  allocas</i></td></tr>
<tr><th id="191">191</th><td><i>      // require us to use indirect addressing, which is slow and prone to</i></td></tr>
<tr><th id="192">192</th><td><i>      // compiler bugs.  If this loop does an address calculation on an</i></td></tr>
<tr><th id="193">193</th><td><i>      // alloca ptr, then we want to use a higher than normal loop unroll</i></td></tr>
<tr><th id="194">194</th><td><i>      // threshold. This will give SROA a better chance to eliminate these</i></td></tr>
<tr><th id="195">195</th><td><i>      // allocas.</i></td></tr>
<tr><th id="196">196</th><td><i>      //</i></td></tr>
<tr><th id="197">197</th><td><i>      // We also want to have more unrolling for local memory to let ds</i></td></tr>
<tr><th id="198">198</th><td><i>      // instructions with different offsets combine.</i></td></tr>
<tr><th id="199">199</th><td><i>      //</i></td></tr>
<tr><th id="200">200</th><td><i>      // Don't use the maximum allowed value here as it will make some</i></td></tr>
<tr><th id="201">201</th><td><i>      // programs way too big.</i></td></tr>
<tr><th id="202">202</th><td>      <a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> = <a class="local col3 ref" href="#23Threshold" title='Threshold' data-ref="23Threshold">Threshold</a>;</td></tr>
<tr><th id="203">203</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;AMDGPUtti&quot;)) { dbgs() &lt;&lt; &quot;Set unroll threshold &quot; &lt;&lt; Threshold &lt;&lt; &quot; for loop:\n&quot; &lt;&lt; *L &lt;&lt; &quot; due to &quot; &lt;&lt; *GEP &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Set unroll threshold "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#23Threshold" title='Threshold' data-ref="23Threshold">Threshold</a></td></tr>
<tr><th id="204">204</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" for loop:\n"</q></td></tr>
<tr><th id="205">205</th><td>                        <a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_8LoopBaseIT_T0_EE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_8LoopBaseIT_T0_EE">&lt;&lt;</a> *<a class="local col8 ref" href="#8L" title='L' data-ref="8L">L</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" due to "</q> <a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_5ValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_5ValueE">&lt;&lt;</a> *<a class="local col1 ref" href="#21GEP" title='GEP' data-ref="21GEP">GEP</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="206">206</th><td>      <b>if</b> (<a class="local col0 ref" href="#10UP" title='UP' data-ref="10UP">UP</a>.<a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences::Threshold" title='llvm::TargetTransformInfo::UnrollingPreferences::Threshold' data-ref="llvm::TargetTransformInfo::UnrollingPreferences::Threshold">Threshold</a> &gt;= <a class="local col4 ref" href="#14MaxBoost" title='MaxBoost' data-ref="14MaxBoost">MaxBoost</a>)</td></tr>
<tr><th id="207">207</th><td>        <b>return</b>;</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td>}</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl28getHardwareNumberOfRegistersEb" title='llvm::GCNTTIImpl::getHardwareNumberOfRegisters' data-ref="_ZNK4llvm10GCNTTIImpl28getHardwareNumberOfRegistersEb">getHardwareNumberOfRegisters</dfn>(<em>bool</em> <dfn class="local col2 decl" id="32Vec" title='Vec' data-type='bool' data-ref="32Vec">Vec</dfn>) <em>const</em> {</td></tr>
<tr><th id="213">213</th><td>  <i>// The concept of vector registers doesn't really exist. Some packed vector</i></td></tr>
<tr><th id="214">214</th><td><i>  // operations operate on the normal 32-bit registers.</i></td></tr>
<tr><th id="215">215</th><td>  <b>return</b> <var>256</var>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl20getNumberOfRegistersEb" title='llvm::GCNTTIImpl::getNumberOfRegisters' data-ref="_ZNK4llvm10GCNTTIImpl20getNumberOfRegistersEb">getNumberOfRegisters</dfn>(<em>bool</em> <dfn class="local col3 decl" id="33Vec" title='Vec' data-type='bool' data-ref="33Vec">Vec</dfn>) <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>  <i>// This is really the number of registers to fill when vectorizing /</i></td></tr>
<tr><th id="220">220</th><td><i>  // interleaving loops, so we lie to avoid trying to use all registers.</i></td></tr>
<tr><th id="221">221</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm10GCNTTIImpl28getHardwareNumberOfRegistersEb" title='llvm::GCNTTIImpl::getHardwareNumberOfRegisters' data-ref="_ZNK4llvm10GCNTTIImpl28getHardwareNumberOfRegistersEb">getHardwareNumberOfRegisters</a>(<a class="local col3 ref" href="#33Vec" title='Vec' data-ref="33Vec">Vec</a>) &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl19getRegisterBitWidthEb" title='llvm::GCNTTIImpl::getRegisterBitWidth' data-ref="_ZNK4llvm10GCNTTIImpl19getRegisterBitWidthEb">getRegisterBitWidth</dfn>(<em>bool</em> <dfn class="local col4 decl" id="34Vector" title='Vector' data-type='bool' data-ref="34Vector">Vector</dfn>) <em>const</em> {</td></tr>
<tr><th id="225">225</th><td>  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl28getMinVectorRegisterBitWidthEv" title='llvm::GCNTTIImpl::getMinVectorRegisterBitWidth' data-ref="_ZNK4llvm10GCNTTIImpl28getMinVectorRegisterBitWidthEv">getMinVectorRegisterBitWidth</dfn>() <em>const</em> {</td></tr>
<tr><th id="229">229</th><td>  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="230">230</th><td>}</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl19getLoadVectorFactorEjjjPNS_10VectorTypeE" title='llvm::GCNTTIImpl::getLoadVectorFactor' data-ref="_ZNK4llvm10GCNTTIImpl19getLoadVectorFactorEjjjPNS_10VectorTypeE">getLoadVectorFactor</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="35VF" title='VF' data-type='unsigned int' data-ref="35VF">VF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36LoadSize" title='LoadSize' data-type='unsigned int' data-ref="36LoadSize">LoadSize</dfn>,</td></tr>
<tr><th id="233">233</th><td>                                            <em>unsigned</em> <dfn class="local col7 decl" id="37ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="37ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                            <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col8 decl" id="38VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="38VecTy">VecTy</dfn>) <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39VecRegBitWidth" title='VecRegBitWidth' data-type='unsigned int' data-ref="39VecRegBitWidth">VecRegBitWidth</dfn> = <a class="local col5 ref" href="#35VF" title='VF' data-ref="35VF">VF</a> * <a class="local col6 ref" href="#36LoadSize" title='LoadSize' data-ref="36LoadSize">LoadSize</a>;</td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (<a class="local col9 ref" href="#39VecRegBitWidth" title='VecRegBitWidth' data-ref="39VecRegBitWidth">VecRegBitWidth</a> &gt; <var>128</var> &amp;&amp; <a class="local col8 ref" href="#38VecTy" title='VecTy' data-ref="38VecTy">VecTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type19getScalarSizeInBitsEv" title='llvm::Type::getScalarSizeInBits' data-ref="_ZNK4llvm4Type19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &lt; <var>32</var>)</td></tr>
<tr><th id="237">237</th><td>    <i>// TODO: Support element-size less than 32bit?</i></td></tr>
<tr><th id="238">238</th><td>    <b>return</b> <var>128</var> / <a class="local col6 ref" href="#36LoadSize" title='LoadSize' data-ref="36LoadSize">LoadSize</a>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <b>return</b> <a class="local col5 ref" href="#35VF" title='VF' data-ref="35VF">VF</a>;</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl20getStoreVectorFactorEjjjPNS_10VectorTypeE" title='llvm::GCNTTIImpl::getStoreVectorFactor' data-ref="_ZNK4llvm10GCNTTIImpl20getStoreVectorFactorEjjjPNS_10VectorTypeE">getStoreVectorFactor</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40VF" title='VF' data-type='unsigned int' data-ref="40VF">VF</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41StoreSize" title='StoreSize' data-type='unsigned int' data-ref="41StoreSize">StoreSize</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                             <em>unsigned</em> <dfn class="local col2 decl" id="42ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="42ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                             <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col3 decl" id="43VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="43VecTy">VecTy</dfn>) <em>const</em> {</td></tr>
<tr><th id="246">246</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44VecRegBitWidth" title='VecRegBitWidth' data-type='unsigned int' data-ref="44VecRegBitWidth">VecRegBitWidth</dfn> = <a class="local col0 ref" href="#40VF" title='VF' data-ref="40VF">VF</a> * <a class="local col1 ref" href="#41StoreSize" title='StoreSize' data-ref="41StoreSize">StoreSize</a>;</td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (<a class="local col4 ref" href="#44VecRegBitWidth" title='VecRegBitWidth' data-ref="44VecRegBitWidth">VecRegBitWidth</a> &gt; <var>128</var>)</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <var>128</var> / <a class="local col1 ref" href="#41StoreSize" title='StoreSize' data-ref="41StoreSize">StoreSize</a>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="local col0 ref" href="#40VF" title='VF' data-ref="40VF">VF</a>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj" title='llvm::GCNTTIImpl::getLoadStoreVecRegBitWidth' data-ref="_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj">getLoadStoreVecRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="45AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="255">255</th><td>      <a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="256">256</th><td>      <a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a> ||</td></tr>
<tr><th id="257">257</th><td>      <a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::BUFFER_FAT_POINTER" title='AMDGPUAS::BUFFER_FAT_POINTER' data-ref="AMDGPUAS::BUFFER_FAT_POINTER">BUFFER_FAT_POINTER</a>) {</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <var>512</var>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a> ||</td></tr>
<tr><th id="262">262</th><td>      <a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="263">263</th><td>      <a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a>)</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col5 ref" href="#45AddrSpace" title='AddrSpace' data-ref="45AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <var>8</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::ST" title='llvm::GCNTTIImpl::ST' data-ref="llvm::GCNTTIImpl::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</a>();</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled address space&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp&quot;, 269)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled address space"</q>);</td></tr>
<tr><th id="270">270</th><td>}</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj" title='llvm::GCNTTIImpl::isLegalToVectorizeMemChain' data-ref="_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj">isLegalToVectorizeMemChain</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="46ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="47Alignment" title='Alignment' data-type='unsigned int' data-ref="47Alignment">Alignment</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                               <em>unsigned</em> <dfn class="local col8 decl" id="48AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="48AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>  <i>// We allow vectorization of flat stores, even though we may need to decompose</i></td></tr>
<tr><th id="276">276</th><td><i>  // them later if they may access private memory. We don't have enough context</i></td></tr>
<tr><th id="277">277</th><td><i>  // here, and legalization can handle it.</i></td></tr>
<tr><th id="278">278</th><td>  <b>if</b> (<a class="local col8 ref" href="#48AddrSpace" title='AddrSpace' data-ref="48AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) {</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> (<a class="local col7 ref" href="#47Alignment" title='Alignment' data-ref="47Alignment">Alignment</a> &gt;= <var>4</var> || <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::ST" title='llvm::GCNTTIImpl::ST' data-ref="llvm::GCNTTIImpl::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget25hasUnalignedScratchAccessEv" title='llvm::GCNSubtarget::hasUnalignedScratchAccess' data-ref="_ZNK4llvm12GCNSubtarget25hasUnalignedScratchAccessEv">hasUnalignedScratchAccess</a>()) &amp;&amp;</td></tr>
<tr><th id="280">280</th><td>      <a class="local col6 ref" href="#46ChainSizeInBytes" title='ChainSizeInBytes' data-ref="46ChainSizeInBytes">ChainSizeInBytes</a> &lt;= <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::ST" title='llvm::GCNTTIImpl::ST' data-ref="llvm::GCNTTIImpl::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv" title='llvm::GCNSubtarget::getMaxPrivateElementSize' data-ref="_ZNK4llvm12GCNSubtarget24getMaxPrivateElementSizeEv">getMaxPrivateElementSize</a>();</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl27isLegalToVectorizeLoadChainEjjj" title='llvm::GCNTTIImpl::isLegalToVectorizeLoadChain' data-ref="_ZNK4llvm10GCNTTIImpl27isLegalToVectorizeLoadChainEjjj">isLegalToVectorizeLoadChain</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="49ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="286">286</th><td>                                                <em>unsigned</em> <dfn class="local col0 decl" id="50Alignment" title='Alignment' data-type='unsigned int' data-ref="50Alignment">Alignment</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                                <em>unsigned</em> <dfn class="local col1 decl" id="51AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="51AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj" title='llvm::GCNTTIImpl::isLegalToVectorizeMemChain' data-ref="_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj">isLegalToVectorizeMemChain</a>(<a class="local col9 ref" href="#49ChainSizeInBytes" title='ChainSizeInBytes' data-ref="49ChainSizeInBytes">ChainSizeInBytes</a>, <a class="local col0 ref" href="#50Alignment" title='Alignment' data-ref="50Alignment">Alignment</a>, <a class="local col1 ref" href="#51AddrSpace" title='AddrSpace' data-ref="51AddrSpace">AddrSpace</a>);</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl28isLegalToVectorizeStoreChainEjjj" title='llvm::GCNTTIImpl::isLegalToVectorizeStoreChain' data-ref="_ZNK4llvm10GCNTTIImpl28isLegalToVectorizeStoreChainEjjj">isLegalToVectorizeStoreChain</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="52ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="52ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                                 <em>unsigned</em> <dfn class="local col3 decl" id="53Alignment" title='Alignment' data-type='unsigned int' data-ref="53Alignment">Alignment</dfn>,</td></tr>
<tr><th id="293">293</th><td>                                                 <em>unsigned</em> <dfn class="local col4 decl" id="54AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="54AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="294">294</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj" title='llvm::GCNTTIImpl::isLegalToVectorizeMemChain' data-ref="_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjjj">isLegalToVectorizeMemChain</a>(<a class="local col2 ref" href="#52ChainSizeInBytes" title='ChainSizeInBytes' data-ref="52ChainSizeInBytes">ChainSizeInBytes</a>, <a class="local col3 ref" href="#53Alignment" title='Alignment' data-ref="53Alignment">Alignment</a>, <a class="local col4 ref" href="#54AddrSpace" title='AddrSpace' data-ref="54AddrSpace">AddrSpace</a>);</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl22getMaxInterleaveFactorEj" title='llvm::GCNTTIImpl::getMaxInterleaveFactor' data-ref="_ZN4llvm10GCNTTIImpl22getMaxInterleaveFactorEj">getMaxInterleaveFactor</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="55VF" title='VF' data-type='unsigned int' data-ref="55VF">VF</dfn>) {</td></tr>
<tr><th id="298">298</th><td>  <i>// Disable unrolling if the loop is not vectorized.</i></td></tr>
<tr><th id="299">299</th><td><i>  // TODO: Enable this again.</i></td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (<a class="local col5 ref" href="#55VF" title='VF' data-ref="55VF">VF</a> == <var>1</var>)</td></tr>
<tr><th id="301">301</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE" title='llvm::GCNTTIImpl::getTgtMemIntrinsic' data-ref="_ZNK4llvm10GCNTTIImpl18getTgtMemIntrinsicEPNS_13IntrinsicInstERNS_16MemIntrinsicInfoE">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col6 decl" id="56Inst" title='Inst' data-type='llvm::IntrinsicInst *' data-ref="56Inst">Inst</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                       <a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::MemIntrinsicInfo" title='llvm::MemIntrinsicInfo' data-ref="llvm::MemIntrinsicInfo">MemIntrinsicInfo</a> &amp;<dfn class="local col7 decl" id="57Info" title='Info' data-type='llvm::MemIntrinsicInfo &amp;' data-ref="57Info">Info</dfn>) <em>const</em> {</td></tr>
<tr><th id="308">308</th><td>  <b>switch</b> (<a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_inc&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_inc</span>:</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_atomic_dec&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_atomic_dec</span>:</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_add</span>:</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_ordered_swap&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_ordered_swap</span>:</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fadd&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fadd</span>:</td></tr>
<tr><th id="314">314</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmin&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmin</span>:</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_ds_fmax&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ds_fmax</span>: {</td></tr>
<tr><th id="316">316</th><td>    <em>auto</em> *Ordering = dyn_cast&lt;ConstantInt&gt;(Inst-&gt;getArgOperand(<var>2</var>));</td></tr>
<tr><th id="317">317</th><td>    <em>auto</em> *Volatile = dyn_cast&lt;ConstantInt&gt;(Inst-&gt;getArgOperand(<var>4</var>));</td></tr>
<tr><th id="318">318</th><td>    <b>if</b> (!Ordering || !Volatile)</td></tr>
<tr><th id="319">319</th><td>      <b>return</b> <b>false</b>; <i>// Invalid.</i></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <em>unsigned</em> OrderingVal = Ordering-&gt;getZExtValue();</td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (OrderingVal &gt; <b>static_cast</b>&lt;<em>unsigned</em>&gt;(AtomicOrdering::SequentiallyConsistent))</td></tr>
<tr><th id="323">323</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>    Info.PtrVal = Inst-&gt;getArgOperand(<var>0</var>);</td></tr>
<tr><th id="326">326</th><td>    Info.Ordering = <b>static_cast</b>&lt;AtomicOrdering&gt;(OrderingVal);</td></tr>
<tr><th id="327">327</th><td>    Info.ReadMem = <b>true</b>;</td></tr>
<tr><th id="328">328</th><td>    Info.WriteMem = <b>true</b>;</td></tr>
<tr><th id="329">329</th><td>    Info.IsVolatile = !Volatile-&gt;isNullValue();</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <b>default</b>:</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>int</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE" title='llvm::GCNTTIImpl::getArithmeticInstrCost' data-ref="_ZN4llvm10GCNTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE">getArithmeticInstrCost</dfn>(</td></tr>
<tr><th id="338">338</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58Opcode" title='Opcode' data-type='unsigned int' data-ref="58Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="59Ty" title='Ty' data-type='llvm::Type *' data-ref="59Ty">Ty</dfn>, <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::OperandValueKind" title='llvm::TargetTransformInfo::OperandValueKind' data-ref="llvm::TargetTransformInfo::OperandValueKind">OperandValueKind</a> <dfn class="local col0 decl" id="60Opd1Info" title='Opd1Info' data-type='TTI::OperandValueKind' data-ref="60Opd1Info">Opd1Info</dfn>,</td></tr>
<tr><th id="339">339</th><td>    <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::OperandValueKind" title='llvm::TargetTransformInfo::OperandValueKind' data-ref="llvm::TargetTransformInfo::OperandValueKind">OperandValueKind</a> <dfn class="local col1 decl" id="61Opd2Info" title='Opd2Info' data-type='TTI::OperandValueKind' data-ref="61Opd2Info">Opd2Info</dfn>, <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::OperandValueProperties" title='llvm::TargetTransformInfo::OperandValueProperties' data-ref="llvm::TargetTransformInfo::OperandValueProperties">OperandValueProperties</a> <dfn class="local col2 decl" id="62Opd1PropInfo" title='Opd1PropInfo' data-type='TTI::OperandValueProperties' data-ref="62Opd1PropInfo">Opd1PropInfo</dfn>,</td></tr>
<tr><th id="340">340</th><td>    <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::OperandValueProperties" title='llvm::TargetTransformInfo::OperandValueProperties' data-ref="llvm::TargetTransformInfo::OperandValueProperties">OperandValueProperties</a> <dfn class="local col3 decl" id="63Opd2PropInfo" title='Opd2PropInfo' data-type='TTI::OperandValueProperties' data-ref="63Opd2PropInfo">Opd2PropInfo</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *&gt; <dfn class="local col4 decl" id="64Args" title='Args' data-type='ArrayRef&lt;const llvm::Value *&gt;' data-ref="64Args">Args</dfn> ) {</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="65OrigTy" title='OrigTy' data-type='llvm::EVT' data-ref="65OrigTy">OrigTy</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>, <a class="local col9 ref" href="#59Ty" title='Ty' data-ref="59Ty">Ty</a>);</td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (!<a class="local col5 ref" href="#65OrigTy" title='OrigTy' data-ref="65OrigTy">OrigTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) {</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE" title='llvm::BasicTTIImplBase::getArithmeticInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE">getArithmeticInstrCost</a>(<a class="local col8 ref" href="#58Opcode" title='Opcode' data-ref="58Opcode">Opcode</a>, <a class="local col9 ref" href="#59Ty" title='Ty' data-ref="59Ty">Ty</a>, <a class="local col0 ref" href="#60Opd1Info" title='Opd1Info' data-ref="60Opd1Info">Opd1Info</a>, <a class="local col1 ref" href="#61Opd2Info" title='Opd2Info' data-ref="61Opd2Info">Opd2Info</a>,</td></tr>
<tr><th id="344">344</th><td>                                         <a class="local col2 ref" href="#62Opd1PropInfo" title='Opd1PropInfo' data-ref="62Opd1PropInfo">Opd1PropInfo</a>, <a class="local col3 ref" href="#63Opd2PropInfo" title='Opd2PropInfo' data-ref="63Opd2PropInfo">Opd2PropInfo</a>);</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Legalize the type.</i></td></tr>
<tr><th id="348">348</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; <dfn class="local col6 decl" id="66LT" title='LT' data-type='std::pair&lt;int, MVT&gt;' data-ref="66LT">LT</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase23getTypeLegalizationCostERKNS_10DataLayoutEPNS_4TypeE" title='llvm::TargetLoweringBase::getTypeLegalizationCost' data-ref="_ZNK4llvm18TargetLoweringBase23getTypeLegalizationCostERKNS_10DataLayoutEPNS_4TypeE">getTypeLegalizationCost</a>(<a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>, <a class="local col9 ref" href="#59Ty" title='Ty' data-ref="59Ty">Ty</a>);</td></tr>
<tr><th id="349">349</th><td>  <em>int</em> <dfn class="local col7 decl" id="67ISD" title='ISD' data-type='int' data-ref="67ISD">ISD</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase22InstructionOpcodeToISDEj" title='llvm::TargetLoweringBase::InstructionOpcodeToISD' data-ref="_ZNK4llvm18TargetLoweringBase22InstructionOpcodeToISDEj">InstructionOpcodeToISD</a>(<a class="local col8 ref" href="#58Opcode" title='Opcode' data-ref="58Opcode">Opcode</a>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// Because we don't have any legal vector operations, but the legal types, we</i></td></tr>
<tr><th id="352">352</th><td><i>  // need to account for split vectors.</i></td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68NElts" title='NElts' data-type='unsigned int' data-ref="68NElts">NElts</dfn> = <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, llvm::MVT&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() ?</td></tr>
<tr><th id="354">354</th><td>    <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, llvm::MVT&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT20getVectorNumElementsEv" title='llvm::MVT::getVectorNumElements' data-ref="_ZNK4llvm3MVT20getVectorNumElementsEv">getVectorNumElements</a>() : <var>1</var>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col9 decl" id="69SLT" title='SLT' data-type='MVT::SimpleValueType' data-ref="69SLT">SLT</dfn> = <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, llvm::MVT&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getScalarTypeEv" title='llvm::MVT::getScalarType' data-ref="_ZNK4llvm3MVT13getScalarTypeEv">getScalarType</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <b>switch</b> (<a class="local col7 ref" href="#67ISD" title='ISD' data-ref="67ISD">ISD</a>) {</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>:</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="361">361</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="362">362</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZNK4llvm10GCNTTIImpl17get64BitInstrCostEv" title='llvm::GCNTTIImpl::get64BitInstrCost' data-ref="_ZNK4llvm10GCNTTIImpl17get64BitInstrCostEv">get64BitInstrCost</a>() * <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i>// i32</i></td></tr>
<tr><th id="366">366</th><td>    <b>return</b> <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>() * <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>:</td></tr>
<tr><th id="369">369</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>:</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>:</td></tr>
<tr><th id="372">372</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>){</td></tr>
<tr><th id="373">373</th><td>      <i>// and, or and xor are typically split into 2 VALU instructions.</i></td></tr>
<tr><th id="374">374</th><td>      <b>return</b> <var>2</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>() * <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>();</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>: {</td></tr>
<tr><th id="379">379</th><td>    <em>const</em> <em>int</em> <dfn class="local col0 decl" id="70QuarterRateCost" title='QuarterRateCost' data-type='const int' data-ref="70QuarterRateCost">QuarterRateCost</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv" title='llvm::GCNTTIImpl::getQuarterRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv">getQuarterRateInstrCost</a>();</td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) {</td></tr>
<tr><th id="381">381</th><td>      <em>const</em> <em>int</em> <dfn class="local col1 decl" id="71FullRateCost" title='FullRateCost' data-type='const int' data-ref="71FullRateCost">FullRateCost</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>();</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> (<var>4</var> * <a class="local col0 ref" href="#70QuarterRateCost" title='QuarterRateCost' data-ref="70QuarterRateCost">QuarterRateCost</a> + (<var>2</var> * <var>2</var>) * <a class="local col1 ref" href="#71FullRateCost" title='FullRateCost' data-ref="71FullRateCost">FullRateCost</a>) * <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="383">383</th><td>    }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>    <i>// i32</i></td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <a class="local col0 ref" href="#70QuarterRateCost" title='QuarterRateCost' data-ref="70QuarterRateCost">QuarterRateCost</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a> * <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="389">389</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>:</td></tr>
<tr><th id="390">390</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="392">392</th><td>      <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZNK4llvm10GCNTTIImpl17get64BitInstrCostEv" title='llvm::GCNTTIImpl::get64BitInstrCost' data-ref="_ZNK4llvm10GCNTTIImpl17get64BitInstrCostEv">get64BitInstrCost</a>();</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>)</td></tr>
<tr><th id="395">395</th><td>      <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>();</td></tr>
<tr><th id="396">396</th><td>    <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FDIV" title='llvm::ISD::NodeType::FDIV' data-ref="llvm::ISD::NodeType::FDIV">FDIV</a>:</td></tr>
<tr><th id="398">398</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FREM" title='llvm::ISD::NodeType::FREM' data-ref="llvm::ISD::NodeType::FREM">FREM</a>:</td></tr>
<tr><th id="399">399</th><td>    <i>// FIXME: frem should be handled separately. The fdiv in it is most of it,</i></td></tr>
<tr><th id="400">400</th><td><i>    // but the current lowering is also not entirely correct.</i></td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="402">402</th><td>      <em>int</em> <dfn class="local col2 decl" id="72Cost" title='Cost' data-type='int' data-ref="72Cost">Cost</dfn> = <var>4</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZNK4llvm10GCNTTIImpl17get64BitInstrCostEv" title='llvm::GCNTTIImpl::get64BitInstrCost' data-ref="_ZNK4llvm10GCNTTIImpl17get64BitInstrCostEv">get64BitInstrCost</a>() + <var>7</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv" title='llvm::GCNTTIImpl::getQuarterRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv">getQuarterRateInstrCost</a>();</td></tr>
<tr><th id="403">403</th><td>      <i>// Add cost of workaround.</i></td></tr>
<tr><th id="404">404</th><td>      <b>if</b> (<a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::ST" title='llvm::GCNTTIImpl::ST' data-ref="llvm::GCNTTIImpl::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>)</td></tr>
<tr><th id="405">405</th><td>        <a class="local col2 ref" href="#72Cost" title='Cost' data-ref="72Cost">Cost</a> += <var>3</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>();</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>      <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col2 ref" href="#72Cost" title='Cost' data-ref="72Cost">Cost</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="408">408</th><td>    }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (!<a class="local col4 ref" href="#64Args" title='Args' data-ref="64Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/IR/PatternMatch.h.html#_ZN4llvm12PatternMatch5matchEPT_RKT0_" title='llvm::PatternMatch::match' data-ref="_ZN4llvm12PatternMatch5matchEPT_RKT0_">match</a>(<a class="local col4 ref" href="#64Args" title='Args' data-ref="64Args">Args</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <span class="namespace">PatternMatch::</span><a class="ref" href="../../../include/llvm/IR/PatternMatch.h.html#_ZN4llvm12PatternMatch7m_FPOneEv" title='llvm::PatternMatch::m_FPOne' data-ref="_ZN4llvm12PatternMatch7m_FPOneEv">m_FPOne</a>())) {</td></tr>
<tr><th id="411">411</th><td>      <i>// TODO: This is more complicated, unsafe flags etc.</i></td></tr>
<tr><th id="412">412</th><td>      <b>if</b> ((SLT == MVT::f32 &amp;&amp; !<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasFP32Denormals()) ||</td></tr>
<tr><th id="413">413</th><td>          (SLT == MVT::f16 &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;has16BitInsts())) {</td></tr>
<tr><th id="414">414</th><td>        <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv" title='llvm::GCNTTIImpl::getQuarterRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv">getQuarterRateInstrCost</a>() * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="415">415</th><td>      }</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (SLT == MVT::f16 &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;has16BitInsts()) {</td></tr>
<tr><th id="419">419</th><td>      <i>// 2 x v_cvt_f32_f16</i></td></tr>
<tr><th id="420">420</th><td><i>      // f32 rcp</i></td></tr>
<tr><th id="421">421</th><td><i>      // f32 fmul</i></td></tr>
<tr><th id="422">422</th><td><i>      // v_cvt_f16_f32</i></td></tr>
<tr><th id="423">423</th><td><i>      // f16 div_fixup</i></td></tr>
<tr><th id="424">424</th><td>      <em>int</em> <dfn class="local col3 decl" id="73Cost" title='Cost' data-type='int' data-ref="73Cost">Cost</dfn> = <var>4</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>() + <var>2</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv" title='llvm::GCNTTIImpl::getQuarterRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv">getQuarterRateInstrCost</a>();</td></tr>
<tr><th id="425">425</th><td>      <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col3 ref" href="#73Cost" title='Cost' data-ref="73Cost">Cost</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a>;</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col9 ref" href="#69SLT" title='SLT' data-ref="69SLT">SLT</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>) {</td></tr>
<tr><th id="429">429</th><td>      <em>int</em> <dfn class="local col4 decl" id="74Cost" title='Cost' data-type='int' data-ref="74Cost">Cost</dfn> = <var>7</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>() + <var>1</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv" title='llvm::GCNTTIImpl::getQuarterRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl23getQuarterRateInstrCostEv">getQuarterRateInstrCost</a>();</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>      <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasFP32Denormals()) {</td></tr>
<tr><th id="432">432</th><td>        <i>// FP mode switches.</i></td></tr>
<tr><th id="433">433</th><td>        <a class="local col4 ref" href="#74Cost" title='Cost' data-ref="74Cost">Cost</a> += <var>2</var> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>();</td></tr>
<tr><th id="434">434</th><td>      }</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>      <b>return</b> <a class="local col6 ref" href="#66LT" title='LT' data-ref="66LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="local col8 ref" href="#68NElts" title='NElts' data-ref="68NElts">NElts</a> * <a class="local col4 ref" href="#74Cost" title='Cost' data-ref="74Cost">Cost</a>;</td></tr>
<tr><th id="437">437</th><td>    }</td></tr>
<tr><th id="438">438</th><td>    <b>break</b>;</td></tr>
<tr><th id="439">439</th><td>  <b>default</b>:</td></tr>
<tr><th id="440">440</th><td>    <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>  }</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE" title='llvm::BasicTTIImplBase::getArithmeticInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE">getArithmeticInstrCost</a>(<a class="local col8 ref" href="#58Opcode" title='Opcode' data-ref="58Opcode">Opcode</a>, <a class="local col9 ref" href="#59Ty" title='Ty' data-ref="59Ty">Ty</a>, <a class="local col0 ref" href="#60Opd1Info" title='Opd1Info' data-ref="60Opd1Info">Opd1Info</a>, <a class="local col1 ref" href="#61Opd2Info" title='Opd2Info' data-ref="61Opd2Info">Opd2Info</a>,</td></tr>
<tr><th id="444">444</th><td>                                       <a class="local col2 ref" href="#62Opd1PropInfo" title='Opd1PropInfo' data-ref="62Opd1PropInfo">Opd1PropInfo</a>, <a class="local col3 ref" href="#63Opd2PropInfo" title='Opd2PropInfo' data-ref="63Opd2PropInfo">Opd2PropInfo</a>);</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl14getCFInstrCostEj" title='llvm::GCNTTIImpl::getCFInstrCost' data-ref="_ZN4llvm10GCNTTIImpl14getCFInstrCostEj">getCFInstrCost</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="75Opcode" title='Opcode' data-type='unsigned int' data-ref="75Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="448">448</th><td>  <i>// XXX - For some reason this isn't called for switch.</i></td></tr>
<tr><th id="449">449</th><td>  <b>switch</b> (<a class="local col5 ref" href="#75Opcode" title='Opcode' data-ref="75Opcode">Opcode</a>) {</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#128" title='llvm::Instruction::TermOps::Br' data-ref="llvm::Instruction::TermOps::Br">Br</a>:</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#127" title='llvm::Instruction::TermOps::Ret' data-ref="llvm::Instruction::TermOps::Ret">Ret</a>:</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="453">453</th><td>  <b>default</b>:</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase14getCFInstrCostEj" title='llvm::BasicTTIImplBase::getCFInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase14getCFInstrCostEj">getCFInstrCost</a>(<a class="local col5 ref" href="#75Opcode" title='Opcode' data-ref="75Opcode">Opcode</a>);</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>int</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl26getArithmeticReductionCostEjPNS_4TypeEb" title='llvm::GCNTTIImpl::getArithmeticReductionCost' data-ref="_ZN4llvm10GCNTTIImpl26getArithmeticReductionCostEjPNS_4TypeEb">getArithmeticReductionCost</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="76Opcode" title='Opcode' data-type='unsigned int' data-ref="76Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="77Ty" title='Ty' data-type='llvm::Type *' data-ref="77Ty">Ty</dfn>,</td></tr>
<tr><th id="459">459</th><td>                                              <em>bool</em> <dfn class="local col8 decl" id="78IsPairwise" title='IsPairwise' data-type='bool' data-ref="78IsPairwise">IsPairwise</dfn>) {</td></tr>
<tr><th id="460">460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="79OrigTy" title='OrigTy' data-type='llvm::EVT' data-ref="79OrigTy">OrigTy</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>, <a class="local col7 ref" href="#77Ty" title='Ty' data-ref="77Ty">Ty</a>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <i>// Computes cost on targets that have packed math instructions(which support</i></td></tr>
<tr><th id="463">463</th><td><i>  // 16-bit types only).</i></td></tr>
<tr><th id="464">464</th><td>  <b>if</b> (IsPairwise ||</td></tr>
<tr><th id="465">465</th><td>      !<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasVOP3PInsts() ||</td></tr>
<tr><th id="466">466</th><td>      OrigTy.getScalarSizeInBits() != <var>16</var>)</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase26getArithmeticReductionCostEjPNS_4TypeEb" title='llvm::BasicTTIImplBase::getArithmeticReductionCost' data-ref="_ZN4llvm16BasicTTIImplBase26getArithmeticReductionCostEjPNS_4TypeEb">getArithmeticReductionCost</a>(<a class="local col6 ref" href="#76Opcode" title='Opcode' data-ref="76Opcode">Opcode</a>, <a class="local col7 ref" href="#77Ty" title='Ty' data-ref="77Ty">Ty</a>, <a class="local col8 ref" href="#78IsPairwise" title='IsPairwise' data-ref="78IsPairwise">IsPairwise</a>);</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; <dfn class="local col0 decl" id="80LT" title='LT' data-type='std::pair&lt;int, MVT&gt;' data-ref="80LT">LT</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase23getTypeLegalizationCostERKNS_10DataLayoutEPNS_4TypeE" title='llvm::TargetLoweringBase::getTypeLegalizationCost' data-ref="_ZNK4llvm18TargetLoweringBase23getTypeLegalizationCostERKNS_10DataLayoutEPNS_4TypeE">getTypeLegalizationCost</a>(<a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>, <a class="local col7 ref" href="#77Ty" title='Ty' data-ref="77Ty">Ty</a>);</td></tr>
<tr><th id="470">470</th><td>  <b>return</b> <a class="local col0 ref" href="#80LT" title='LT' data-ref="80LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv" title='llvm::GCNTTIImpl::getFullRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getFullRateInstrCostEv">getFullRateInstrCost</a>();</td></tr>
<tr><th id="471">471</th><td>}</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><em>int</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl22getMinMaxReductionCostEPNS_4TypeES2_bb" title='llvm::GCNTTIImpl::getMinMaxReductionCost' data-ref="_ZN4llvm10GCNTTIImpl22getMinMaxReductionCostEPNS_4TypeES2_bb">getMinMaxReductionCost</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="81Ty" title='Ty' data-type='llvm::Type *' data-ref="81Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="82CondTy" title='CondTy' data-type='llvm::Type *' data-ref="82CondTy">CondTy</dfn>,</td></tr>
<tr><th id="474">474</th><td>                                          <em>bool</em> <dfn class="local col3 decl" id="83IsPairwise" title='IsPairwise' data-type='bool' data-ref="83IsPairwise">IsPairwise</dfn>,</td></tr>
<tr><th id="475">475</th><td>                                          <em>bool</em> <dfn class="local col4 decl" id="84IsUnsigned" title='IsUnsigned' data-type='bool' data-ref="84IsUnsigned">IsUnsigned</dfn>) {</td></tr>
<tr><th id="476">476</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="85OrigTy" title='OrigTy' data-type='llvm::EVT' data-ref="85OrigTy">OrigTy</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>, <a class="local col1 ref" href="#81Ty" title='Ty' data-ref="81Ty">Ty</a>);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// Computes cost on targets that have packed math instructions(which support</i></td></tr>
<tr><th id="479">479</th><td><i>  // 16-bit types only).</i></td></tr>
<tr><th id="480">480</th><td>  <b>if</b> (IsPairwise ||</td></tr>
<tr><th id="481">481</th><td>      !<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasVOP3PInsts() ||</td></tr>
<tr><th id="482">482</th><td>      OrigTy.getScalarSizeInBits() != <var>16</var>)</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase22getMinMaxReductionCostEPNS_4TypeES2_bb" title='llvm::BasicTTIImplBase::getMinMaxReductionCost' data-ref="_ZN4llvm16BasicTTIImplBase22getMinMaxReductionCostEPNS_4TypeES2_bb">getMinMaxReductionCost</a>(<a class="local col1 ref" href="#81Ty" title='Ty' data-ref="81Ty">Ty</a>, <a class="local col2 ref" href="#82CondTy" title='CondTy' data-ref="82CondTy">CondTy</a>, <a class="local col3 ref" href="#83IsPairwise" title='IsPairwise' data-ref="83IsPairwise">IsPairwise</a>, <a class="local col4 ref" href="#84IsUnsigned" title='IsUnsigned' data-ref="84IsUnsigned">IsUnsigned</a>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; <dfn class="local col6 decl" id="86LT" title='LT' data-type='std::pair&lt;int, MVT&gt;' data-ref="86LT">LT</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TLI" title='llvm::GCNTTIImpl::TLI' data-ref="llvm::GCNTTIImpl::TLI">TLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase23getTypeLegalizationCostERKNS_10DataLayoutEPNS_4TypeE" title='llvm::TargetLoweringBase::getTypeLegalizationCost' data-ref="_ZNK4llvm18TargetLoweringBase23getTypeLegalizationCostERKNS_10DataLayoutEPNS_4TypeE">getTypeLegalizationCost</a>(<a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>, <a class="local col1 ref" href="#81Ty" title='Ty' data-ref="81Ty">Ty</a>);</td></tr>
<tr><th id="486">486</th><td>  <b>return</b> <a class="local col6 ref" href="#86LT" title='LT' data-ref="86LT">LT</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::MVT&gt;::first' data-ref="std::pair::first">first</a> * <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZN4llvm10GCNTTIImpl20getHalfRateInstrCostEv" title='llvm::GCNTTIImpl::getHalfRateInstrCost' data-ref="_ZN4llvm10GCNTTIImpl20getHalfRateInstrCostEv">getHalfRateInstrCost</a>();</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>int</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl18getVectorInstrCostEjPNS_4TypeEj" title='llvm::GCNTTIImpl::getVectorInstrCost' data-ref="_ZN4llvm10GCNTTIImpl18getVectorInstrCostEjPNS_4TypeEj">getVectorInstrCost</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="87Opcode" title='Opcode' data-type='unsigned int' data-ref="87Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="88ValTy" title='ValTy' data-type='llvm::Type *' data-ref="88ValTy">ValTy</dfn>,</td></tr>
<tr><th id="490">490</th><td>                                      <em>unsigned</em> <dfn class="local col9 decl" id="89Index" title='Index' data-type='unsigned int' data-ref="89Index">Index</dfn>) {</td></tr>
<tr><th id="491">491</th><td>  <b>switch</b> (<a class="local col7 ref" href="#87Opcode" title='Opcode' data-ref="87Opcode">Opcode</a>) {</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#214" title='llvm::Instruction::OtherOps::ExtractElement' data-ref="llvm::Instruction::OtherOps::ExtractElement">ExtractElement</a>:</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#215" title='llvm::Instruction::OtherOps::InsertElement' data-ref="llvm::Instruction::OtherOps::InsertElement">InsertElement</a>: {</td></tr>
<tr><th id="494">494</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90EltSize" title='EltSize' data-type='unsigned int' data-ref="90EltSize">EltSize</dfn></td></tr>
<tr><th id="495">495</th><td>      = <a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a>&gt;(<a class="local col8 ref" href="#88ValTy" title='ValTy' data-ref="88ValTy">ValTy</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm14SequentialType14getElementTypeEv" title='llvm::SequentialType::getElementType' data-ref="_ZNK4llvm14SequentialType14getElementTypeEv">getElementType</a>());</td></tr>
<tr><th id="496">496</th><td>    <b>if</b> (<a class="local col0 ref" href="#90EltSize" title='EltSize' data-ref="90EltSize">EltSize</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="497">497</th><td>      <b>if</b> (EltSize == <var>16</var> &amp;&amp; Index == <var>0</var> &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;has16BitInsts())</td></tr>
<tr><th id="498">498</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="499">499</th><td>      <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj" title='llvm::BasicTTIImplBase::getVectorInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj">getVectorInstrCost</a>(<a class="local col7 ref" href="#87Opcode" title='Opcode' data-ref="87Opcode">Opcode</a>, <a class="local col8 ref" href="#88ValTy" title='ValTy' data-ref="88ValTy">ValTy</a>, <a class="local col9 ref" href="#89Index" title='Index' data-ref="89Index">Index</a>);</td></tr>
<tr><th id="500">500</th><td>    }</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>    <i>// Extracts are just reads of a subregister, so are free. Inserts are</i></td></tr>
<tr><th id="503">503</th><td><i>    // considered free because we don't want to have any cost for scalarizing</i></td></tr>
<tr><th id="504">504</th><td><i>    // operations, and we don't have to copy into a different register class.</i></td></tr>
<tr><th id="505">505</th><td><i></i></td></tr>
<tr><th id="506">506</th><td><i>    // Dynamic indexing isn't free and is best avoided.</i></td></tr>
<tr><th id="507">507</th><td>    <b>return</b> <a class="local col9 ref" href="#89Index" title='Index' data-ref="89Index">Index</a> == ~<var>0u</var> ? <var>2</var> : <var>0</var>;</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td>  <b>default</b>:</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj" title='llvm::BasicTTIImplBase::getVectorInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj">getVectorInstrCost</a>(<a class="local col7 ref" href="#87Opcode" title='Opcode' data-ref="87Opcode">Opcode</a>, <a class="local col8 ref" href="#88ValTy" title='ValTy' data-ref="88ValTy">ValTy</a>, <a class="local col9 ref" href="#89Index" title='Index' data-ref="89Index">Index</a>);</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td>}</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isArgPassedInSGPRPKN4llvm8ArgumentE" title='isArgPassedInSGPR' data-type='bool isArgPassedInSGPR(const llvm::Argument * A)' data-ref="_ZL17isArgPassedInSGPRPKN4llvm8ArgumentE">isArgPassedInSGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col1 decl" id="91A" title='A' data-type='const llvm::Argument *' data-ref="91A">A</dfn>) {</td></tr>
<tr><th id="517">517</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col2 decl" id="92F" title='F' data-type='const llvm::Function *' data-ref="92F">F</dfn> = <a class="local col1 ref" href="#91A" title='A' data-ref="91A">A</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument9getParentEv" title='llvm::Argument::getParent' data-ref="_ZNK4llvm8Argument9getParentEv">getParent</a>();</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i>// Arguments to compute shaders are never a source of divergence.</i></td></tr>
<tr><th id="520">520</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="93CC" title='CC' data-type='CallingConv::ID' data-ref="93CC">CC</dfn> = <a class="local col2 ref" href="#92F" title='F' data-ref="92F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="521">521</th><td>  <b>switch</b> (<a class="local col3 ref" href="#93CC" title='CC' data-ref="93CC">CC</a>) {</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="527">527</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="528">528</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="532">532</th><td>    <i>// For non-compute shaders, SGPR inputs are marked with either inreg or byval.</i></td></tr>
<tr><th id="533">533</th><td><i>    // Everything else is in VGPRs.</i></td></tr>
<tr><th id="534">534</th><td>    <b>return</b> F-&gt;getAttributes().hasParamAttribute(A-&gt;getArgNo(), Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>) ||</td></tr>
<tr><th id="535">535</th><td>           F-&gt;getAttributes().hasParamAttribute(A-&gt;getArgNo(), Attribute::<span class='error' title="no member named &apos;ByVal&apos; in &apos;llvm::Attribute&apos;">ByVal</span>);</td></tr>
<tr><th id="536">536</th><td>  <b>default</b>:</td></tr>
<tr><th id="537">537</th><td>    <i>// TODO: Should calls support inreg for SGPR inputs?</i></td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td>}</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><i class="doc">/// <span class="command">\returns</span> true if the result of the value could potentially be</i></td></tr>
<tr><th id="543">543</th><td><i class="doc">/// different across workitems in a wavefront.</i></td></tr>
<tr><th id="544">544</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl20isSourceOfDivergenceEPKNS_5ValueE" title='llvm::GCNTTIImpl::isSourceOfDivergence' data-ref="_ZNK4llvm10GCNTTIImpl20isSourceOfDivergenceEPKNS_5ValueE">isSourceOfDivergence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="94V" title='V' data-type='const llvm::Value *' data-ref="94V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col5 decl" id="95A" title='A' data-type='const llvm::Argument *' data-ref="95A"><a class="local col5 ref" href="#95A" title='A' data-ref="95A">A</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>))</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> !<a class="tu ref" href="#_ZL17isArgPassedInSGPRPKN4llvm8ArgumentE" title='isArgPassedInSGPR' data-use='c' data-ref="_ZL17isArgPassedInSGPRPKN4llvm8ArgumentE">isArgPassedInSGPR</a>(<a class="local col5 ref" href="#95A" title='A' data-ref="95A">A</a>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <i>// Loads from the private and flat address spaces are divergent, because</i></td></tr>
<tr><th id="549">549</th><td><i>  // threads can execute the load instruction with the same inputs and get</i></td></tr>
<tr><th id="550">550</th><td><i>  // different results.</i></td></tr>
<tr><th id="551">551</th><td><i>  //</i></td></tr>
<tr><th id="552">552</th><td><i>  // All other loads are not divergent, because if threads issue loads with the</i></td></tr>
<tr><th id="553">553</th><td><i>  // same arguments, they will always get the same result.</i></td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col6 decl" id="96Load" title='Load' data-type='const llvm::LoadInst *' data-ref="96Load"><a class="local col6 ref" href="#96Load" title='Load' data-ref="96Load">Load</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>))</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <a class="local col6 ref" href="#96Load" title='Load' data-ref="96Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst22getPointerAddressSpaceEv" title='llvm::LoadInst::getPointerAddressSpace' data-ref="_ZNK4llvm8LoadInst22getPointerAddressSpaceEv">getPointerAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a> ||</td></tr>
<tr><th id="556">556</th><td>           <a class="local col6 ref" href="#96Load" title='Load' data-ref="96Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst22getPointerAddressSpaceEv" title='llvm::LoadInst::getPointerAddressSpace' data-ref="_ZNK4llvm8LoadInst22getPointerAddressSpaceEv">getPointerAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</a>;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <i>// Atomics are divergent because they are executed sequentially: when an</i></td></tr>
<tr><th id="559">559</th><td><i>  // atomic operation refers to the same address in each thread, then each</i></td></tr>
<tr><th id="560">560</th><td><i>  // thread after the first sees the value written by the previous thread as</i></td></tr>
<tr><th id="561">561</th><td><i>  // original value.</i></td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst">AtomicCmpXchgInst</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>))</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col7 decl" id="97Intrinsic" title='Intrinsic' data-type='const llvm::IntrinsicInst *' data-ref="97Intrinsic"><a class="local col7 ref" href="#97Intrinsic" title='Intrinsic' data-ref="97Intrinsic">Intrinsic</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>))</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</a>(<a class="local col7 ref" href="#97Intrinsic" title='Intrinsic' data-ref="97Intrinsic">Intrinsic</a>-&gt;<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>());</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <i>// Assume all function calls are a source of divergence.</i></td></tr>
<tr><th id="569">569</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::InvokeInst" title='llvm::InvokeInst' data-ref="llvm::InvokeInst">InvokeInst</a>&gt;(<a class="local col4 ref" href="#94V" title='V' data-ref="94V">V</a>))</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="573">573</th><td>}</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE" title='llvm::GCNTTIImpl::isAlwaysUniform' data-ref="_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE">isAlwaysUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="98V" title='V' data-type='const llvm::Value *' data-ref="98V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col9 decl" id="99Intrinsic" title='Intrinsic' data-type='const llvm::IntrinsicInst *' data-ref="99Intrinsic"><a class="local col9 ref" href="#99Intrinsic" title='Intrinsic' data-ref="99Intrinsic">Intrinsic</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col8 ref" href="#98V" title='V' data-ref="98V">V</a>)) {</td></tr>
<tr><th id="577">577</th><td>    <b>switch</b> (<a class="local col9 ref" href="#99Intrinsic" title='Intrinsic' data-ref="99Intrinsic">Intrinsic</a>-&gt;<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="578">578</th><td>    <b>default</b>:</td></tr>
<tr><th id="579">579</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="580">580</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_readfirstlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readfirstlane</span>:</td></tr>
<tr><th id="581">581</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_readlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readlane</span>:</td></tr>
<tr><th id="582">582</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_icmp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_icmp</span>:</td></tr>
<tr><th id="583">583</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_fcmp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_fcmp</span>:</td></tr>
<tr><th id="584">584</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="585">585</th><td>    }</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="588">588</th><td>}</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl14getShuffleCostENS_19TargetTransformInfo11ShuffleKindEPNS_4TypeEiS4_" title='llvm::GCNTTIImpl::getShuffleCost' data-ref="_ZN4llvm10GCNTTIImpl14getShuffleCostENS_19TargetTransformInfo11ShuffleKindEPNS_4TypeEiS4_">getShuffleCost</dfn>(<a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::ShuffleKind" title='llvm::TargetTransformInfo::ShuffleKind' data-ref="llvm::TargetTransformInfo::ShuffleKind">ShuffleKind</a> <dfn class="local col0 decl" id="100Kind" title='Kind' data-type='TTI::ShuffleKind' data-ref="100Kind">Kind</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="101Tp" title='Tp' data-type='llvm::Type *' data-ref="101Tp">Tp</dfn>, <em>int</em> <dfn class="local col2 decl" id="102Index" title='Index' data-type='int' data-ref="102Index">Index</dfn>,</td></tr>
<tr><th id="591">591</th><td>                                       <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="103SubTp" title='SubTp' data-type='llvm::Type *' data-ref="103SubTp">SubTp</dfn>) {</td></tr>
<tr><th id="592">592</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasVOP3PInsts()) {</td></tr>
<tr><th id="593">593</th><td>    <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col4 decl" id="104VT" title='VT' data-type='llvm::VectorType *' data-ref="104VT">VT</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a>&gt;(<a class="local col1 ref" href="#101Tp" title='Tp' data-ref="101Tp">Tp</a>);</td></tr>
<tr><th id="594">594</th><td>    <b>if</b> (<a class="local col4 ref" href="#104VT" title='VT' data-ref="104VT">VT</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm14SequentialType14getNumElementsEv" title='llvm::SequentialType::getNumElements' data-ref="_ZNK4llvm14SequentialType14getNumElementsEv">getNumElements</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="595">595</th><td>        <a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col4 ref" href="#104VT" title='VT' data-ref="104VT">VT</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm14SequentialType14getElementTypeEv" title='llvm::SequentialType::getElementType' data-ref="_ZNK4llvm14SequentialType14getElementTypeEv">getElementType</a>()) == <var>16</var>) {</td></tr>
<tr><th id="596">596</th><td>      <i>// With op_sel VOP3P instructions freely can access the low half or high</i></td></tr>
<tr><th id="597">597</th><td><i>      // half of a register, so any swizzle is free.</i></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>      <b>switch</b> (<a class="local col0 ref" href="#100Kind" title='Kind' data-ref="100Kind">Kind</a>) {</td></tr>
<tr><th id="600">600</th><td>      <b>case</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="enum" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::ShuffleKind::SK_Broadcast" title='llvm::TargetTransformInfo::ShuffleKind::SK_Broadcast' data-ref="llvm::TargetTransformInfo::ShuffleKind::SK_Broadcast">SK_Broadcast</a>:</td></tr>
<tr><th id="601">601</th><td>      <b>case</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="enum" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::ShuffleKind::SK_Reverse" title='llvm::TargetTransformInfo::ShuffleKind::SK_Reverse' data-ref="llvm::TargetTransformInfo::ShuffleKind::SK_Reverse">SK_Reverse</a>:</td></tr>
<tr><th id="602">602</th><td>      <b>case</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="enum" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::ShuffleKind::SK_PermuteSingleSrc" title='llvm::TargetTransformInfo::ShuffleKind::SK_PermuteSingleSrc' data-ref="llvm::TargetTransformInfo::ShuffleKind::SK_PermuteSingleSrc">SK_PermuteSingleSrc</a>:</td></tr>
<tr><th id="603">603</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="604">604</th><td>      <b>default</b>:</td></tr>
<tr><th id="605">605</th><td>        <b>break</b>;</td></tr>
<tr><th id="606">606</th><td>      }</td></tr>
<tr><th id="607">607</th><td>    }</td></tr>
<tr><th id="608">608</th><td>  }</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::BaseT" title='llvm::GCNTTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::GCNTTIImpl&gt;' data-ref="llvm::GCNTTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase14getShuffleCostENS_19TargetTransformInfo11ShuffleKindEPNS_4TypeEiS4_" title='llvm::BasicTTIImplBase::getShuffleCost' data-ref="_ZN4llvm16BasicTTIImplBase14getShuffleCostENS_19TargetTransformInfo11ShuffleKindEPNS_4TypeEiS4_">getShuffleCost</a>(<a class="local col0 ref" href="#100Kind" title='Kind' data-ref="100Kind">Kind</a>, <a class="local col1 ref" href="#101Tp" title='Tp' data-ref="101Tp">Tp</a>, <a class="local col2 ref" href="#102Index" title='Index' data-ref="102Index">Index</a>, <a class="local col3 ref" href="#103SubTp" title='SubTp' data-ref="103SubTp">SubTp</a>);</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm10GCNTTIImpl19areInlineCompatibleEPKNS_8FunctionES3_" title='llvm::GCNTTIImpl::areInlineCompatible' data-ref="_ZNK4llvm10GCNTTIImpl19areInlineCompatibleEPKNS_8FunctionES3_">areInlineCompatible</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col5 decl" id="105Caller" title='Caller' data-type='const llvm::Function *' data-ref="105Caller">Caller</dfn>,</td></tr>
<tr><th id="614">614</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col6 decl" id="106Callee" title='Callee' data-type='const llvm::Function *' data-ref="106Callee">Callee</dfn>) <em>const</em> {</td></tr>
<tr><th id="615">615</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="107TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="107TM">TM</dfn> = <a class="member" href="AMDGPUTargetTransformInfo.h.html#_ZNK4llvm10GCNTTIImpl6getTLIEv" title='llvm::GCNTTIImpl::getTLI' data-ref="_ZNK4llvm10GCNTTIImpl6getTLIEv">getTLI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>();</td></tr>
<tr><th id="616">616</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col8 decl" id="108CallerBits" title='CallerBits' data-type='const llvm::FeatureBitset &amp;' data-ref="108CallerBits">CallerBits</dfn> =</td></tr>
<tr><th id="617">617</th><td>    <a class="local col7 ref" href="#107TM" title='TM' data-ref="107TM">TM</a>.<a class="virtual ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE" title='llvm::TargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE">getSubtargetImpl</a>(*<a class="local col5 ref" href="#105Caller" title='Caller' data-ref="105Caller">Caller</a>)-&gt;<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>();</td></tr>
<tr><th id="618">618</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col9 decl" id="109CalleeBits" title='CalleeBits' data-type='const llvm::FeatureBitset &amp;' data-ref="109CalleeBits">CalleeBits</dfn> =</td></tr>
<tr><th id="619">619</th><td>    <a class="local col7 ref" href="#107TM" title='TM' data-ref="107TM">TM</a>.<a class="virtual ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE" title='llvm::TargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE">getSubtargetImpl</a>(*<a class="local col6 ref" href="#106Callee" title='Callee' data-ref="106Callee">Callee</a>)-&gt;<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>();</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="local col0 decl" id="110RealCallerBits" title='RealCallerBits' data-type='llvm::FeatureBitset' data-ref="110RealCallerBits">RealCallerBits</dfn> = CallerBits &amp; ~InlineFeatureIgnoreList;</td></tr>
<tr><th id="622">622</th><td>  <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="local col1 decl" id="111RealCalleeBits" title='RealCalleeBits' data-type='llvm::FeatureBitset' data-ref="111RealCalleeBits">RealCalleeBits</dfn> = CalleeBits &amp; ~InlineFeatureIgnoreList;</td></tr>
<tr><th id="623">623</th><td>  <b>if</b> ((<a class="local col0 ref" href="#110RealCallerBits" title='RealCallerBits' data-ref="110RealCallerBits">RealCallerBits</a> <a class="ref" href="../../../../../include/c++/7/bitset.html#_ZStanRKSt6bitsetIXT_EES2_" title='std::operator&amp;' data-ref="_ZStanRKSt6bitsetIXT_EES2_">&amp;</a> <a class="local col1 ref" href="#111RealCalleeBits" title='RealCalleeBits' data-ref="111RealCalleeBits">RealCalleeBits</a>) <a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNKSt6bitsetneERKSt6bitsetIXT_EE" title='std::bitset::operator!=' data-ref="_ZNKSt6bitsetneERKSt6bitsetIXT_EE">!=</a> <a class="local col1 ref" href="#111RealCalleeBits" title='RealCalleeBits' data-ref="111RealCalleeBits">RealCalleeBits</a>)</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <i>// FIXME: dx10_clamp can just take the caller setting, but there seems to be</i></td></tr>
<tr><th id="627">627</th><td><i>  // no way to support merge for backend defined attributes.</i></td></tr>
<tr><th id="628">628</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col2 decl" id="112CallerMode" title='CallerMode' data-type='AMDGPU::SIModeRegisterDefaults' data-ref="112CallerMode">CallerMode</dfn><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">(</a>*<a class="local col5 ref" href="#105Caller" title='Caller' data-ref="105Caller">Caller</a>);</td></tr>
<tr><th id="629">629</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col3 decl" id="113CalleeMode" title='CalleeMode' data-type='AMDGPU::SIModeRegisterDefaults' data-ref="113CalleeMode">CalleeMode</dfn><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">(</a>*<a class="local col6 ref" href="#106Callee" title='Callee' data-ref="106Callee">Callee</a>);</td></tr>
<tr><th id="630">630</th><td>  <b>return</b> <a class="local col2 ref" href="#112CallerMode" title='CallerMode' data-ref="112CallerMode">CallerMode</a>.<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_" title='llvm::AMDGPU::SIModeRegisterDefaults::isInlineCompatible' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_">isInlineCompatible</a>(<a class="ref fake" href="Utils/AMDGPUBaseInfo.h.html#570" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_"></a><a class="local col3 ref" href="#113CalleeMode" title='CalleeMode' data-ref="113CalleeMode">CalleeMode</a>);</td></tr>
<tr><th id="631">631</th><td>}</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><em>void</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl" title='llvm::GCNTTIImpl' data-ref="llvm::GCNTTIImpl">GCNTTIImpl</a>::<dfn class="decl def" id="_ZN4llvm10GCNTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE" title='llvm::GCNTTIImpl::getUnrollingPreferences' data-ref="_ZN4llvm10GCNTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE">getUnrollingPreferences</dfn>(<a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a> *<dfn class="local col4 decl" id="114L" title='L' data-type='llvm::Loop *' data-ref="114L">L</dfn>, <a class="type" href="../../../include/llvm/Analysis/ScalarEvolution.h.html#llvm::ScalarEvolution" title='llvm::ScalarEvolution' data-ref="llvm::ScalarEvolution">ScalarEvolution</a> &amp;<dfn class="local col5 decl" id="115SE" title='SE' data-type='llvm::ScalarEvolution &amp;' data-ref="115SE">SE</dfn>,</td></tr>
<tr><th id="634">634</th><td>                                         <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::TTI" title='llvm::GCNTTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::GCNTTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences" title='llvm::TargetTransformInfo::UnrollingPreferences' data-ref="llvm::TargetTransformInfo::UnrollingPreferences">UnrollingPreferences</a> &amp;<dfn class="local col6 decl" id="116UP" title='UP' data-type='TTI::UnrollingPreferences &amp;' data-ref="116UP">UP</dfn>) {</td></tr>
<tr><th id="635">635</th><td>  <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::GCNTTIImpl::CommonTTI" title='llvm::GCNTTIImpl::CommonTTI' data-ref="llvm::GCNTTIImpl::CommonTTI">CommonTTI</a>.<a class="ref" href="#_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE" title='llvm::AMDGPUTTIImpl::getUnrollingPreferences' data-ref="_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE">getUnrollingPreferences</a>(<a class="local col4 ref" href="#114L" title='L' data-ref="114L">L</a>, <span class='refarg'><a class="local col5 ref" href="#115SE" title='SE' data-ref="115SE">SE</a></span>, <span class='refarg'><a class="local col6 ref" href="#116UP" title='UP' data-ref="116UP">UP</a></span>);</td></tr>
<tr><th id="636">636</th><td>}</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl28getHardwareNumberOfRegistersEb" title='llvm::R600TTIImpl::getHardwareNumberOfRegisters' data-ref="_ZNK4llvm11R600TTIImpl28getHardwareNumberOfRegistersEb">getHardwareNumberOfRegisters</dfn>(<em>bool</em> <dfn class="local col7 decl" id="117Vec" title='Vec' data-type='bool' data-ref="117Vec">Vec</dfn>) <em>const</em> {</td></tr>
<tr><th id="639">639</th><td>  <b>return</b> <var>4</var> * <var>128</var>; <i>// XXX - 4 channels. Should these count as vector instead?</i></td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl20getNumberOfRegistersEb" title='llvm::R600TTIImpl::getNumberOfRegisters' data-ref="_ZNK4llvm11R600TTIImpl20getNumberOfRegistersEb">getNumberOfRegisters</dfn>(<em>bool</em> <dfn class="local col8 decl" id="118Vec" title='Vec' data-type='bool' data-ref="118Vec">Vec</dfn>) <em>const</em> {</td></tr>
<tr><th id="643">643</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm11R600TTIImpl28getHardwareNumberOfRegistersEb" title='llvm::R600TTIImpl::getHardwareNumberOfRegisters' data-ref="_ZNK4llvm11R600TTIImpl28getHardwareNumberOfRegistersEb">getHardwareNumberOfRegisters</a>(<a class="local col8 ref" href="#118Vec" title='Vec' data-ref="118Vec">Vec</a>);</td></tr>
<tr><th id="644">644</th><td>}</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl19getRegisterBitWidthEb" title='llvm::R600TTIImpl::getRegisterBitWidth' data-ref="_ZNK4llvm11R600TTIImpl19getRegisterBitWidthEb">getRegisterBitWidth</dfn>(<em>bool</em> <dfn class="local col9 decl" id="119Vector" title='Vector' data-type='bool' data-ref="119Vector">Vector</dfn>) <em>const</em> {</td></tr>
<tr><th id="647">647</th><td>  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="648">648</th><td>}</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl28getMinVectorRegisterBitWidthEv" title='llvm::R600TTIImpl::getMinVectorRegisterBitWidth' data-ref="_ZNK4llvm11R600TTIImpl28getMinVectorRegisterBitWidthEv">getMinVectorRegisterBitWidth</dfn>() <em>const</em> {</td></tr>
<tr><th id="651">651</th><td>  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="652">652</th><td>}</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl26getLoadStoreVecRegBitWidthEj" title='llvm::R600TTIImpl::getLoadStoreVecRegBitWidth' data-ref="_ZNK4llvm11R600TTIImpl26getLoadStoreVecRegBitWidthEj">getLoadStoreVecRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="120AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="120AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (<a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a> ||</td></tr>
<tr><th id="656">656</th><td>      <a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>)</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (<a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a> ||</td></tr>
<tr><th id="659">659</th><td>      <a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</a>)</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (<a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</td></tr>
<tr><th id="662">662</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <b>if</b> ((<a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PARAM_D_ADDRESS" title='AMDGPUAS::PARAM_D_ADDRESS' data-ref="AMDGPUAS::PARAM_D_ADDRESS">PARAM_D_ADDRESS</a> ||</td></tr>
<tr><th id="665">665</th><td>      <a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PARAM_I_ADDRESS" title='AMDGPUAS::PARAM_I_ADDRESS' data-ref="AMDGPUAS::PARAM_I_ADDRESS">PARAM_I_ADDRESS</a> ||</td></tr>
<tr><th id="666">666</th><td>      (<a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> &gt;= <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_BUFFER_0" title='AMDGPUAS::CONSTANT_BUFFER_0' data-ref="AMDGPUAS::CONSTANT_BUFFER_0">CONSTANT_BUFFER_0</a> &amp;&amp;</td></tr>
<tr><th id="667">667</th><td>      <a class="local col0 ref" href="#120AddrSpace" title='AddrSpace' data-ref="120AddrSpace">AddrSpace</a> &lt;= <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_BUFFER_15" title='AMDGPUAS::CONSTANT_BUFFER_15' data-ref="AMDGPUAS::CONSTANT_BUFFER_15">CONSTANT_BUFFER_15</a>)))</td></tr>
<tr><th id="668">668</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled address space&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp&quot;, 669)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled address space"</q>);</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj" title='llvm::R600TTIImpl::isLegalToVectorizeMemChain' data-ref="_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj">isLegalToVectorizeMemChain</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="121ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="121ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="673">673</th><td>                                             <em>unsigned</em> <dfn class="local col2 decl" id="122Alignment" title='Alignment' data-type='unsigned int' data-ref="122Alignment">Alignment</dfn>,</td></tr>
<tr><th id="674">674</th><td>                                             <em>unsigned</em> <dfn class="local col3 decl" id="123AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="123AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="675">675</th><td>  <i>// We allow vectorization of flat stores, even though we may need to decompose</i></td></tr>
<tr><th id="676">676</th><td><i>  // them later if they may access private memory. We don't have enough context</i></td></tr>
<tr><th id="677">677</th><td><i>  // here, and legalization can handle it.</i></td></tr>
<tr><th id="678">678</th><td>  <b>return</b> (<a class="local col3 ref" href="#123AddrSpace" title='AddrSpace' data-ref="123AddrSpace">AddrSpace</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>);</td></tr>
<tr><th id="679">679</th><td>}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl27isLegalToVectorizeLoadChainEjjj" title='llvm::R600TTIImpl::isLegalToVectorizeLoadChain' data-ref="_ZNK4llvm11R600TTIImpl27isLegalToVectorizeLoadChainEjjj">isLegalToVectorizeLoadChain</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="124ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="124ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="682">682</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="125Alignment" title='Alignment' data-type='unsigned int' data-ref="125Alignment">Alignment</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                              <em>unsigned</em> <dfn class="local col6 decl" id="126AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="126AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="684">684</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj" title='llvm::R600TTIImpl::isLegalToVectorizeMemChain' data-ref="_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj">isLegalToVectorizeMemChain</a>(<a class="local col4 ref" href="#124ChainSizeInBytes" title='ChainSizeInBytes' data-ref="124ChainSizeInBytes">ChainSizeInBytes</a>, <a class="local col5 ref" href="#125Alignment" title='Alignment' data-ref="125Alignment">Alignment</a>, <a class="local col6 ref" href="#126AddrSpace" title='AddrSpace' data-ref="126AddrSpace">AddrSpace</a>);</td></tr>
<tr><th id="685">685</th><td>}</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><em>bool</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZNK4llvm11R600TTIImpl28isLegalToVectorizeStoreChainEjjj" title='llvm::R600TTIImpl::isLegalToVectorizeStoreChain' data-ref="_ZNK4llvm11R600TTIImpl28isLegalToVectorizeStoreChainEjjj">isLegalToVectorizeStoreChain</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="127ChainSizeInBytes" title='ChainSizeInBytes' data-type='unsigned int' data-ref="127ChainSizeInBytes">ChainSizeInBytes</dfn>,</td></tr>
<tr><th id="688">688</th><td>                                               <em>unsigned</em> <dfn class="local col8 decl" id="128Alignment" title='Alignment' data-type='unsigned int' data-ref="128Alignment">Alignment</dfn>,</td></tr>
<tr><th id="689">689</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="129AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="129AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="690">690</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj" title='llvm::R600TTIImpl::isLegalToVectorizeMemChain' data-ref="_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj">isLegalToVectorizeMemChain</a>(<a class="local col7 ref" href="#127ChainSizeInBytes" title='ChainSizeInBytes' data-ref="127ChainSizeInBytes">ChainSizeInBytes</a>, <a class="local col8 ref" href="#128Alignment" title='Alignment' data-ref="128Alignment">Alignment</a>, <a class="local col9 ref" href="#129AddrSpace" title='AddrSpace' data-ref="129AddrSpace">AddrSpace</a>);</td></tr>
<tr><th id="691">691</th><td>}</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZN4llvm11R600TTIImpl22getMaxInterleaveFactorEj" title='llvm::R600TTIImpl::getMaxInterleaveFactor' data-ref="_ZN4llvm11R600TTIImpl22getMaxInterleaveFactorEj">getMaxInterleaveFactor</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="130VF" title='VF' data-type='unsigned int' data-ref="130VF">VF</dfn>) {</td></tr>
<tr><th id="694">694</th><td>  <i>// Disable unrolling if the loop is not vectorized.</i></td></tr>
<tr><th id="695">695</th><td><i>  // TODO: Enable this again.</i></td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (<a class="local col0 ref" href="#130VF" title='VF' data-ref="130VF">VF</a> == <var>1</var>)</td></tr>
<tr><th id="697">697</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="700">700</th><td>}</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><em>unsigned</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZN4llvm11R600TTIImpl14getCFInstrCostEj" title='llvm::R600TTIImpl::getCFInstrCost' data-ref="_ZN4llvm11R600TTIImpl14getCFInstrCostEj">getCFInstrCost</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="131Opcode" title='Opcode' data-type='unsigned int' data-ref="131Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="703">703</th><td>  <i>// XXX - For some reason this isn't called for switch.</i></td></tr>
<tr><th id="704">704</th><td>  <b>switch</b> (<a class="local col1 ref" href="#131Opcode" title='Opcode' data-ref="131Opcode">Opcode</a>) {</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#128" title='llvm::Instruction::TermOps::Br' data-ref="llvm::Instruction::TermOps::Br">Br</a>:</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#127" title='llvm::Instruction::TermOps::Ret' data-ref="llvm::Instruction::TermOps::Ret">Ret</a>:</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="708">708</th><td>  <b>default</b>:</td></tr>
<tr><th id="709">709</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl::BaseT" title='llvm::R600TTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::R600TTIImpl&gt;' data-ref="llvm::R600TTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase14getCFInstrCostEj" title='llvm::BasicTTIImplBase::getCFInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase14getCFInstrCostEj">getCFInstrCost</a>(<a class="local col1 ref" href="#131Opcode" title='Opcode' data-ref="131Opcode">Opcode</a>);</td></tr>
<tr><th id="710">710</th><td>  }</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><em>int</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZN4llvm11R600TTIImpl18getVectorInstrCostEjPNS_4TypeEj" title='llvm::R600TTIImpl::getVectorInstrCost' data-ref="_ZN4llvm11R600TTIImpl18getVectorInstrCostEjPNS_4TypeEj">getVectorInstrCost</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="132Opcode" title='Opcode' data-type='unsigned int' data-ref="132Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="133ValTy" title='ValTy' data-type='llvm::Type *' data-ref="133ValTy">ValTy</dfn>,</td></tr>
<tr><th id="714">714</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="134Index" title='Index' data-type='unsigned int' data-ref="134Index">Index</dfn>) {</td></tr>
<tr><th id="715">715</th><td>  <b>switch</b> (<a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>) {</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#214" title='llvm::Instruction::OtherOps::ExtractElement' data-ref="llvm::Instruction::OtherOps::ExtractElement">ExtractElement</a>:</td></tr>
<tr><th id="717">717</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#215" title='llvm::Instruction::OtherOps::InsertElement' data-ref="llvm::Instruction::OtherOps::InsertElement">InsertElement</a>: {</td></tr>
<tr><th id="718">718</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="135EltSize" title='EltSize' data-type='unsigned int' data-ref="135EltSize">EltSize</dfn></td></tr>
<tr><th id="719">719</th><td>      = <a class="member" href="../../../include/llvm/Analysis/TargetTransformInfoImpl.h.html#llvm::TargetTransformInfoImplBase::DL" title='llvm::TargetTransformInfoImplBase::DL' data-ref="llvm::TargetTransformInfoImplBase::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a>&gt;(<a class="local col3 ref" href="#133ValTy" title='ValTy' data-ref="133ValTy">ValTy</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm14SequentialType14getElementTypeEv" title='llvm::SequentialType::getElementType' data-ref="_ZNK4llvm14SequentialType14getElementTypeEv">getElementType</a>());</td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="local col5 ref" href="#135EltSize" title='EltSize' data-ref="135EltSize">EltSize</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="721">721</th><td>      <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl::BaseT" title='llvm::R600TTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::R600TTIImpl&gt;' data-ref="llvm::R600TTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj" title='llvm::BasicTTIImplBase::getVectorInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj">getVectorInstrCost</a>(<a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>, <a class="local col3 ref" href="#133ValTy" title='ValTy' data-ref="133ValTy">ValTy</a>, <a class="local col4 ref" href="#134Index" title='Index' data-ref="134Index">Index</a>);</td></tr>
<tr><th id="722">722</th><td>    }</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>    <i>// Extracts are just reads of a subregister, so are free. Inserts are</i></td></tr>
<tr><th id="725">725</th><td><i>    // considered free because we don't want to have any cost for scalarizing</i></td></tr>
<tr><th id="726">726</th><td><i>    // operations, and we don't have to copy into a different register class.</i></td></tr>
<tr><th id="727">727</th><td><i></i></td></tr>
<tr><th id="728">728</th><td><i>    // Dynamic indexing isn't free and is best avoided.</i></td></tr>
<tr><th id="729">729</th><td>    <b>return</b> <a class="local col4 ref" href="#134Index" title='Index' data-ref="134Index">Index</a> == ~<var>0u</var> ? <var>2</var> : <var>0</var>;</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td>  <b>default</b>:</td></tr>
<tr><th id="732">732</th><td>    <b>return</b> <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl::BaseT" title='llvm::R600TTIImpl::BaseT' data-type='BasicTTIImplBase&lt;llvm::R600TTIImpl&gt;' data-ref="llvm::R600TTIImpl::BaseT">BaseT</a>::<a class="member" href="../../../include/llvm/CodeGen/BasicTTIImpl.h.html#_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj" title='llvm::BasicTTIImplBase::getVectorInstrCost' data-ref="_ZN4llvm16BasicTTIImplBase18getVectorInstrCostEjPNS_4TypeEj">getVectorInstrCost</a>(<a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>, <a class="local col3 ref" href="#133ValTy" title='ValTy' data-ref="133ValTy">ValTy</a>, <a class="local col4 ref" href="#134Index" title='Index' data-ref="134Index">Index</a>);</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td>}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><em>void</em> <a class="type" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl" title='llvm::R600TTIImpl' data-ref="llvm::R600TTIImpl">R600TTIImpl</a>::<dfn class="decl def" id="_ZN4llvm11R600TTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE" title='llvm::R600TTIImpl::getUnrollingPreferences' data-ref="_ZN4llvm11R600TTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE">getUnrollingPreferences</dfn>(<a class="type" href="../../../include/llvm/Analysis/LoopInfo.h.html#llvm::Loop" title='llvm::Loop' data-ref="llvm::Loop">Loop</a> *<dfn class="local col6 decl" id="136L" title='L' data-type='llvm::Loop *' data-ref="136L">L</dfn>, <a class="type" href="../../../include/llvm/Analysis/ScalarEvolution.h.html#llvm::ScalarEvolution" title='llvm::ScalarEvolution' data-ref="llvm::ScalarEvolution">ScalarEvolution</a> &amp;<dfn class="local col7 decl" id="137SE" title='SE' data-type='llvm::ScalarEvolution &amp;' data-ref="137SE">SE</dfn>,</td></tr>
<tr><th id="737">737</th><td>                                          <a class="typedef" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl::TTI" title='llvm::R600TTIImpl::TTI' data-type='llvm::TargetTransformInfo' data-ref="llvm::R600TTIImpl::TTI">TTI</a>::<a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo::UnrollingPreferences" title='llvm::TargetTransformInfo::UnrollingPreferences' data-ref="llvm::TargetTransformInfo::UnrollingPreferences">UnrollingPreferences</a> &amp;<dfn class="local col8 decl" id="138UP" title='UP' data-type='TTI::UnrollingPreferences &amp;' data-ref="138UP">UP</dfn>) {</td></tr>
<tr><th id="738">738</th><td>  <a class="member" href="AMDGPUTargetTransformInfo.h.html#llvm::R600TTIImpl::CommonTTI" title='llvm::R600TTIImpl::CommonTTI' data-ref="llvm::R600TTIImpl::CommonTTI">CommonTTI</a>.<a class="ref" href="#_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE" title='llvm::AMDGPUTTIImpl::getUnrollingPreferences' data-ref="_ZN4llvm13AMDGPUTTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE">getUnrollingPreferences</a>(<a class="local col6 ref" href="#136L" title='L' data-ref="136L">L</a>, <span class='refarg'><a class="local col7 ref" href="#137SE" title='SE' data-ref="137SE">SE</a></span>, <span class='refarg'><a class="local col8 ref" href="#138UP" title='UP' data-ref="138UP">UP</a></span>);</td></tr>
<tr><th id="739">739</th><td>}</td></tr>
<tr><th id="740">740</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
