Classic Timing Analyzer report for Receive_Port
Wed Mar 25 00:42:43 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.877 ns                         ; data_in_4[1]                                                                           ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.113 ns                        ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; CRC_check_result                                                                       ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.612 ns                        ; rdv                                                                                    ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 330.47 MHz ( period = 3.026 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                        ;                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk        ; Clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk        ; Clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk        ; Clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk        ; Clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 2.159 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk        ; Clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RESET                                                   ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; Clk        ; Clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk        ; Clk      ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk        ; Clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk        ; Clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk        ; Clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk        ; Clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk        ; Clk      ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk        ; Clk      ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 1.817 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 1.787 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk        ; Clk      ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk        ; Clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clk        ; Clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk        ; Clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk        ; Clk      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk        ; Clk      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk        ; Clk      ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk        ; Clk      ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk        ; Clk      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk        ; Clk      ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clk        ; Clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk        ; Clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk        ; Clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk        ; Clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.543 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk        ; Clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk        ; Clk      ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk        ; Clk      ; None                        ; None                      ; 1.507 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk        ; Clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk        ; Clk      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk        ; Clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clk        ; Clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk        ; Clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk        ; Clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk        ; Clk      ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk        ; Clk      ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk        ; Clk      ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                   ; Clk        ; Clk      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; Clk        ; Clk      ; None                        ; None                      ; 1.309 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                   ; CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                    ; Clk        ; Clk      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk        ; Clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; Clk        ; Clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk        ; Clk      ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk        ; Clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Clk        ; Clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk        ; Clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clk        ; Clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Clk        ; Clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk        ; Clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk        ; Clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk        ; Clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk        ; Clk      ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk        ; Clk      ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk        ; Clk      ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk        ; Clk      ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk        ; Clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk        ; Clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk        ; Clk      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk        ; Clk      ; None                        ; None                      ; 0.877 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk        ; Clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clk        ; Clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk        ; Clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                  ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                     ; To Clock ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.877 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk      ;
; N/A   ; None         ; 5.875 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk      ;
; N/A   ; None         ; 5.873 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk      ;
; N/A   ; None         ; 5.593 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk      ;
; N/A   ; None         ; 5.409 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk      ;
; N/A   ; None         ; 5.402 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk      ;
; N/A   ; None         ; 5.399 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk      ;
; N/A   ; None         ; 5.398 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk      ;
; N/A   ; None         ; 5.395 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk      ;
; N/A   ; None         ; 5.392 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk      ;
; N/A   ; None         ; 5.392 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk      ;
; N/A   ; None         ; 5.385 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk      ;
; N/A   ; None         ; 5.360 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk      ;
; N/A   ; None         ; 5.290 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk      ;
; N/A   ; None         ; 5.290 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk      ;
; N/A   ; None         ; 5.289 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk      ;
; N/A   ; None         ; 5.289 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk      ;
; N/A   ; None         ; 5.284 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk      ;
; N/A   ; None         ; 5.248 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk      ;
; N/A   ; None         ; 5.212 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk      ;
; N/A   ; None         ; 5.142 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk      ;
; N/A   ; None         ; 5.118 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk      ;
; N/A   ; None         ; 5.105 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk      ;
; N/A   ; None         ; 5.091 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk      ;
; N/A   ; None         ; 5.089 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk      ;
; N/A   ; None         ; 5.088 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk      ;
; N/A   ; None         ; 5.076 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk      ;
; N/A   ; None         ; 5.043 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk      ;
; N/A   ; None         ; 5.042 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk      ;
; N/A   ; None         ; 5.041 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk      ;
; N/A   ; None         ; 5.039 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk      ;
; N/A   ; None         ; 5.023 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk      ;
; N/A   ; None         ; 5.012 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk      ;
; N/A   ; None         ; 5.012 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk      ;
; N/A   ; None         ; 5.011 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk      ;
; N/A   ; None         ; 5.011 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk      ;
; N/A   ; None         ; 5.011 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk      ;
; N/A   ; None         ; 5.010 ns   ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk      ;
; N/A   ; None         ; 5.007 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk      ;
; N/A   ; None         ; 5.005 ns   ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk      ;
; N/A   ; None         ; 5.004 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk      ;
; N/A   ; None         ; 5.003 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk      ;
; N/A   ; None         ; 5.001 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk      ;
; N/A   ; None         ; 4.928 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk      ;
; N/A   ; None         ; 4.868 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk      ;
; N/A   ; None         ; 4.848 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk      ;
; N/A   ; None         ; 4.776 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk      ;
; N/A   ; None         ; 4.775 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk      ;
; N/A   ; None         ; 4.774 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk      ;
; N/A   ; None         ; 4.772 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk      ;
; N/A   ; None         ; 4.728 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk      ;
; N/A   ; None         ; 4.727 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk      ;
; N/A   ; None         ; 4.727 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk      ;
; N/A   ; None         ; 4.727 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk      ;
; N/A   ; None         ; 4.726 ns   ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk      ;
; N/A   ; None         ; 4.238 ns   ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clk      ;
; N/A   ; None         ; 4.159 ns   ; rdv          ; CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                   ; Clk      ;
; N/A   ; None         ; 3.860 ns   ; rdv          ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; Clk      ;
; N/A   ; None         ; 3.860 ns   ; rdv          ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; Clk      ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                   ; To               ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+------------------+------------+
; N/A   ; None         ; 12.113 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.993 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.950 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.862 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.497 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.414 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.383 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.358 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.241 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.228 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.182 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 11.142 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.978 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.941 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.937 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.898 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.837 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.834 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.791 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.677 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.673 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.669 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.630 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.578 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.570 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.554 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.384 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.263 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.211 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 10.083 ns  ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 9.976 ns   ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 9.865 ns   ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; CRC_check_result ; Clk        ;
; N/A   ; None         ; 8.263 ns   ; CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                   ; CRC_result_valid ; Clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                         ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                     ; To Clock ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.612 ns ; rdv          ; CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                     ; Clk      ;
; N/A           ; None        ; -3.612 ns ; rdv          ; CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                              ; Clk      ;
; N/A           ; None        ; -3.911 ns ; rdv          ; CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                   ; Clk      ;
; N/A           ; None        ; -3.990 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clk      ;
; N/A           ; None        ; -4.478 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk      ;
; N/A           ; None        ; -4.479 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk      ;
; N/A           ; None        ; -4.479 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk      ;
; N/A           ; None        ; -4.479 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk      ;
; N/A           ; None        ; -4.480 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk      ;
; N/A           ; None        ; -4.524 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk      ;
; N/A           ; None        ; -4.526 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk      ;
; N/A           ; None        ; -4.527 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk      ;
; N/A           ; None        ; -4.528 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk      ;
; N/A           ; None        ; -4.600 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Clk      ;
; N/A           ; None        ; -4.620 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk      ;
; N/A           ; None        ; -4.680 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk      ;
; N/A           ; None        ; -4.753 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk      ;
; N/A           ; None        ; -4.755 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clk      ;
; N/A           ; None        ; -4.756 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Clk      ;
; N/A           ; None        ; -4.757 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk      ;
; N/A           ; None        ; -4.759 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk      ;
; N/A           ; None        ; -4.762 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk      ;
; N/A           ; None        ; -4.763 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk      ;
; N/A           ; None        ; -4.763 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clk      ;
; N/A           ; None        ; -4.763 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clk      ;
; N/A           ; None        ; -4.764 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk      ;
; N/A           ; None        ; -4.764 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk      ;
; N/A           ; None        ; -4.775 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk      ;
; N/A           ; None        ; -4.791 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk      ;
; N/A           ; None        ; -4.793 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk      ;
; N/A           ; None        ; -4.794 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk      ;
; N/A           ; None        ; -4.795 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk      ;
; N/A           ; None        ; -4.828 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk      ;
; N/A           ; None        ; -4.840 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clk      ;
; N/A           ; None        ; -4.841 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clk      ;
; N/A           ; None        ; -4.843 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clk      ;
; N/A           ; None        ; -4.857 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clk      ;
; N/A           ; None        ; -4.870 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk      ;
; N/A           ; None        ; -4.894 ns ; data_in_4[0] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk      ;
; N/A           ; None        ; -4.964 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clk      ;
; N/A           ; None        ; -5.000 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clk      ;
; N/A           ; None        ; -5.036 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk      ;
; N/A           ; None        ; -5.041 ns ; data_in_4[2] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Clk      ;
; N/A           ; None        ; -5.041 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clk      ;
; N/A           ; None        ; -5.042 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clk      ;
; N/A           ; None        ; -5.042 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Clk      ;
; N/A           ; None        ; -5.112 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Clk      ;
; N/A           ; None        ; -5.137 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk      ;
; N/A           ; None        ; -5.144 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Clk      ;
; N/A           ; None        ; -5.144 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clk      ;
; N/A           ; None        ; -5.147 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clk      ;
; N/A           ; None        ; -5.150 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clk      ;
; N/A           ; None        ; -5.151 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Clk      ;
; N/A           ; None        ; -5.154 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clk      ;
; N/A           ; None        ; -5.161 ns ; data_in_4[3] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clk      ;
; N/A           ; None        ; -5.345 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clk      ;
; N/A           ; None        ; -5.625 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clk      ;
; N/A           ; None        ; -5.627 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clk      ;
; N/A           ; None        ; -5.629 ns ; data_in_4[1] ; crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Clk      ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 25 00:42:42 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" has Internal fmax of 330.47 MHz between source register "CRC_FSM:CRC_FSM_inst|state_reg.RUN" and destination register "crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]" (period= 3.026 ns)
    Info: + Longest register to register delay is 2.795 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst|state_reg.RUN'
        Info: 2: + IC(0.370 ns) + CELL(0.521 ns) = 0.891 ns; Loc. = LCCOMB_X15_Y25_N4; Fanout = 32; COMB Node = 'crc32x4r:crc32x4r_inst|crcreg_clock_enable'
        Info: 3: + IC(1.146 ns) + CELL(0.758 ns) = 2.795 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]'
        Info: Total cell delay = 1.279 ns ( 45.76 % )
        Info: Total interconnect delay = 1.516 ns ( 54.24 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]'
            Info: Total cell delay = 1.598 ns ( 56.47 % )
            Info: Total interconnect delay = 1.232 ns ( 43.53 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.822 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.822 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst|state_reg.RUN'
            Info: Total cell delay = 1.598 ns ( 56.63 % )
            Info: Total interconnect delay = 1.224 ns ( 43.37 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]" (data pin = "data_in_4[1]", clock pin = "Clk") is 5.877 ns
    Info: + Longest pin to register delay is 8.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_C14; Fanout = 2; PIN Node = 'data_in_4[1]'
        Info: 2: + IC(6.100 ns) + CELL(0.322 ns) = 7.266 ns; Loc. = LCCOMB_X16_Y25_N8; Fanout = 7; COMB Node = 'crc32x4r:crc32x4r_inst|ux4[2]'
        Info: 3: + IC(0.862 ns) + CELL(0.521 ns) = 8.649 ns; Loc. = LCCOMB_X20_Y25_N18; Fanout = 1; COMB Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.745 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]'
        Info: Total cell delay = 1.783 ns ( 20.39 % )
        Info: Total interconnect delay = 6.962 ns ( 79.61 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]'
        Info: Total cell delay = 1.598 ns ( 56.47 % )
        Info: Total interconnect delay = 1.232 ns ( 43.53 % )
Info: tco from clock "Clk" to destination pin "CRC_check_result" through register "crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]" is 12.113 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.824 ns; Loc. = LCFF_X16_Y25_N3; Fanout = 3; REG Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]'
        Info: Total cell delay = 1.598 ns ( 56.59 % )
        Info: Total interconnect delay = 1.226 ns ( 43.41 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 9.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N3; Fanout = 3; REG Node = 'crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]'
        Info: 2: + IC(1.705 ns) + CELL(0.521 ns) = 2.226 ns; Loc. = LCCOMB_X20_Y25_N0; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst|WideOr1~0'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.691 ns; Loc. = LCCOMB_X20_Y25_N24; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst|WideOr1~4'
        Info: 4: + IC(0.815 ns) + CELL(0.278 ns) = 3.784 ns; Loc. = LCCOMB_X19_Y25_N10; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst|WideOr1'
        Info: 5: + IC(2.243 ns) + CELL(2.985 ns) = 9.012 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'CRC_check_result'
        Info: Total cell delay = 3.962 ns ( 43.96 % )
        Info: Total interconnect delay = 5.050 ns ( 56.04 % )
Info: th for register "CRC_FSM:CRC_FSM_inst|state_reg.RUN" (data pin = "rdv", clock pin = "Clk") is -3.612 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.822 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst|state_reg.RUN'
        Info: Total cell delay = 1.598 ns ( 56.63 % )
        Info: Total interconnect delay = 1.224 ns ( 43.37 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_C2; Fanout = 3; PIN Node = 'rdv'
        Info: 2: + IC(5.592 ns) + CELL(0.178 ns) = 6.624 ns; Loc. = LCCOMB_X15_Y25_N14; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst|state_next.RUN~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.720 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst|state_reg.RUN'
        Info: Total cell delay = 1.128 ns ( 16.79 % )
        Info: Total interconnect delay = 5.592 ns ( 83.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Wed Mar 25 00:42:43 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


