/*
 * iTPM ADU V1.5 MCU FW (BIOS) - BoardStausCodes.h
 *
 * Sanitas EG
 *
 * Created: 26/11/2019 10:33:15 ~ Luca Schettini
 *
 * Copyright (c) 2017-2019 Sanitas EG srl.  All right reserved.
 *
 */


#ifndef BOARDSTAUSCODES_H_
#define BOARDSTAUSCODES_H_

/*
 * Base addresses:
 * 0x00000000 - Board status and function - Eg: Board OK / FW FPGA loaded / Self Check OK
 * 0xE0000000 - Error or Warning status - Eg: Temperature warning / Xilinx SEM Warning
 * 0xF0000000 - Fault status - Eg: FPGA Emergency shutdown for temperature runaway / Error status on supply voltage
 */

// Board
#define BSC_OK								0x00000000
#define BSC_NOT_LOADED						0xFFFFFFFF

// Error - Warning
#define BSC_UPPER_TH_ADC_SW_AVDD1			0xE0000000
#define BSC_UPPER_TH_ADC_SW_AVDD2			0xE0000001
#define BSC_UPPER_TH_ADC_AVDD3				0xE0000002
#define BSC_UPPER_TH_ADC_MAN_1V2			0xE0000003
#define BSC_UPPER_TH_ADC_DDR0_VREF			0xE0000004
#define BSC_UPPER_TH_ADC_DDR1_VREF			0xE0000005
#define BSC_UPPER_TH_ADC_VM_DRVDD			0xE0000006
#define BSC_UPPER_TH_ADC_VIN_SCALED			0xE0000007
#define BSC_UPPER_TH_ADC_VM_MAN3V3			0xE0000008
#define BSC_UPPER_TH_ADC_VM_MAN1V8			0xE0000009
#define BSC_UPPER_TH_ADC_MON_5V0			0xE000000A
#define BSC_UPPER_TH_ADC_MGT_AV				0xE000000B
#define BSC_UPPER_TH_ADC_MGT_AVTT			0xE000000C
#define BSC_UPPER_TH_ADC_INTERNAL_MCU_TEMP	0xE000000D
#define BSC_UPPER_TH_BOARD_TEMP				0xE000000E
#define BSC_UPPER_TH_FPGA0_TEMP				0xE000000F
#define BSC_UPPER_TH_FPGA1_TEMP				0xE0000010

#define BSC_LOWER_TH_ADC_SW_AVDD1			0xE0000020
#define BSC_LOWER_TH_ADC_SW_AVDD2			0xE0000021
#define BSC_LOWER_TH_ADC_AVDD3				0xE0000022
#define BSC_LOWER_TH_ADC_MAN_1V2			0xE0000023
#define BSC_LOWER_TH_ADC_DDR0_VREF			0xE0000024
#define BSC_LOWER_TH_ADC_DDR1_VREF			0xE0000025
#define BSC_LOWER_TH_ADC_VM_DRVDD			0xE0000026
#define BSC_LOWER_TH_ADC_VIN_SCALED			0xE0000027
#define BSC_LOWER_TH_ADC_VM_MAN3V3			0xE0000028
#define BSC_LOWER_TH_ADC_VM_MAN1V8			0xE0000029
#define BSC_LOWER_TH_ADC_MON_5V0			0xE000002A
#define BSC_LOWER_TH_ADC_MGT_AV				0xE000002B
#define BSC_LOWER_TH_ADC_MGT_AVTT			0xE000002C
#define BSC_LOWER_TH_ADC_INTERNAL_MCU_TEMP	0xE000002D
#define BSC_LOWER_TH_BOARD_TEMP				0xE000002E
#define BSC_LOWER_TH_FPGA0_TEMP				0xE000002F
#define BSC_LOWER_TH_FPGA1_TEMP				0xE0000030

// Fault
#define BSC_UPPER_TH_ADC_SW_AVDD1			0xF0000000
#define BSC_UPPER_TH_ADC_SW_AVDD2			0xF0000001
#define BSC_UPPER_TH_ADC_AVDD3				0xF0000002
#define BSC_UPPER_TH_ADC_MAN_1V2			0xF0000003
#define BSC_UPPER_TH_ADC_DDR0_VREF			0xF0000004
#define BSC_UPPER_TH_ADC_DDR1_VREF			0xF0000005
#define BSC_UPPER_TH_ADC_VM_DRVDD			0xF0000006
#define BSC_UPPER_TH_ADC_VIN_SCALED			0xF0000007
#define BSC_UPPER_TH_ADC_VM_MAN3V3			0xF0000008
#define BSC_UPPER_TH_ADC_VM_MAN1V8			0xF0000009
#define BSC_UPPER_TH_ADC_MON_5V0			0xF000000A
#define BSC_UPPER_TH_ADC_MGT_AV				0xF000000B
#define BSC_UPPER_TH_ADC_MGT_AVTT			0xF000000C
#define BSC_UPPER_TH_ADC_INTERNAL_MCU_TEMP	0xF000000D
#define BSC_UPPER_TH_BOARD_TEMP				0xF000000E
#define BSC_UPPER_TH_FPGA0_TEMP				0xF000000F
#define BSC_UPPER_TH_FPGA1_TEMP				0xF0000010

#define BSC_LOWER_TH_ADC_SW_AVDD1			0xF0000020
#define BSC_LOWER_TH_ADC_SW_AVDD2			0xF0000021
#define BSC_LOWER_TH_ADC_AVDD3				0xF0000022
#define BSC_LOWER_TH_ADC_MAN_1V2			0xF0000023
#define BSC_LOWER_TH_ADC_DDR0_VREF			0xF0000024
#define BSC_LOWER_TH_ADC_DDR1_VREF			0xF0000025
#define BSC_LOWER_TH_ADC_VM_DRVDD			0xF0000026
#define BSC_LOWER_TH_ADC_VIN_SCALED			0xF0000027
#define BSC_LOWER_TH_ADC_VM_MAN3V3			0xF0000028
#define BSC_LOWER_TH_ADC_VM_MAN1V8			0xF0000029
#define BSC_LOWER_TH_ADC_MON_5V0			0xF000002A
#define BSC_LOWER_TH_ADC_MGT_AV				0xF000002B
#define BSC_LOWER_TH_ADC_MGT_AVTT			0xF000002C
#define BSC_LOWER_TH_ADC_INTERNAL_MCU_TEMP	0xF000002D
#define BSC_LOWER_TH_BOARD_TEMP				0xF000002E
#define BSC_LOWER_TH_FPGA0_TEMP				0xF000002F
#define BSC_LOWER_TH_FPGA1_TEMP				0xF0000030






#endif /* BOARDSTAUSCODES_H_ */