#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Oct  1 2015 13:46:59

#File Generated:     May 13 2016 14:16:41

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : E:\Software Application\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe --proj-name Smart Switch --netlist-vh2 Smart Switch_p.vh2 --arch-file E:\Software Application\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2.ark --rrg-file E:\Software Application\PSoC Creator\3.3\PSoC Creator\dev/psoc4/3/route_arch-rrg.cydata --irq-file E:\Software Application\PSoC Creator\3.3\PSoC Creator\dev/psoc4/3/irqconn.cydata --dsi-conn-file E:\Software Application\PSoC Creator\3.3\PSoC Creator\dev/psoc4/3/dsiconn.cydata --pins-file pins_56-QFN.xml --lib-file Smart Switch_p.lib --sdc-file Smart Switch.sdc --io-pcf Smart Switch.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Oct  1 2015	13:44:59

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Smart Switch_p.vh2
Architecture file         - E:\Software Application\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2.ark
Package                   - 
Defparam file             - 
SDC file                  - Smart Switch.sdc
Output directory          - .
Timing library            - Smart Switch_p.lib
IO Placement file         - Smart Switch.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Smart Switch_p.vh2"
D2065: Reading arch file : "E:\Software Application\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/32
    UDBS                        :	0/4
    IOs                         :	1/38


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.2 sec.

