NDSummary.OnToolTipsLoaded("File:mvau.sv",{487:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",489:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Word length of the weight memory address</div></div>",490:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Number of vertical matrix chunks to be processed in parallel by one PE</div></div>",491:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Number of horizontal matrix chunks to be processed by PEs in parallel</div></div>",493:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid synchronized to clock</div></div>",494:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation stream synchronized to clock</div></div>",495:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">This holds the streaming weight tile</div></div>",496:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">This signal is connected to the output of streaming module (mvau_stream)</div></div>",497:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Signal showing when output from the MVAU Stream block is valid</div></div>",498:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">This signal holds the address of the weight memory</div></div>",499:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output ready signal for the weight stream</div></div>",500:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Valid signal of weight stream</div></div>",502:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Saving the 2nd stream valid if it comes before previous output consumed by the slave interface</div></div>",503:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Saving the 2nd stream ouput if it comes before previous output consumed by the slave interface</div></div>",504:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registered output Three cases: a) Hold output in case input ready not asserted b) Read in stream unit output c) Read in the saved stream unit output which was held</div></div>",505:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Output valid Asserted when either there is an output asserted by the stream unit or an output held due to non-consumption When output is consumed, as shown by an asserted ready input signal, output valid is deasserted</div></div>"});