

================================================================
== Vitis HLS Report for 'code_generator_array_dyn_new'
================================================================
* Date:           Tue Oct  8 21:19:29 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       26|     1048|  0.260 us|  10.480 us|   26|  1048|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 7 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%codes_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %codes_val"   --->   Operation 8 'read' 'codes_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%firstCode_loc = alloca i64 1"   --->   Operation 9 'alloca' 'firstCode_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%firstCode_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'firstCode_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%firstCode_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'firstCode_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%firstCode_3_loc = alloca i64 1"   --->   Operation 12 'alloca' 'firstCode_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%firstCode_4_loc = alloca i64 1"   --->   Operation 13 'alloca' 'firstCode_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%firstCode_5_loc = alloca i64 1"   --->   Operation 14 'alloca' 'firstCode_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%firstCode_6_loc = alloca i64 1"   --->   Operation 15 'alloca' 'firstCode_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%firstCode_7_loc = alloca i64 1"   --->   Operation 16 'alloca' 'firstCode_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%firstCode_8_loc = alloca i64 1"   --->   Operation 17 'alloca' 'firstCode_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%firstCode_9_loc = alloca i64 1"   --->   Operation 18 'alloca' 'firstCode_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%firstCode_10_loc = alloca i64 1"   --->   Operation 19 'alloca' 'firstCode_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%firstCode_11_loc = alloca i64 1"   --->   Operation 20 'alloca' 'firstCode_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%firstCode_12_loc = alloca i64 1"   --->   Operation 21 'alloca' 'firstCode_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%firstCode_13_loc = alloca i64 1"   --->   Operation 22 'alloca' 'firstCode_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%firstCode_14_loc = alloca i64 1"   --->   Operation 23 'alloca' 'firstCode_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%count_13_loc = alloca i64 1"   --->   Operation 24 'alloca' 'count_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%count_12_loc = alloca i64 1"   --->   Operation 25 'alloca' 'count_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%count_11_loc = alloca i64 1"   --->   Operation 26 'alloca' 'count_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%count_10_loc = alloca i64 1"   --->   Operation 27 'alloca' 'count_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%count_9_loc = alloca i64 1"   --->   Operation 28 'alloca' 'count_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%count_8_loc = alloca i64 1"   --->   Operation 29 'alloca' 'count_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%count_7_loc = alloca i64 1"   --->   Operation 30 'alloca' 'count_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%count_6_loc = alloca i64 1"   --->   Operation 31 'alloca' 'count_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%count_5_loc = alloca i64 1"   --->   Operation 32 'alloca' 'count_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_4_loc = alloca i64 1"   --->   Operation 33 'alloca' 'count_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%count_3_loc = alloca i64 1"   --->   Operation 34 'alloca' 'count_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%count_2_loc = alloca i64 1"   --->   Operation 35 'alloca' 'count_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%count_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'count_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 37 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.63ns)   --->   "%call_ln0 = call void @code_generator_array_dyn_new_Pipeline_cnt_lens, i9 %codes_val_read, i9 %idx_read, i5 %lens, i9 %count_loc, i9 %count_1_loc, i9 %count_2_loc, i9 %count_3_loc, i9 %count_4_loc, i9 %count_5_loc, i9 %count_6_loc, i9 %count_7_loc, i9 %count_8_loc, i9 %count_9_loc, i9 %count_10_loc, i9 %count_11_loc, i9 %count_12_loc, i9 %count_13_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 39 [1/2] (1.36ns)   --->   "%call_ln0 = call void @code_generator_array_dyn_new_Pipeline_cnt_lens, i9 %codes_val_read, i9 %idx_read, i5 %lens, i9 %count_loc, i9 %count_1_loc, i9 %count_2_loc, i9 %count_3_loc, i9 %count_4_loc, i9 %count_5_loc, i9 %count_6_loc, i9 %count_7_loc, i9 %count_8_loc, i9 %count_9_loc, i9 %count_10_loc, i9 %count_11_loc, i9 %count_12_loc, i9 %count_13_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%count_loc_load = load i9 %count_loc"   --->   Operation 40 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%count_1_loc_load = load i9 %count_1_loc"   --->   Operation 41 'load' 'count_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%count_2_loc_load = load i9 %count_2_loc"   --->   Operation 42 'load' 'count_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%count_3_loc_load = load i9 %count_3_loc"   --->   Operation 43 'load' 'count_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%count_4_loc_load = load i9 %count_4_loc"   --->   Operation 44 'load' 'count_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%count_5_loc_load = load i9 %count_5_loc"   --->   Operation 45 'load' 'count_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%count_6_loc_load = load i9 %count_6_loc"   --->   Operation 46 'load' 'count_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%count_7_loc_load = load i9 %count_7_loc"   --->   Operation 47 'load' 'count_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%count_8_loc_load = load i9 %count_8_loc"   --->   Operation 48 'load' 'count_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%count_9_loc_load = load i9 %count_9_loc"   --->   Operation 49 'load' 'count_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%count_10_loc_load = load i9 %count_10_loc"   --->   Operation 50 'load' 'count_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%count_11_loc_load = load i9 %count_11_loc"   --->   Operation 51 'load' 'count_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%count_12_loc_load = load i9 %count_12_loc"   --->   Operation 52 'load' 'count_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%count_13_loc_load = load i9 %count_13_loc"   --->   Operation 53 'load' 'count_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.42ns)   --->   "%call_ln0 = call void @code_generator_array_dyn_new_Pipeline_firstCode, i16 %codeOffsets, i9 %count_13_loc_load, i9 %count_12_loc_load, i9 %count_11_loc_load, i9 %count_10_loc_load, i9 %count_9_loc_load, i9 %count_8_loc_load, i9 %count_7_loc_load, i9 %count_6_loc_load, i9 %count_5_loc_load, i9 %count_4_loc_load, i9 %count_3_loc_load, i9 %count_2_loc_load, i9 %count_1_loc_load, i9 %count_loc_load, i15 %firstCode_14_loc, i15 %firstCode_13_loc, i15 %firstCode_12_loc, i15 %firstCode_11_loc, i15 %firstCode_10_loc, i15 %firstCode_9_loc, i15 %firstCode_8_loc, i15 %firstCode_7_loc, i15 %firstCode_6_loc, i15 %firstCode_5_loc, i15 %firstCode_4_loc, i15 %firstCode_3_loc, i15 %firstCode_2_loc, i15 %firstCode_1_loc, i15 %firstCode_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 55 [1/2] (1.28ns)   --->   "%call_ln0 = call void @code_generator_array_dyn_new_Pipeline_firstCode, i16 %codeOffsets, i9 %count_13_loc_load, i9 %count_12_loc_load, i9 %count_11_loc_load, i9 %count_10_loc_load, i9 %count_9_loc_load, i9 %count_8_loc_load, i9 %count_7_loc_load, i9 %count_6_loc_load, i9 %count_5_loc_load, i9 %count_4_loc_load, i9 %count_3_loc_load, i9 %count_2_loc_load, i9 %count_1_loc_load, i9 %count_loc_load, i15 %firstCode_14_loc, i15 %firstCode_13_loc, i15 %firstCode_12_loc, i15 %firstCode_11_loc, i15 %firstCode_10_loc, i15 %firstCode_9_loc, i15 %firstCode_8_loc, i15 %firstCode_7_loc, i15 %firstCode_6_loc, i15 %firstCode_5_loc, i15 %firstCode_4_loc, i15 %firstCode_3_loc, i15 %firstCode_2_loc, i15 %firstCode_1_loc, i15 %firstCode_loc"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.63>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%firstCode_14_loc_load = load i15 %firstCode_14_loc"   --->   Operation 56 'load' 'firstCode_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%firstCode_13_loc_load = load i15 %firstCode_13_loc"   --->   Operation 57 'load' 'firstCode_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%firstCode_12_loc_load = load i15 %firstCode_12_loc"   --->   Operation 58 'load' 'firstCode_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%firstCode_11_loc_load = load i15 %firstCode_11_loc"   --->   Operation 59 'load' 'firstCode_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%firstCode_10_loc_load = load i15 %firstCode_10_loc"   --->   Operation 60 'load' 'firstCode_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%firstCode_9_loc_load = load i15 %firstCode_9_loc"   --->   Operation 61 'load' 'firstCode_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%firstCode_8_loc_load = load i15 %firstCode_8_loc"   --->   Operation 62 'load' 'firstCode_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%firstCode_7_loc_load = load i15 %firstCode_7_loc"   --->   Operation 63 'load' 'firstCode_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%firstCode_6_loc_load = load i15 %firstCode_6_loc"   --->   Operation 64 'load' 'firstCode_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%firstCode_5_loc_load = load i15 %firstCode_5_loc"   --->   Operation 65 'load' 'firstCode_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%firstCode_4_loc_load = load i15 %firstCode_4_loc"   --->   Operation 66 'load' 'firstCode_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%firstCode_3_loc_load = load i15 %firstCode_3_loc"   --->   Operation 67 'load' 'firstCode_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%firstCode_2_loc_load = load i15 %firstCode_2_loc"   --->   Operation 68 'load' 'firstCode_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%firstCode_1_loc_load = load i15 %firstCode_1_loc"   --->   Operation 69 'load' 'firstCode_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%firstCode_loc_load = load i15 %firstCode_loc"   --->   Operation 70 'load' 'firstCode_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.63ns)   --->   "%call_ln0 = call void @code_generator_array_dyn_new_Pipeline_CodeGen, i15 %firstCode_14_loc_load, i15 %firstCode_13_loc_load, i15 %firstCode_12_loc_load, i15 %firstCode_11_loc_load, i15 %firstCode_10_loc_load, i15 %firstCode_9_loc_load, i15 %firstCode_8_loc_load, i15 %firstCode_7_loc_load, i15 %firstCode_6_loc_load, i15 %firstCode_5_loc_load, i15 %firstCode_4_loc_load, i15 %firstCode_3_loc_load, i15 %firstCode_2_loc_load, i15 %firstCode_1_loc_load, i15 %firstCode_loc_load, i9 %codes_val_read, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i9 %bl8Codes, i9 %bl9Codes, i9 %bl10Codes, i9 %bl11Codes, i9 %bl12Codes, i9 %bl13Codes, i9 %bl14Codes, i9 %bl15Codes, i9 %idx_read, i5 %lens"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @code_generator_array_dyn_new_Pipeline_CodeGen, i15 %firstCode_14_loc_load, i15 %firstCode_13_loc_load, i15 %firstCode_12_loc_load, i15 %firstCode_11_loc_load, i15 %firstCode_10_loc_load, i15 %firstCode_9_loc_load, i15 %firstCode_8_loc_load, i15 %firstCode_7_loc_load, i15 %firstCode_6_loc_load, i15 %firstCode_5_loc_load, i15 %firstCode_4_loc_load, i15 %firstCode_3_loc_load, i15 %firstCode_2_loc_load, i15 %firstCode_1_loc_load, i15 %firstCode_loc_load, i9 %codes_val_read, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i9 %bl8Codes, i9 %bl9Codes, i9 %bl10Codes, i9 %bl11Codes, i9 %bl12Codes, i9 %bl13Codes, i9 %bl14Codes, i9 %bl15Codes, i9 %idx_read, i5 %lens"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln848 = ret" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:848]   --->   Operation 89 'ret' 'ret_ln848' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.632ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [20]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'code_generator_array_dyn_new_Pipeline_cnt_lens' [67]  (1.632 ns)

 <State 2>: 1.362ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'code_generator_array_dyn_new_Pipeline_cnt_lens' [67]  (1.362 ns)

 <State 3>: 2.429ns
The critical path consists of the following:
	'load' operation 9 bit ('count_loc_load') on local variable 'count_loc' [68]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'code_generator_array_dyn_new_Pipeline_firstCode' [82]  (2.429 ns)

 <State 4>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'code_generator_array_dyn_new_Pipeline_firstCode' [82]  (1.284 ns)

 <State 5>: 1.632ns
The critical path consists of the following:
	'load' operation 15 bit ('firstCode_14_loc_load') on local variable 'firstCode_14_loc' [83]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'code_generator_array_dyn_new_Pipeline_CodeGen' [98]  (1.632 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
