C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe  -mp  1  -prjfile  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\scratchproject.prs"  -implementation  rev_5  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5"   -part M2S060T  -package FCSBGA325  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -retiming -report_path 4000 -RWCheckOnRam 0 -summaryfile "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synlog\report\m2s010_som_premap.xml"  -top_level_module  work.m2s010_som  -oedif  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\m2s010_som.edn"  -conchk_prepass  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\m2s010_som_cck.rpt"   -freq 100.000   "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synwork\m2s010_som_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synwork\m2s010_som_prem.srd"  -qsap  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\m2s010_som.sap"  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\syntmp\m2s010_som.plg"  -osyn  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synwork\m2s010_som_prem.srd"  -prjdir  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\"  -prjname  m2s010_som_syn  -log  "E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synlog\m2s010_som_premap.srr" 
rc:1 success:1 runtime:1
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\scratchproject.prs|io:o|time:1503588406|size:8895|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\m2s010_som.edn|io:o|time:0|size:0|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\m2s010_som_cck.rpt|io:o|time:1503588410|size:13482|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synwork\m2s010_som_mult.srs|io:i|time:1503588409|size:13910|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synwork\m2s010_som_prem.srd|io:o|time:1503588410|size:293689|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\m2s010_som.sap|io:o|time:1503588410|size:13825|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1487959628|size:16359|exec:0
file:"E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\syntmp\m2s010_som.plg"|io:o|time:0|size:0|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synwork\m2s010_som_prem.srd|io:o|time:1503588410|size:293689|exec:0
file:E:\FPGA Archive\v1_6-082317-Linux\synthesis\rev_5\synlog\m2s010_som_premap.srr|io:o|time:1503588410|size:33005|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_generic.exe|io:i|time:1485322562|size:17958400|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1485324114|size:32495616|exec:1
