# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab5task3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/mylib {C:/E2_CAS/mylib/pwm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:52 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/mylib" C:/E2_CAS/mylib/pwm.v 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 20:18:52 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/mylib/to {C:/E2_CAS/mylib/to/spi2dac.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:52 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/mylib/to" C:/E2_CAS/mylib/to/spi2dac.v 
# -- Compiling module spi2dac
# 
# Top level modules:
# 	spi2dac
# End time: 20:18:52 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/mylib/to {C:/E2_CAS/mylib/to/hex_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:52 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/mylib/to" C:/E2_CAS/mylib/to/hex_to_7seg.v 
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# End time: 20:18:52 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/mylib/to {C:/E2_CAS/mylib/to/bin2bcd_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:52 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/mylib/to" C:/E2_CAS/mylib/to/bin2bcd_16.v 
# -- Compiling module bin2bcd_16
# 
# Top level modules:
# 	bin2bcd_16
# End time: 20:18:52 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/mylib/counter {C:/E2_CAS/mylib/counter/clktick_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:52 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/mylib/counter" C:/E2_CAS/mylib/counter/clktick_16.v 
# -- Compiling module clktick_16
# 
# Top level modules:
# 	clktick_16
# End time: 20:18:52 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/lab5/lab5task3 {C:/E2_CAS/lab5/lab5task3/lab5task3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:55 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/lab5/lab5task3" C:/E2_CAS/lab5/lab5task3/lab5task3.v 
# -- Compiling module lab5task3
# 
# Top level modules:
# 	lab5task3
# End time: 20:18:55 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/mylib/counter {C:/E2_CAS/mylib/counter/ncounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:55 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/mylib/counter" C:/E2_CAS/mylib/counter/ncounter.v 
# -- Compiling module ncounter
# 
# Top level modules:
# 	ncounter
# End time: 20:18:55 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
restart
# No Design Loaded!
# Load canceled
# Load canceled
