// Seed: 1374404360
module module_0 (
    input wand id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input uwire id_6
);
  wire id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    input uwire _id_3,
    output supply0 id_4
);
  logic [id_3 : id_3] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  genvar id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout tri1 id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [~  -1 : 1] id_14;
  ;
  assign #(-1) id_8 = 1'b0;
  assign id_8 = id_14;
  wire id_15;
endmodule
module module_3 #(
    parameter id_11 = 32'd67,
    parameter id_18 = 32'd78,
    parameter id_24 = 32'd59,
    parameter id_35 = 32'd41,
    parameter id_36 = 32'd23,
    parameter id_40 = 32'd39,
    parameter id_46 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    _id_35,
    _id_36,
    id_37,
    id_38,
    id_39,
    _id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    _id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55
);
  input wire id_55;
  input wire id_54;
  input wire id_53;
  output logic [7:0] id_52;
  input wire id_51;
  output wire id_50;
  input wire id_49;
  output wire id_48;
  output wire id_47;
  inout wire _id_46;
  output wire id_45;
  inout wire id_44;
  output wire id_43;
  inout logic [7:0] id_42;
  inout wire id_41;
  input wire _id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  inout wire _id_36;
  inout wire _id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout supply0 id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire _id_24;
  inout wire id_23;
  input wire id_22;
  inout logic [7:0] id_21;
  inout wire id_20;
  input wire id_19;
  inout wire _id_18;
  input wire id_17;
  output logic [7:0] id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output supply0 id_12;
  output wire _id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  module_2 modCall_1 (
      id_53,
      id_19,
      id_41,
      id_23,
      id_25,
      id_2,
      id_7,
      id_20,
      id_37,
      id_23,
      id_31,
      id_22,
      id_10
  );
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_21[1-:-1] = -1'b0;
  reg [id_46 : {  1 'h0 ,  id_40  }] id_56;
  logic [1 : id_11] id_57;
  parameter id_58 = 1;
  assign id_12 = -1;
  assign id_31 = -1;
  always_latch @(posedge id_56) begin : LABEL_0
    id_56 <= id_21;
    $signed(15);
    ;
  end
  assign id_42[id_18] = id_41;
  logic id_59;
  uwire id_60;
  ;
  wire id_61;
  assign id_16[id_35] = id_1;
  assign id_8 = id_58;
  assign id_52[id_24-1!=id_36] = 1 < 1'b0;
  assign id_60 = 1;
endmodule
