// Seed: 1852148731
module module_0;
  assign id_1 = id_1;
  assign module_2.type_2 = 0;
  assign id_1 = 1;
  wire id_2, id_3;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    inout  tri   id_0,
    inout  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri   id_5
);
  wand id_7;
  module_0 modCall_1 ();
  assign id_0 = 1 + 1;
  assign id_0 = id_7;
  integer id_8 = 1 - 1'b0;
endmodule
module module_2 (
    output wand  id_0,
    output logic id_1,
    input  tri1  id_2,
    input  logic id_3,
    output tri0  id_4,
    input  tri1  id_5
);
  always id_1 <= id_3;
  tri0 id_7 = 1;
  initial begin : LABEL_0
    id_4 = id_5;
  end
  wand id_8 = 1;
  module_0 modCall_1 ();
endmodule
