Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 15:07:04 2022
| Host         : DOVLT1412002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.285        0.000                      0                  985        0.085        0.000                      0                  985        4.500        0.000                       0                   407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.285        0.000                      0                  985        0.085        0.000                      0                  985        4.500        0.000                       0                   407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 2.607ns (27.390%)  route 6.911ns (72.610%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.667    14.741    game_beta/players/M_game_alu_out[0]
    SLICE_X60Y52         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[0]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y52         FDRE (Setup_fdre_C_D)       -0.031    15.026    game_beta/players/M_p1_col1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 2.607ns (27.781%)  route 6.777ns (72.219%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.533    14.608    game_beta/players/M_game_alu_out[0]
    SLICE_X58Y52         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[0]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X58Y52         FDRE (Setup_fdre_C_D)       -0.067    14.990    game_beta/players/M_p1_col2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col2_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.607ns (27.799%)  route 6.771ns (72.201%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.527    14.602    game_beta/players/M_game_alu_out[0]
    SLICE_X61Y53         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.508    14.912    game_beta/players/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  game_beta/players/M_p1_col2_q_reg[0]_lopt_replica/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X61Y53         FDRE (Setup_fdre_C_D)       -0.067    14.989    game_beta/players/M_p1_col2_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.607ns (27.756%)  route 6.786ns (72.244%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.542    14.616    game_beta/players/M_game_alu_out[0]
    SLICE_X63Y51         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.510    14.914    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]_lopt_replica/C
                         clock pessimism              0.179    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)       -0.040    15.018    game_beta/players/M_p1_col4_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 2.607ns (27.825%)  route 6.762ns (72.175%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.519    14.593    game_beta/players/M_game_alu_out[0]
    SLICE_X63Y52         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.510    14.914    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[0]/C
                         clock pessimism              0.179    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)       -0.043    15.015    game_beta/players/M_p2_col1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.607ns (28.100%)  route 6.671ns (71.900%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.427    14.501    game_beta/players/M_game_alu_out[0]
    SLICE_X61Y52         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]_lopt_replica/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)       -0.089    14.968    game_beta/players/M_p1_col3_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.607ns (28.100%)  route 6.671ns (71.900%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.427    14.501    game_beta/players/M_game_alu_out[0]
    SLICE_X61Y52         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[0]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)       -0.077    14.980    game_beta/players/M_p1_col3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.607ns (28.216%)  route 6.632ns (71.784%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.389    14.463    game_beta/players/M_game_alu_out[0]
    SLICE_X59Y51         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.081    14.976    game_beta/players/M_p1_col4_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 2.607ns (28.193%)  route 6.640ns (71.807%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.396    14.470    game_beta/players/M_game_alu_out[0]
    SLICE_X60Y51         FDRE                                         r  game_beta/players/M_p1_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  game_beta/players/M_p1_score_q_reg[0]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)       -0.013    15.044    game_beta/players/M_p1_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 2.607ns (28.685%)  route 6.481ns (71.315%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.639     5.223    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  game_beta/players/M_p1_col4_q_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    game_beta/players/M_p1_col4_q_reg_n_0_[4]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.471 f  game_beta/players/FSM_onehot_M_states_q[12]_i_13/O
                         net (fo=2, routed)           0.941     7.412    game_beta/players/FSM_onehot_M_states_q[12]_i_13_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.536 f  game_beta/players/FSM_onehot_M_states_q[11]_i_6/O
                         net (fo=12, routed)          0.642     8.178    game_beta/players/FSM_onehot_M_states_q_reg[7]
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.302 r  game_beta/players/M_p1_score_q[15]_i_15/O
                         net (fo=28, routed)          0.917     9.219    game_beta/players/M_p1_score_q[15]_i_15_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.343 f  game_beta/players/M_p1_score_q[4]_i_3/O
                         net (fo=1, routed)           0.291     9.634    game_beta/players/M_p1_score_q[4]_i_3_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     9.758 r  game_beta/players/M_p1_score_q[4]_i_2/O
                         net (fo=4, routed)           0.689    10.447    game_beta/players/M_p1_score_q[4]_i_2_n_0
    SLICE_X64Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.571 r  game_beta/players/i___0_carry__0_i_2/O
                         net (fo=1, routed)           0.490    11.061    game_beta/game_alu/adder16/M_p2_col1_q_reg[7][2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.459 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.459    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 f  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.613    12.406    game_beta/game_alu/adder16/M_p1_score_q_reg[13][7]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.303    12.709 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_5/O
                         net (fo=1, routed)           0.291    13.001    game_beta/game_alu/adder16/M_p1_score_q[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.125 f  game_beta/game_alu/adder16/M_p1_score_q[0]_i_3/O
                         net (fo=1, routed)           0.409    13.534    game_beta/game_alu/adder16/M_p1_score_q[0]_i_3_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.658 r  game_beta/game_alu/adder16/M_p1_score_q[0]_i_2/O
                         net (fo=1, routed)           0.292    13.950    game_beta/players/M_p2_col1_q_reg[0]_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I1_O)        0.124    14.074 r  game_beta/players/M_p1_score_q[0]_i_1/O
                         net (fo=10, routed)          0.238    14.312    game_beta/players/M_game_alu_out[0]
    SLICE_X60Y52         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.913    game_beta/players/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[0]_lopt_replica/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y52         FDRE (Setup_fdre_C_D)       -0.045    15.012    game_beta/players/M_p1_col1_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  slow_timer/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.789    slow_timer/M_ctr_q_reg_n_0_[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  slow_timer/M_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.946    slow_timer/M_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.999 r  slow_timer/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    slow_timer/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slow_timer/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.329%)  route 0.233ns (48.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    random/clk_IBUF_BUFG
    SLICE_X54Y47         FDSE                                         r  random/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDSE (Prop_fdse_C_Q)         0.148     1.659 r  random/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.233     1.892    random/M_x_q[5]
    SLICE_X50Y50         LUT5 (Prop_lut5_I3_O)        0.098     1.990 r  random/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.990    random/M_w_q[8]_i_1_n_0
    SLICE_X50Y50         FDSE                                         r  random/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    random/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  random/M_w_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDSE (Hold_fdse_C_D)         0.121     1.901    random/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  slow_timer/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.789    slow_timer/M_ctr_q_reg_n_0_[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  slow_timer/M_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.946    slow_timer/M_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.012 r  slow_timer/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    slow_timer/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slow_timer/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  slow_timer/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.789    slow_timer/M_ctr_q_reg_n_0_[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  slow_timer/M_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.946    slow_timer/M_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.035 r  slow_timer/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    slow_timer/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[21]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slow_timer/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  slow_timer/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.789    slow_timer/M_ctr_q_reg_n_0_[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  slow_timer/M_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.946    slow_timer/M_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.037 r  slow_timer/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    slow_timer/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  slow_timer/M_ctr_q_reg[23]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slow_timer/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  slow_timer/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.789    slow_timer/M_ctr_q_reg_n_0_[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  slow_timer/M_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.946    slow_timer/M_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  slow_timer/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    slow_timer/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  slow_timer/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    slow_timer/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X54Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[24]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    slow_timer/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.509    random/clk_IBUF_BUFG
    SLICE_X51Y52         FDSE                                         r  random/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  random/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.056     1.706    random/M_w_q_reg_n_0_[17]
    SLICE_X51Y52         FDRE                                         r  random/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    random/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  random/M_z_q_reg[17]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.071     1.580    random/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.509    random/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  random/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  random/M_w_q_reg[9]/Q
                         net (fo=2, routed)           0.068     1.718    random/M_random_num[9]
    SLICE_X49Y51         FDRE                                         r  random/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.834     2.024    random/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  random/M_z_q_reg[9]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.075     1.584    random/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.511    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  slow_timer/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  slow_timer/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.789    slow_timer/M_ctr_q_reg_n_0_[18]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  slow_timer/M_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.946    slow_timer/M_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  slow_timer/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    slow_timer/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  slow_timer/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    slow_timer/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X54Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     2.025    slow_timer/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  slow_timer/M_ctr_q_reg[26]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    slow_timer/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.538    random/clk_IBUF_BUFG
    SLICE_X59Y46         FDSE                                         r  random/M_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  random/M_w_q_reg[21]/Q
                         net (fo=3, routed)           0.078     1.757    random/M_w_q_reg_n_0_[21]
    SLICE_X59Y46         FDSE                                         r  random/M_z_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     2.054    random/clk_IBUF_BUFG
    SLICE_X59Y46         FDSE                                         r  random/M_z_q_reg[21]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X59Y46         FDSE (Hold_fdse_C_D)         0.075     1.613    random/M_z_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y50   edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56   edge_p1_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y57   edge_p1_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y58   edge_p1_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y56   edge_start_button/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y53   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   edge_p1_button1/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   game_beta/players/M_p1_col1_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   edge_p1_button1/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   edge_p1_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C



