/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  reg [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [34:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[83] ? in_data[30] : in_data[28]);
  assign celloutsig_0_32z = !(celloutsig_0_17z ? celloutsig_0_2z[6] : celloutsig_0_16z);
  assign celloutsig_0_3z = !(in_data[24] ? in_data[70] : in_data[84]);
  assign celloutsig_0_52z = !(celloutsig_0_1z ? celloutsig_0_18z : celloutsig_0_33z[1]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[2] ? in_data[118] : in_data[132]);
  assign celloutsig_1_3z = !(in_data[180] ? celloutsig_1_1z[0] : celloutsig_1_0z[2]);
  assign celloutsig_1_14z = !(celloutsig_1_1z[2] ? celloutsig_1_1z[4] : celloutsig_1_7z[8]);
  assign celloutsig_0_10z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_9z);
  assign celloutsig_0_1z = !(in_data[65] ? in_data[64] : in_data[24]);
  assign celloutsig_0_17z = !(celloutsig_0_3z ? celloutsig_0_14z[10] : celloutsig_0_0z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_2z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_2z) & in_data[129]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[3] | in_data[94]) & celloutsig_0_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_7z | celloutsig_0_2z[2]) & celloutsig_0_10z);
  assign celloutsig_0_13z = ~((celloutsig_0_2z[6] | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_0_16z = ~((in_data[68] | celloutsig_0_10z) & celloutsig_0_6z[3]);
  assign celloutsig_0_18z = ~((celloutsig_0_3z | celloutsig_0_15z[0]) & celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_1z | in_data[68]) & in_data[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_2z[5] | celloutsig_0_11z) & celloutsig_0_2z[0]);
  assign celloutsig_0_24z = ~((celloutsig_0_13z | celloutsig_0_14z[2]) & celloutsig_0_16z);
  assign celloutsig_0_33z = { celloutsig_0_2z[5:3], celloutsig_0_0z, celloutsig_0_11z } % { 1'h1, celloutsig_0_8z[2:0], celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[113:111] % { 1'h1, in_data[168:167] };
  assign celloutsig_1_1z = in_data[106:102] % { 1'h1, in_data[182], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[163:161] };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_4z, celloutsig_0_5z[3:1], in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_6z[2:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_5z[0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_18z } % { 1'h1, in_data[79:74], celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[68:62] % { 1'h1, in_data[6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[17:10], celloutsig_0_15z } % { 1'h1, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_13z ? { celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_32z } : { celloutsig_0_26z[11:10], celloutsig_0_28z };
  assign celloutsig_0_5z = celloutsig_0_1z ? { celloutsig_0_2z[3:1], celloutsig_0_3z } : { in_data[3:1], celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[0] ? { celloutsig_1_0z[2:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } : { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z[2:1], 1'h0 };
  assign celloutsig_1_7z = celloutsig_1_6z[2] ? in_data[179:170] : { celloutsig_1_6z[9:3], 1'h0, celloutsig_1_6z[1:0] };
  assign celloutsig_1_9z = celloutsig_1_6z[4] ? { celloutsig_1_0z, celloutsig_1_4z } : in_data[191:185];
  assign celloutsig_1_11z = celloutsig_1_6z[1] ? in_data[102:99] : { celloutsig_1_9z[6:4], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_2z ? in_data[135:127] : { celloutsig_1_11z[2], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_15z = celloutsig_0_0z ? in_data[77:74] : celloutsig_0_5z;
  assign { celloutsig_0_22z[5:3], celloutsig_0_22z[1], celloutsig_0_22z[2] } = celloutsig_0_12z[0] ? { celloutsig_0_12z[3:1], celloutsig_0_18z, celloutsig_0_21z } : { celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_28z = | { celloutsig_0_22z[5:1], celloutsig_0_19z[4:1], celloutsig_0_18z };
  assign celloutsig_0_39z = | { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_3z, in_data[132:115] };
  assign celloutsig_0_9z = | { celloutsig_0_6z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_31z = 7'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_31z = { celloutsig_0_22z[5:1], celloutsig_0_22z[2], celloutsig_0_28z };
  always_latch
    if (clkin_data[0]) celloutsig_0_51z = 35'h000000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_51z = { celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_39z };
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_12z = celloutsig_0_5z;
  assign celloutsig_0_22z[0] = celloutsig_0_22z[2];
  assign { out_data[128], out_data[104:96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z[34:3], celloutsig_0_52z };
endmodule
