

================================================================
== Vitis HLS Report for 'dct_Pipeline_DCT_Inner_Loop'
================================================================
* Date:           Fri Oct 14 17:51:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Inner_Loop  |       11|       11|         5|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      110|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      110|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U3  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_112_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln60_fu_122_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln61_fu_133_p2   |         +|   0|  0|  13|           6|           6|
    |icmp_ln59_fu_106_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  49|          21|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_2     |   9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_3   |   9|          2|   32|         64|
    |n_fu_44                  |   9|          2|    4|          8|
    |tmp_fu_40                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln59_reg_192                 |   1|   0|    1|          0|
    |n_fu_44                           |   4|   0|    4|          0|
    |tmp_fu_40                         |  32|   0|   32|          0|
    |icmp_ln59_reg_192                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 110|  32|   47|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop|  return value|
|zext_ln60                 |   in|    6|     ap_none|                    zext_ln60|        scalar|
|zext_ln63                 |   in|    6|     ap_none|                    zext_ln63|        scalar|
|buf_2d_in_address0        |  out|    6|   ap_memory|                    buf_2d_in|         array|
|buf_2d_in_ce0             |  out|    1|   ap_memory|                    buf_2d_in|         array|
|buf_2d_in_q0              |   in|   16|   ap_memory|                    buf_2d_in|         array|
|tmp_out                   |  out|   29|      ap_vld|                      tmp_out|       pointer|
|tmp_out_ap_vld            |  out|    1|      ap_vld|                      tmp_out|       pointer|
|dct_coeff_table_address0  |  out|    6|   ap_memory|              dct_coeff_table|         array|
|dct_coeff_table_ce0       |  out|    1|   ap_memory|              dct_coeff_table|         array|
|dct_coeff_table_q0        |   in|   15|   ap_memory|              dct_coeff_table|         array|
+--------------------------+-----+-----+------------+-----------------------------+--------------+

