// Seed: 2570175821
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wire id_10
);
  wire id_12;
  wire id_13;
  assign id_10 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6
    , id_11,
    output wand id_7,
    input supply1 id_8,
    input wand id_9
);
  assign id_0 = 1;
  assign id_6 = 1;
  assign id_4 = 1;
  module_0(
      id_0, id_7, id_2, id_9, id_9, id_1, id_6, id_6, id_0, id_8, id_1
  );
endmodule
