# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Merge.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Merge.srcs/sources_1/imports/sources_1/imports/new/TBA.vhd" \
"../../../../Merge.srcs/sim_1/imports/new/TBA_TB.vhd" \

# Do not sort compile order
nosort
