--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y71.D3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.146ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y72.CQ      Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y71.B1      net (fanout=1)        0.865   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y71.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X82Y71.D6      net (fanout=3)        0.285   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X82Y71.CMUX    Topdc                 0.389   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X79Y71.D3      net (fanout=1)        0.596   ila0/N45
    SLICE_X79Y71.CLK     Tas                   0.184   ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.365ns logic, 1.746ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X82Y71.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.040ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.005ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y72.CQ      Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y71.B1      net (fanout=1)        0.865   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y71.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X82Y71.DX      net (fanout=3)        0.346   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X82Y71.CLK     Tdick                 0.002   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (0.794ns logic, 1.211ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X83Y71.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.007ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y72.CQ      Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y71.B1      net (fanout=1)        0.865   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y71.B       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X83Y71.BX      net (fanout=3)        0.326   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X83Y71.CLK     Tdick                -0.011   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.781ns logic, 1.191ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X83Y71.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.559ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y72.CQ      Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y71.B1      net (fanout=1)        0.796   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y71.B       Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X83Y71.BX      net (fanout=3)        0.300   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X83Y71.CLK     Tckdi       (-Th)     0.231   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.498ns logic, 1.096ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X82Y71.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.589ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y72.CQ      Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y71.B1      net (fanout=1)        0.796   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y71.B       Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X82Y71.DX      net (fanout=3)        0.318   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X82Y71.CLK     Tckdi       (-Th)     0.219   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (0.510ns logic, 1.114ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y71.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.606ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y72.CQ      Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y71.B1      net (fanout=1)        0.796   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y71.B       Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X82Y71.D6      net (fanout=3)        0.262   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X82Y71.CMUX    Topdc                 0.358   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X79Y71.D3      net (fanout=1)        0.548   ila0/N45
    SLICE_X79Y71.CLK     Tah         (-Th)     0.052   ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (1.035ns logic, 1.606ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X83Y72.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.681ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.681ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.BQ      Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X73Y73.A1      net (fanout=6)        1.285   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X73Y73.A       Tilo                  0.094   control0<20>
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X80Y78.D5      net (fanout=9)        0.942   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X80Y78.D       Tilo                  0.094   control0<13>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y72.CLK     net (fanout=5)        0.795   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.659ns logic, 3.022ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.567ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.CQ      Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X73Y73.A2      net (fanout=6)        1.171   icon0/U0/U_ICON/iCORE_ID<2>
    SLICE_X73Y73.A       Tilo                  0.094   control0<20>
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X80Y78.D5      net (fanout=9)        0.942   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X80Y78.D       Tilo                  0.094   control0<13>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y72.CLK     net (fanout=5)        0.795   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (0.659ns logic, 2.908ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.564ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.564ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y73.BQ      Tcko                  0.471   icon0/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X75Y73.A3      net (fanout=4)        0.609   icon0/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X75Y73.A       Tilo                  0.094   control0<4>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X80Y78.D1      net (fanout=12)       1.501   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X80Y78.D       Tilo                  0.094   control0<13>
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y72.CLK     net (fanout=5)        0.795   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (0.659ns logic, 2.905ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.632ns.
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X72Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y72.C2      net (fanout=3)        0.798   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X60Y72.C       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X72Y74.CE      net (fanout=3)        1.029   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y74.CLK     Tceck                 0.226   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.770ns logic, 1.827ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X72Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y72.C2      net (fanout=3)        0.798   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X60Y72.C       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X72Y74.CE      net (fanout=3)        1.029   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y74.CLK     Tceck                 0.226   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.770ns logic, 1.827ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X72Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y72.C2      net (fanout=3)        0.798   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X60Y72.C       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X72Y74.CE      net (fanout=3)        1.029   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y74.CLK     Tceck                 0.226   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.770ns logic, 1.827ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X61Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.832ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y76.A3      net (fanout=3)        0.736   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X61Y76.A       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y75.SR      net (fanout=3)        0.387   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y75.CLK     Tcksr       (-Th)    -0.208   icon0/U0/U_ICON/iSYNC
                                                       icon0/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (0.709ns logic, 1.123ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X60Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y76.A3      net (fanout=3)        0.736   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X61Y76.A       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X60Y76.SR      net (fanout=3)        0.401   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X60Y76.CLK     Tcksr       (-Th)    -0.200   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.701ns logic, 1.137ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X60Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.841ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y76.A3      net (fanout=3)        0.736   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X61Y76.A       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X60Y76.SR      net (fanout=3)        0.401   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X60Y76.CLK     Tcksr       (-Th)    -0.203   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (0.704ns logic, 1.137ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.900ns.
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X58Y71.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X58Y71.A4      net (fanout=3)        0.389   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X58Y71.CLK     Tas                   0.026   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.476ns logic, 0.389ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X58Y71.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X58Y71.A4      net (fanout=3)        0.358   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X58Y71.CLK     Tah         (-Th)     0.197   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.217ns logic, 0.358ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 97 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X104Y78.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.079ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      4.044ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.C       Treg                  1.715   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32
    SLICE_X104Y78.CE     net (fanout=1)        2.103   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
    SLICE_X104Y78.CLK    Tceck                 0.226   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.941ns logic, 2.103ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (SLICE_X95Y117.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.886ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (FF)
  Data Path Delay:      3.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y78.C       Treg                  1.715   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X95Y117.DX     net (fanout=4)        2.134   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
    SLICE_X95Y117.CLK    Tdick                 0.002   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.717ns logic, 2.134ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X100Y77.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.868ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.AMUX    Treg                  1.983   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X100Y77.SR     net (fanout=3)        1.303   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X100Y77.CLK    Tsrck                 0.547   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (2.530ns logic, 1.303ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.867ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.AMUX    Treg                  1.982   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X100Y77.SR     net (fanout=3)        1.303   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X100Y77.CLK    Tsrck                 0.547   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (2.529ns logic, 1.303ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X80Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.415ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y78.AQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X80Y79.AX      net (fanout=1)        0.272   ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X80Y79.CLK     Tckdi       (-Th)     0.236   ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.178ns logic, 0.272ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X101Y99.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.464ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y99.BQ     Tcko                  0.433   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X101Y99.B6     net (fanout=2)        0.262   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X101Y99.CLK    Tah         (-Th)     0.196   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.237ns logic, 0.262ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X100Y96.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.444ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.AQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X100Y96.A6     net (fanout=2)        0.284   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X100Y96.CLK    Tah         (-Th)     0.219   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 2301 paths analyzed, 533 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_TDO_reg (SLICE_X68Y74.C1), 75 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.553ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      11.518ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y29.DOADOU2 Trcko_DOWA            2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X107Y146.A1    net (fanout=1)        1.308   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<23>
    SLICE_X107Y146.A     Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X107Y149.C2    net (fanout=1)        1.024   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X107Y149.CMUX  Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X106Y147.A2    net (fanout=1)        0.783   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X106Y147.A     Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X85Y92.A3      net (fanout=1)        3.587   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X85Y92.A       Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X68Y74.C1      net (fanout=1)        1.953   control0<3>
    SLICE_X68Y74.CLK     Tas                   0.009   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.518ns (2.863ns logic, 8.655ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.314ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      11.279ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X4Y29.DOPADOPL0 Trcko_DOPAW           2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X107Y147.A1      net (fanout=1)        1.082   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<26>
    SLICE_X107Y147.A       Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X107Y149.C1      net (fanout=1)        1.011   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X107Y149.CMUX    Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X106Y147.A2      net (fanout=1)        0.783   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X106Y147.A       Tilo                  0.094   ila0/N4
                                                         ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X85Y92.A3        net (fanout=1)        3.587   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X85Y92.A         Tilo                  0.094   control0<6>
                                                         ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X68Y74.C1        net (fanout=1)        1.953   control0<3>
    SLICE_X68Y74.CLK       Tas                   0.009   icon0/U0/U_ICON/iTDO
                                                         icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                         icon0/U0/U_ICON/U_TDO_reg
    ---------------------------------------------------  ---------------------------
    Total                                       11.279ns (2.863ns logic, 8.416ns route)
                                                         (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.281ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      11.246ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.AQ     Tcko                  0.450   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X107Y146.A5    net (fanout=9)        2.766   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X107Y146.A     Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X107Y149.C2    net (fanout=1)        1.024   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X107Y149.CMUX  Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X106Y147.A2    net (fanout=1)        0.783   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X106Y147.A     Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X85Y92.A3      net (fanout=1)        3.587   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X85Y92.A       Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X68Y74.C1      net (fanout=1)        1.953   control0<3>
    SLICE_X68Y74.CLK     Tas                   0.009   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.246ns (1.133ns logic, 10.113ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y30.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.875ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      8.840ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y75.BQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X73Y73.A1         net (fanout=6)        1.285   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X73Y73.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y92.B1         net (fanout=9)        2.347   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y92.B          Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y30.ENARDENL   net (fanout=9)        4.135   control0<6>
    RAMB36_X4Y30.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.840ns (1.073ns logic, 7.767ns route)
                                                          (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.761ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      8.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y75.CQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X73Y73.A2         net (fanout=6)        1.171   icon0/U0/U_ICON/iCORE_ID<2>
    SLICE_X73Y73.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y92.B1         net (fanout=9)        2.347   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y92.B          Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y30.ENARDENL   net (fanout=9)        4.135   control0<6>
    RAMB36_X4Y30.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.726ns (1.073ns logic, 7.653ns route)
                                                          (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.521ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      8.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y75.AQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X73Y73.A4         net (fanout=5)        0.931   icon0/U0/U_ICON/iCORE_ID<0>
    SLICE_X73Y73.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y92.B1         net (fanout=9)        2.347   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y92.B          Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y30.ENARDENL   net (fanout=9)        4.135   control0<6>
    RAMB36_X4Y30.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.486ns (1.073ns logic, 7.413ns route)
                                                          (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y30.ENAU), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.875ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      8.840ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y75.BQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X73Y73.A1         net (fanout=6)        1.285   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X73Y73.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y92.B1         net (fanout=9)        2.347   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y92.B          Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y30.ENAU       net (fanout=9)        4.135   control0<6>
    RAMB36_X4Y30.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.840ns (1.073ns logic, 7.767ns route)
                                                          (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.761ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      8.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y75.CQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X73Y73.A2         net (fanout=6)        1.171   icon0/U0/U_ICON/iCORE_ID<2>
    SLICE_X73Y73.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y92.B1         net (fanout=9)        2.347   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y92.B          Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y30.ENAU       net (fanout=9)        4.135   control0<6>
    RAMB36_X4Y30.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.726ns (1.073ns logic, 7.653ns route)
                                                          (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.521ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      8.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y75.AQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X73Y73.A4         net (fanout=5)        0.931   icon0/U0/U_ICON/iCORE_ID<0>
    SLICE_X73Y73.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X85Y92.B1         net (fanout=9)        2.347   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X85Y92.B          Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y30.ENAU       net (fanout=9)        4.135   control0<6>
    RAMB36_X4Y30.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.486ns (1.073ns logic, 7.413ns route)
                                                          (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio0/U0/I_VIO/reset_f_edge/U_DOUT1 (SLICE_X69Y76.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.467ns (datapath - clock path skew - uncertainty)
  Source:               vio0/U0/I_VIO/reset_f_edge/U_DOUT0 (FF)
  Destination:          vio0/U0/I_VIO/reset_f_edge/U_DOUT1 (FF)
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio0/U0/I_VIO/reset_f_edge/U_DOUT0 to vio0/U0/I_VIO/reset_f_edge/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.BQ      Tcko                  0.414   vio0/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       vio0/U0/I_VIO/reset_f_edge/U_DOUT0
    SLICE_X69Y76.AX      net (fanout=1)        0.282   vio0/U0/I_VIO/reset_f_edge/iDOUT<0>
    SLICE_X69Y76.CLK     Tckdi       (-Th)     0.229   vio0/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       vio0/U0/I_VIO/reset_f_edge/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X97Y103.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.465ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X97Y103.BX     net (fanout=1)        0.282   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X97Y103.CLK    Tckdi       (-Th)     0.231   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X97Y103.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.477ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.CQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X97Y103.DX     net (fanout=1)        0.282   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X97Y103.CLK    Tckdi       (-Th)     0.219   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X4Y29.CLKARDCLKL
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X4Y29.CLKARDCLKU
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 43783727 paths analyzed, 19552 endpoints analyzed, 1200 failing endpoints
 1200 timing errors detected. (1200 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.450ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_11 (SLICE_X58Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.058ns (Levels of Logic = 1)
  Clock Path Skew:      -0.585ns (1.169 - 1.754)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to CPU0/UF_IR/data_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y30.DOADOU0 Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X58Y60.D6      net (fanout=1)        3.850   instrdb<11>
    SLICE_X58Y60.CLK     Tas                   0.028   CPU0/UF_IR/data_out<11>
                                                       CPU0/UF_IR/data_out_mux0000<20>1
                                                       CPU0/UF_IR/data_out_11
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (2.208ns logic, 3.850ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_10 (SLICE_X58Y60.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 1)
  Clock Path Skew:      -0.574ns (1.169 - 1.743)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to CPU0/UF_IR/data_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y30.DOADOL0 Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X58Y60.C6      net (fanout=1)        3.832   instrdb<10>
    SLICE_X58Y60.CLK     Tas                   0.029   CPU0/UF_IR/data_out<11>
                                                       CPU0/UF_IR/data_out_mux0000<21>1
                                                       CPU0/UF_IR/data_out_10
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (2.209ns logic, 3.832ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAL2), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_18 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.800ns (Levels of Logic = 6)
  Clock Path Skew:      0.317ns (1.703 - 1.386)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_18 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y44.AQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<19>
                                                          CPU0/UA_PREG01/DOUT_18
    SLICE_X47Y46.D1         net (fanout=18)       1.272   CPU0/UA_PREG01/DOUT<18>
    SLICE_X47Y46.COUT       Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X47Y47.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X47Y47.CMUX       Tcinc                 0.352   CPU0/UF_FWU0/data_out<18>44
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X43Y52.B6         net (fanout=1)        0.488   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X43Y52.B          Tilo                  0.094   CPU0/UF_FWU0/data_out<27>100
                                                          uMM/selector_isInRangeOfSpecificPort_6_and00001
    SLICE_X43Y54.C2         net (fanout=11)       0.809   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X43Y54.C          Tilo                  0.094   dataack_ports<0>
                                                          uMM/Req2ports_0_mux000021
    SLICE_X72Y83.C6         net (fanout=8)        2.141   uMM/N20
    SLICE_X72Y83.C          Tilo                  0.094   datareq_mem
                                                          uMM/Req2mem1
    SLICE_X72Y83.B5         net (fanout=2)        0.386   datareq_mem
    SLICE_X72Y83.B          Tilo                  0.094   datareq_mem
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.510   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.800ns (2.194ns logic, 9.606ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_18 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.747ns (Levels of Logic = 6)
  Clock Path Skew:      0.317ns (1.703 - 1.386)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_18 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y44.AQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<19>
                                                          CPU0/UA_PREG01/DOUT_18
    SLICE_X46Y46.D1         net (fanout=18)       1.310   CPU0/UA_PREG01/DOUT<18>
    SLICE_X46Y46.COUT       Topcyd                0.392   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>5
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_4
    SLICE_X46Y47.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>5
    SLICE_X46Y47.CMUX       Tcinc                 0.352   N862
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3
    SLICE_X42Y54.B6         net (fanout=3)        0.654   uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001
    SLICE_X42Y54.B          Tilo                  0.094   uMM/Mmux_DataDB_master_write12158
                                                          uMM/selector_isInRangeOfSpecificPort_5_and00001
    SLICE_X43Y54.C4         net (fanout=9)        0.552   uMM/selector_isInRangeOfSpecificPort<5>
    SLICE_X43Y54.C          Tilo                  0.094   dataack_ports<0>
                                                          uMM/Req2ports_0_mux000021
    SLICE_X72Y83.C6         net (fanout=8)        2.141   uMM/N20
    SLICE_X72Y83.C          Tilo                  0.094   datareq_mem
                                                          uMM/Req2mem1
    SLICE_X72Y83.B5         net (fanout=2)        0.386   datareq_mem
    SLICE_X72Y83.B          Tilo                  0.094   datareq_mem
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.510   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.747ns (2.194ns logic, 9.553ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_6 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.716ns (Levels of Logic = 6)
  Clock Path Skew:      0.312ns (1.703 - 1.391)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_6 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y44.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<7>
                                                          CPU0/UA_PREG01/DOUT_6
    SLICE_X47Y46.B1         net (fanout=265)      1.079   CPU0/UA_PREG01/DOUT<6>
    SLICE_X47Y46.COUT       Topcyb                0.501   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<1>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X47Y47.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X47Y47.CMUX       Tcinc                 0.352   CPU0/UF_FWU0/data_out<18>44
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X43Y52.B6         net (fanout=1)        0.488   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X43Y52.B          Tilo                  0.094   CPU0/UF_FWU0/data_out<27>100
                                                          uMM/selector_isInRangeOfSpecificPort_6_and00001
    SLICE_X43Y54.C2         net (fanout=11)       0.809   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X43Y54.C          Tilo                  0.094   dataack_ports<0>
                                                          uMM/Req2ports_0_mux000021
    SLICE_X72Y83.C6         net (fanout=8)        2.141   uMM/N20
    SLICE_X72Y83.C          Tilo                  0.094   datareq_mem
                                                          uMM/Req2mem1
    SLICE_X72Y83.B5         net (fanout=2)        0.386   datareq_mem
    SLICE_X72Y83.B          Tilo                  0.094   datareq_mem
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.510   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        11.716ns (2.303ns logic, 9.413ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (SLICE_X85Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y89.AQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X85Y89.AX      net (fanout=2)        0.152   ila0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X85Y89.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.185ns logic, 0.152ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR (SLICE_X81Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR to ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y71.AQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X81Y71.AX      net (fanout=2)        0.154   ila0/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X81Y71.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.185ns logic, 0.154ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL (SLICE_X85Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y75.AQ      Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X85Y75.AX      net (fanout=2)        0.155   ila0/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X85Y75.CLK     Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU
  Location pin: RAMB36_X4Y29.CLKBWRCLKU
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     13.450ns|            0|         1200|            0|     43783727|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     13.450ns|            0|         1200|            0|     43783727|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     13.450ns|          N/A|         1200|            0|     43783727|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   11.565|    6.725|    4.960|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1200  Score: 466292  (Setup/Max: 466292, Hold: 0)

Constraints cover 43786158 paths, 0 nets, and 34673 connections

Design statistics:
   Minimum period:  13.450ns{1}   (Maximum frequency:  74.349MHz)
   Maximum path delay from/to any node:   2.632ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 25 01:23:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



