<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_MMFR4</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ID_MMFR4, Memory Model Feature Register 4</h1><p>The ID_MMFR4 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the implemented memory model and memory management support in AArch32 state.</p>

      
        <p>Must be interpreted with <a href="AArch32-id_mmfr0.html">ID_MMFR0</a>, <a href="AArch32-id_mmfr1.html">ID_MMFR1</a>, <a href="AArch32-id_mmfr2.html">ID_MMFR2</a>, and <a href="AArch32-id_mmfr3.html">ID_MMFR3</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section G7.1.3</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register ID_MMFR4 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1[31:0]
            </a>.
          </p><h2>Attributes</h2>
            <p>ID_MMFR4 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ID_MMFR4 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#EVT_31">EVT</a></td><td class="lr" colspan="4"><a href="#CCIDX_27">CCIDX</a></td><td class="lr" colspan="4"><a href="#LSM_23">LSM</a></td><td class="lr" colspan="4"><a href="#HPDS_19">HPDS</a></td><td class="lr" colspan="4"><a href="#CnP_15">CnP</a></td><td class="lr" colspan="4"><a href="#XNX_11">XNX</a></td><td class="lr" colspan="4"><a href="#AC2_7">AC2</a></td><td class="lr" colspan="4"><a href="#SpecSEI_3">SpecSEI</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="EVT_31">EVT, bits [31:28]
                  <div style="font-size:smaller;"><br />When ARMv8.2-EVT is implemented:
                </div></h4>
          
  <p>Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the <a href="AArch32-hcr2.html">HCR2</a>.{TTLBIS, TOCU, TICAB, TID4} traps. Defined values are:</p>

        <table class="valuetable"><tr><th>EVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p><a href="AArch32-hcr2.html">HCR2</a>.{TTLBIS, TOCU, TICAB, TID4} traps are not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p><a href="AArch32-hcr2.html">HCR2</a>.{TOCU, TICAB, TID4} traps are supported. <a href="AArch32-hcr2.html">HCR2</a>.TTLBIS trap is not supported</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p><a href="AArch32-hcr2.html">HCR2</a>.{TTLBIS, TOCU, TICAB, TID4} traps are supported.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8.0, the only permitted value is <span class="binarynumber">0b0000</span>.</p>
<p>From Armv8.1, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, and <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.5, the permitted values are:</p>
<ul>
<li><span class="binarynumber">0b0000</span> when EL2 is not implemented.
</li><li><span class="binarynumber">0b0010</span> when EL2 is implemented. This feature is identified as <span class="xref">ARMv8.2-EVT</span>.
</li></ul>

            <h4 id="0_31"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="CCIDX_27">CCIDX, bits [27:24]
                  <div style="font-size:smaller;"><br />From Armv8.3:
                </div></h4>
          
  <p>Support for use of the revised CCSIDR format and the presence of the CCSIDR2 is indicated. Defined values are:</p>

        <table class="valuetable"><tr><th>CCIDX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>32-bit format implemented for all levels of the CCSIDR, and the CCSIDR2 register is not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>64-bit format implemented for all levels of the CCSIDR, and the CCSIDR2 register is implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>. This feature is identified as <span class="xref">ARMv8.3-CCIDX</span>.</p>

            <h4 id="0_27"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
        <h4 id="LSM_23">LSM, bits [23:20]
                  <div style="font-size:smaller;"><br />From Armv8.2:
                </div></h4>
          
  <p>Indicates support for LSMAOE and nTLSMD bits in <a href="AArch32-hsctlr.html">HSCTLR</a> and <a href="AArch32-sctlr.html">SCTLR</a>. Defined values are:</p>

        <table class="valuetable"><tr><th>LSM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>LSMAOE and nTLSMD bits not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>LSMAOE and nTLSMD bits supported.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.2-LSMAOC</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>

            <h4 id="0_23"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
        <h4 id="HPDS_19">HPDS, bits [19:16]
                  <div style="font-size:smaller;"><br />From Armv8.2:
                </div></h4>
          
  <p>Hierarchical permission disables bits in translation tables. Defined values are:</p>

        <table class="valuetable"><tr><th>HPDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Disabling of hierarchical controls not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Supports disabling of hierarchical controls using the <a href="AArch32-ttbcr2.html">TTBCR2</a>.HPD0, <a href="AArch32-ttbcr2.html">TTBCR2</a>.HPD1, and <a href="AArch32-htcr.html">HTCR</a>.HPD bits.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>As for value <span class="binarynumber">0b0001</span>, and adds possible hardware allocation of bits[62:59] of the translation table descriptors from the final lookup level for <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> use.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.2-AA32HPD</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">ARMv8.2-TTPBHA</span> implements the functionality added by the value <span class="binarynumber">0b0010</span>.</p>
<div class="note"><span class="note-header">Note</span><p>The value <span class="binarynumber">0b0000</span> implies that the encoding for <a href="AArch32-ttbcr2.html">TTBCR2</a> is <span class="arm-defined-word">UNDEFINED</span>.</p></div>

            <h4 id="0_19"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
        <h4 id="CnP_15">CnP, bits [15:12]
                  <div style="font-size:smaller;"><br />From Armv8.2:
                </div></h4>
          
  <p>Common not Private translations. Defined values are:</p>

        <table class="valuetable"><tr><th>CnP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Common not Private translations not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Common not Private translations supported.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.2-TTCNP</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.2 the only permitted value is <span class="binarynumber">0b0001</span>.</p>

            <h4 id="0_15"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
        <h4 id="XNX_11">XNX, bits [11:8]
                  <div style="font-size:smaller;"><br />From Armv8.2:
                </div></h4>
          
  <p>Support for execute-never control distinction by Exception level at stage 2. Defined values are:</p>

        <table class="valuetable"><tr><th>XNX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Distinction between EL0 and EL1 execute-never control at stage 2 not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Distinction between EL0 and EL1 execute-never control at stage 2 supported.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.2-TTS2UXN</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>When <span class="xref">ARMv8.2-TTS2UXN</span> is implemented:</p>
<ul>
<li>If all of the following conditions are true it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the value of ID_MMFR4.XNX is <span class="binarynumber">0b0000</span> or <span class="binarynumber">0b0001</span>:<ul>
<li><a href="AArch64-id_aa64mmfr1_el1.html">ID_AA64MMFR1_EL1</a>.XNX ==1.
</li><li>EL2 cannot use AArch32.
</li><li>EL1 can use AArch32.
</li></ul>

</li><li>If EL2 can use AArch32 then the only permitted value is <span class="binarynumber">0b0001</span>.
</li></ul>

            <h4 id="0_11"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
        <h4 id="AC2_7">AC2, bits [7:4]
                  </h4>
          
  <p>Indicates the extension of the <a href="AArch32-actlr.html">ACTLR</a> and <a href="AArch32-hactlr.html">HACTLR</a> registers using <a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2.html">HACTLR2</a>. Defined values are:</p>

        <table class="valuetable"><tr><th>AC2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p><a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2.html">HACTLR2</a> are not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p><a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2.html">HACTLR2</a> are implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8.0 and Armv8.1 the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.2, the only permitted value is <span class="binarynumber">0b0001</span>.</p>

            <h4 id="SpecSEI_3">SpecSEI, bits [3:0]
                  <div style="font-size:smaller;"><br />When RAS is implemented:
                </div></h4>
          
  <p>Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The defined values of this field are:</p>

        <table class="valuetable"><tr><th>SpecSEI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>The PE never generates an SError interrupt due to an External abort on a speculative read.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>The PE might generate an SError interrupt due to an External abort on a speculative read.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="SpecSEI_3"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Reserved, <span class="arm-defined-word">RES0</span>. This provides no information about whether the PE generates a speculative SError interrupt.</p>

        <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ID_MMFR4</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0010</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!IsZero(ID_MMFR4) || boolean IMPLEMENTATION_DEFINED "ID_MMFR4 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; (!IsZero(ID_MMFR4) || boolean IMPLEMENTATION_DEFINED "ID_MMFR4 trapped by HCR.TID3") &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        return ID_MMFR4;
elsif PSTATE.EL == EL2 then
    return ID_MMFR4;
elsif PSTATE.EL == EL3 then
    return ID_MMFR4;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
