// Seed: 2753259138
module module_0;
  parameter id_1 = 1 == (1'b0);
  always_ff id_2 <= -1'b0;
  assign module_1.id_18 = 0;
  assign id_1 = id_2;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input wand id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input wand id_14,
    id_23,
    input supply0 id_15,
    output tri id_16,
    input uwire id_17,
    input wire id_18,
    inout wor id_19,
    input wire id_20,
    input tri1 id_21
);
  id_24(
      .id_0(-1'b0), .id_1("")
  );
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_23,
      id_24,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
