#contributor : Aaron , generated by script from template provided by Xilinx
#name : V5_FDCE
#key:V5_FDCE
# --

FDCE #(
   .INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) U_FDCE (
   .Q(Q),      // 1-bit Data output
   .C(C),      // 1-bit Clock input
   .CE(CE),    // 1-bit Clock enable input
   .CLR(CLR),  // 1-bit Asynchronous clear input
   .D(D)       // 1-bit Data input
);

