Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: registerFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "registerFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "registerFile"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : registerFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/usuario pc/Desktop/procesador/registerFile.vhd" in Library work.
Entity <registerfile> compiled.
Entity <registerFile> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <registerFile> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <registerFile> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/usuario pc/Desktop/procesador/registerFile.vhd" line 61: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/usuario pc/Desktop/procesador/registerFile.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/usuario pc/Desktop/procesador/registerFile.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/usuario pc/Desktop/procesador/registerFile.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registros>
Entity <registerFile> analyzed. Unit <registerFile> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registros<32>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<33>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<34>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<35>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<36>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<37>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<38>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<39>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <registerFile>.
    Related source file is "C:/Users/usuario pc/Desktop/procesador/registerFile.vhd".
WARNING:Xst:1306 - Output <contRegDestino> is never assigned.
WARNING:Xst:647 - Input <regSource2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 61.
    Summary:
	inferred  32 Multiplexer(s).
Unit <registerFile> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 1
 32-bit 40-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 1
 32-bit 40-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <registerFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block registerFile, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : registerFile.ngr
Top Level Output File Name         : registerFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 144

Cell Usage :
# BELS                             : 1061
#      LUT2                        : 36
#      LUT3                        : 512
#      LUT4                        : 33
#      MUXF5                       : 256
#      MUXF6                       : 128
#      MUXF7                       : 64
#      MUXF8                       : 32
# FlipFlops/Latches                : 1024
#      LDCE                        : 1024
# Clock Buffers                    : 24
#      BUFG                        : 24
# IO Buffers                       : 107
#      IBUF                        : 43
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      845  out of   4656    18%  
 Number of Slice Flip Flops:           1024  out of   9312    10%  
 Number of 4 input LUTs:                581  out of   9312     6%  
 Number of IOs:                         144
 Number of bonded IOBs:                 107  out of    232    46%  
 Number of GCLKs:                        24  out of     24   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
registros_29_cmp_eq00001(registros_29_cmp_eq00001:O)| BUFG(*)(registros_29_0)| 32    |
registros_28_cmp_eq00001(registros_28_cmp_eq00001:O)| BUFG(*)(registros_28_0)| 32    |
registros_27_cmp_eq00001(registros_27_cmp_eq00001:O)| BUFG(*)(registros_27_0)| 32    |
registros_31_cmp_eq00001(registros_31_cmp_eq00001:O)| BUFG(*)(registros_31_0)| 32    |
registros_26_cmp_eq00001(registros_26_cmp_eq00001:O)| BUFG(*)(registros_26_0)| 32    |
registros_30_cmp_eq00001(registros_30_cmp_eq00001:O)| BUFG(*)(registros_30_0)| 32    |
registros_25_cmp_eq00001(registros_25_cmp_eq00001:O)| BUFG(*)(registros_25_0)| 32    |
registros_24_cmp_eq00001(registros_24_cmp_eq00001:O)| BUFG(*)(registros_24_0)| 32    |
registros_19_cmp_eq00001(registros_19_cmp_eq00001:O)| BUFG(*)(registros_19_0)| 32    |
registros_23_cmp_eq00001(registros_23_cmp_eq00001:O)| BUFG(*)(registros_23_0)| 32    |
registros_18_cmp_eq00001(registros_18_cmp_eq00001:O)| BUFG(*)(registros_18_0)| 32    |
registros_17_cmp_eq00001(registros_17_cmp_eq00001:O)| BUFG(*)(registros_17_0)| 32    |
registros_22_cmp_eq00001(registros_22_cmp_eq00001:O)| BUFG(*)(registros_22_0)| 32    |
registros_9_cmp_eq00001(registros_9_cmp_eq00001:O)  | BUFG(*)(registros_9_0) | 32    |
registros_16_cmp_eq00001(registros_16_cmp_eq00001:O)| BUFG(*)(registros_16_0)| 32    |
registros_21_cmp_eq00001(registros_21_cmp_eq00001:O)| BUFG(*)(registros_21_0)| 32    |
registros_8_cmp_eq00001(registros_8_cmp_eq00001:O)  | BUFG(*)(registros_8_0) | 32    |
registros_15_cmp_eq00001(registros_15_cmp_eq00001:O)| BUFG(*)(registros_15_0)| 32    |
registros_20_cmp_eq00001(registros_20_cmp_eq00001:O)| BUFG(*)(registros_20_0)| 32    |
registros_7_cmp_eq00001(registros_7_cmp_eq00001:O)  | BUFG(*)(registros_7_0) | 32    |
registros_14_cmp_eq00001(registros_14_cmp_eq00001:O)| BUFG(*)(registros_14_0)| 32    |
registros_6_cmp_eq00001(registros_6_cmp_eq00001:O)  | BUFG(*)(registros_6_0) | 32    |
registros_13_cmp_eq00001(registros_13_cmp_eq00001:O)| BUFG(*)(registros_13_0)| 32    |
registros_5_cmp_eq00001(registros_5_cmp_eq00001:O)  | BUFG(*)(registros_5_0) | 32    |
registros_12_cmp_eq0000(registros_12_cmp_eq00001:O) | NONE(*)(registros_12_0)| 32    |
registros_4_cmp_eq0000(registros_4_cmp_eq00001:O)   | NONE(*)(registros_4_0) | 32    |
registros_11_cmp_eq0000(registros_11_cmp_eq00001:O) | NONE(*)(registros_11_0)| 32    |
registros_3_cmp_eq0000(registros_3_cmp_eq00001:O)   | NONE(*)(registros_3_0) | 32    |
registros_10_cmp_eq0000(registros_10_cmp_eq00001:O) | NONE(*)(registros_10_0)| 32    |
registros_2_cmp_eq0000(registros_2_cmp_eq00001:O)   | NONE(*)(registros_2_0) | 32    |
registros_1_cmp_eq0000(registros_1_cmp_eq00001:O)   | NONE(*)(registros_1_0) | 32    |
registros_0_cmp_eq0000(registros_0_cmp_eq00001:O)   | NONE(*)(registros_0_0) | 32    |
----------------------------------------------------+------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 1024  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 5.362ns
   Maximum output required time after clock: 7.844ns
   Maximum combinational path delay: 9.286ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_29_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_29_0 (LATCH)
  Destination Clock: registros_29_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_29_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_28_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_28_0 (LATCH)
  Destination Clock: registros_28_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_28_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_27_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_27_0 (LATCH)
  Destination Clock: registros_27_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_27_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_31_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_31_0 (LATCH)
  Destination Clock: registros_31_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_31_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_26_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_26_0 (LATCH)
  Destination Clock: registros_26_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_26_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_30_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_30_0 (LATCH)
  Destination Clock: registros_30_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_30_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_25_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_25_0 (LATCH)
  Destination Clock: registros_25_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_25_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_24_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_24_0 (LATCH)
  Destination Clock: registros_24_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_24_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_19_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_19_0 (LATCH)
  Destination Clock: registros_19_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_19_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_23_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_23_0 (LATCH)
  Destination Clock: registros_23_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_23_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_18_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_18_0 (LATCH)
  Destination Clock: registros_18_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_18_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_17_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_17_0 (LATCH)
  Destination Clock: registros_17_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_17_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_22_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_22_0 (LATCH)
  Destination Clock: registros_22_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_22_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_9_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_9_0 (LATCH)
  Destination Clock: registros_9_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_9_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_16_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_16_0 (LATCH)
  Destination Clock: registros_16_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_16_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_21_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_21_0 (LATCH)
  Destination Clock: registros_21_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_21_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_8_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_8_0 (LATCH)
  Destination Clock: registros_8_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_8_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_15_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_15_0 (LATCH)
  Destination Clock: registros_15_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_15_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_20_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_20_0 (LATCH)
  Destination Clock: registros_20_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_20_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_7_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_7_0 (LATCH)
  Destination Clock: registros_7_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_7_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_14_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_14_0 (LATCH)
  Destination Clock: registros_14_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_14_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_6_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_6_0 (LATCH)
  Destination Clock: registros_6_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_6_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_13_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_13_0 (LATCH)
  Destination Clock: registros_13_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_13_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_5_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_5_0 (LATCH)
  Destination Clock: registros_5_cmp_eq00001 falling

  Data Path: regDestino<1> to registros_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_5_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_12_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_12_0 (LATCH)
  Destination Clock: registros_12_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_12_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_4_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_4_0 (LATCH)
  Destination Clock: registros_4_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_4_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_11_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_11_0 (LATCH)
  Destination Clock: registros_11_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_11_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_3_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_3_0 (LATCH)
  Destination Clock: registros_3_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_3_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_10_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_10_0 (LATCH)
  Destination Clock: registros_10_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_10_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_2_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_2_0 (LATCH)
  Destination Clock: registros_2_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_2_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_1_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_1_0 (LATCH)
  Destination Clock: registros_1_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_1_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'registros_0_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              5.362ns (Levels of Logic = 3)
  Source:            regDestino<1> (PAD)
  Destination:       registros_0_0 (LATCH)
  Destination Clock: registros_0_cmp_eq0000 falling

  Data Path: regDestino<1> to registros_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  regDestino_1_IBUF (regDestino_1_IBUF)
     LUT2:I0->O            9   0.612   0.700  registros_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.612   1.199  registros_0_not00001 (registros_0_not0000)
     LDCE:GE                   0.483          registros_0_31
    ----------------------------------------
    Total                      5.362ns (2.813ns logic, 2.549ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_0_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_0_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_0_cmp_eq0000 falling

  Data Path: registros_0_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_0_31 (registros_0_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_1024 (Mmux__varindex0000_1024)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_8_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_8_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_8_cmp_eq00001 falling

  Data Path: registros_8_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_8_31 (registros_8_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_1024 (Mmux__varindex0000_1024)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_16_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_16_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_16_cmp_eq00001 falling

  Data Path: registros_16_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_16_31 (registros_16_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_999 (Mmux__varindex0000_999)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_24_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_24_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_24_cmp_eq00001 falling

  Data Path: registros_24_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_24_31 (registros_24_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_999 (Mmux__varindex0000_999)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_1_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_1_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_1_cmp_eq0000 falling

  Data Path: registros_1_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_1_31 (registros_1_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_998 (Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_9_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_9_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_9_cmp_eq00001 falling

  Data Path: registros_9_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_9_31 (registros_9_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_998 (Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_17_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_17_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_17_cmp_eq00001 falling

  Data Path: registros_17_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_17_31 (registros_17_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_8149 (Mmux__varindex0000_8149)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_25_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_25_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_25_cmp_eq00001 falling

  Data Path: registros_25_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_25_31 (registros_25_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_8149 (Mmux__varindex0000_8149)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_2_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_2_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_2_cmp_eq0000 falling

  Data Path: registros_2_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_2_31 (registros_2_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_997 (Mmux__varindex0000_997)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_10_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_10_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_10_cmp_eq0000 falling

  Data Path: registros_10_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_10_31 (registros_10_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_997 (Mmux__varindex0000_997)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_18_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_18_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_18_cmp_eq00001 falling

  Data Path: registros_18_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_18_31 (registros_18_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_8148 (Mmux__varindex0000_8148)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_26_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_26_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_26_cmp_eq00001 falling

  Data Path: registros_26_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_26_31 (registros_26_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_8148 (Mmux__varindex0000_8148)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_3_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_3_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_3_cmp_eq0000 falling

  Data Path: registros_3_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_3_31 (registros_3_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_8147 (Mmux__varindex0000_8147)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_11_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_11_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_11_cmp_eq0000 falling

  Data Path: registros_11_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_11_31 (registros_11_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_8147 (Mmux__varindex0000_8147)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_19_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_19_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_19_cmp_eq00001 falling

  Data Path: registros_19_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_19_31 (registros_19_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_799 (Mmux__varindex0000_799)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_27_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_27_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_27_cmp_eq00001 falling

  Data Path: registros_27_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_27_31 (registros_27_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_799 (Mmux__varindex0000_799)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_4_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_4_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_4_cmp_eq0000 falling

  Data Path: registros_4_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_4_31 (registros_4_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_996 (Mmux__varindex0000_996)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_12_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_12_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_12_cmp_eq0000 falling

  Data Path: registros_12_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_12_31 (registros_12_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_996 (Mmux__varindex0000_996)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_20_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_20_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_20_cmp_eq00001 falling

  Data Path: registros_20_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_20_31 (registros_20_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_8146 (Mmux__varindex0000_8146)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_28_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_28_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_28_cmp_eq00001 falling

  Data Path: registros_28_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_28_31 (registros_28_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_8146 (Mmux__varindex0000_8146)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_5_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_5_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_5_cmp_eq00001 falling

  Data Path: registros_5_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_5_31 (registros_5_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_8145 (Mmux__varindex0000_8145)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_13_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_13_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_13_cmp_eq00001 falling

  Data Path: registros_13_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_13_31 (registros_13_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_8145 (Mmux__varindex0000_8145)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_21_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_21_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_21_cmp_eq00001 falling

  Data Path: registros_21_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_21_31 (registros_21_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_798 (Mmux__varindex0000_798)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_29_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_29_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_29_cmp_eq00001 falling

  Data Path: registros_29_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_29_31 (registros_29_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_798 (Mmux__varindex0000_798)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_6_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_6_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_6_cmp_eq00001 falling

  Data Path: registros_6_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_6_31 (registros_6_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_8144 (Mmux__varindex0000_8144)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_14_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_14_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_14_cmp_eq00001 falling

  Data Path: registros_14_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_14_31 (registros_14_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_8144 (Mmux__varindex0000_8144)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_22_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_22_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_22_cmp_eq00001 falling

  Data Path: registros_22_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_22_31 (registros_22_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_797 (Mmux__varindex0000_797)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_30_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_30_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_30_cmp_eq00001 falling

  Data Path: registros_30_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_30_31 (registros_30_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_797 (Mmux__varindex0000_797)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_7_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_7_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_7_cmp_eq00001 falling

  Data Path: registros_7_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_7_31 (registros_7_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_796 (Mmux__varindex0000_796)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_15_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_15_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_15_cmp_eq00001 falling

  Data Path: registros_15_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_15_31 (registros_15_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_796 (Mmux__varindex0000_796)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_23_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 7)
  Source:            registros_23_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_23_cmp_eq00001 falling

  Data Path: registros_23_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  registros_23_31 (registros_23_31)
     LUT3:I1->O            1   0.612   0.000  Mmux__varindex0000_624 (Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.844ns (6.612ns logic, 1.232ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'registros_31_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.805ns (Levels of Logic = 7)
  Source:            registros_31_31 (LATCH)
  Destination:       contRegSource1<31> (PAD)
  Source Clock:      registros_31_cmp_eq00001 falling

  Data Path: registros_31_31 to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  registros_31_31 (registros_31_31)
     LUT3:I2->O            1   0.612   0.000  Mmux__varindex0000_624 (Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<31>1 (contRegSource2_31_OBUF)
     OBUF:I->O                 3.169          contRegSource1_31_OBUF (contRegSource1<31>)
    ----------------------------------------
    Total                      7.805ns (6.612ns logic, 1.193ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Delay:               9.286ns (Levels of Logic = 8)
  Source:            regSource1<3> (PAD)
  Destination:       contRegSource1<31> (PAD)

  Data Path: regSource1<3> to contRegSource1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   1.106   1.351  regSource1_3_IBUF (regSource1_3_IBUF)
     LUT3:I0->O            1   0.612   0.000  Mmux__varindex0000_6 (Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.278   0.000  Mmux__varindex0000_5_f5 (Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Mmux__varindex0000_4_f6 (Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Mmux__varindex0000_3_f7 (Mmux__varindex0000_3_f7)
     MUXF8:I1->O           1   0.451   0.426  Mmux__varindex0000_2_f8 (_varindex0000<0>)
     LUT2:I1->O            2   0.612   0.380  contRegSource2<0>1 (contRegSource2_0_OBUF)
     OBUF:I->O                 3.169          contRegSource1_0_OBUF (contRegSource1<0>)
    ----------------------------------------
    Total                      9.286ns (7.130ns logic, 2.156ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 72.77 secs
 
--> 

Total memory usage is 397592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   12 (   0 filtered)

