INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:19:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.039ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_10_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.325ns (22.049%)  route 4.684ns (77.951%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2668, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X58Y155        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_10_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y155        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_10_q_reg[4]/Q
                         net (fo=17, routed)          0.669     1.431    lsq1/handshake_lsq_lsq1_core/stq_addr_10_q[4]
    SLICE_X64Y153        LUT6 (Prop_lut6_I1_O)        0.043     1.474 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_55/O
                         net (fo=1, routed)           0.000     1.474    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_55_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.720 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[27]_i_12/CO[3]
                         net (fo=8, routed)           0.892     2.611    lsq1/handshake_lsq_lsq1_core/p_11_in896_in
    SLICE_X64Y157        LUT5 (Prop_lut5_I2_O)        0.043     2.654 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_43/O
                         net (fo=1, routed)           0.000     2.654    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_43_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.900 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.900    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[27]_i_10_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.950 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.950    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]_i_11_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.000 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.000    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]_i_8_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     3.102 f  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[27]_i_9/O[0]
                         net (fo=1, routed)           0.605     3.708    lsq1/handshake_lsq_lsq1_core/TEMP_88_double_out1[16]
    SLICE_X66Y159        LUT6 (Prop_lut6_I5_O)        0.119     3.827 f  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_3/O
                         net (fo=33, routed)          0.535     4.362    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_3_n_0
    SLICE_X60Y166        LUT6 (Prop_lut6_I0_O)        0.043     4.405 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_10/O
                         net (fo=1, routed)           0.426     4.830    lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_10_n_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.873 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_4/O
                         net (fo=1, routed)           0.422     5.295    lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_4_n_0
    SLICE_X57Y173        LUT6 (Prop_lut6_I1_O)        0.043     5.338 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_2/O
                         net (fo=2, routed)           0.219     5.557    lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_2_n_0
    SLICE_X57Y173        LUT6 (Prop_lut6_I5_O)        0.043     5.600 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_1/O
                         net (fo=33, routed)          0.917     6.517    lsq1/handshake_lsq_lsq1_core/p_67_in
    SLICE_X38Y189        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2668, unset)         0.483     3.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X38Y189        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[22]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X38Y189        FDRE (Setup_fdre_C_CE)      -0.169     3.478    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[22]
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                 -3.039    




