{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621407965155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vlc_transmit EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"vlc_transmit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621407965231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621407965282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621407965282 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_800kHz:clk_800kHz_m\|altpll:altpll_component\|clk_800kHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_800kHz:clk_800kHz_m\|altpll:altpll_component\|clk_800kHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_800kHz:clk_800kHz_m\|altpll:altpll_component\|clk_800kHz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 125 0 0 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 0 degrees (0 ps) for clk_800kHz:clk_800kHz_m\|altpll:altpll_component\|clk_800kHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_800khz_altpll.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/clk_800khz_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 4880 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1621407965332 ""}  } { { "db/clk_800khz_altpll.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/clk_800khz_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 4880 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1621407965332 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a9t3:auto_generated\|ram_block1a0 " "Atom \"fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_dual_port_rom:\\gen_optimized_memory_delayed:dual_port_rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a9t3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1621407965336 "|vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9t3:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1621407965336 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621407965540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621407965768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621407965768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621407965768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621407965768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621407965768 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621407965768 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 23204 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621407965799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 23206 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621407965799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 23208 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621407965799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 23210 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621407965799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 23212 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621407965799 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621407965799 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621407965810 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621407966042 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1eg1 " "Entity dcfifo_1eg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1621407967246 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1621407967246 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1621407967246 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vlc_transmit.sdc " "Synopsys Design Constraints File file not found: 'vlc_transmit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621407967346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fre_Division:Fre_Division_m1\|CP_out " "Node: Fre_Division:Fre_Division_m1\|CP_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register add_CP:add_CP_m\|addcp_ctrl:addcp_ctrl_m\|addcp_vaild Fre_Division:Fre_Division_m1\|CP_out " "Register add_CP:add_CP_m\|addcp_ctrl:addcp_ctrl_m\|addcp_vaild is being clocked by Fre_Division:Fre_Division_m1\|CP_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1621407967376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621407967376 "|vlc_transmit|Fre_Division:Fre_Division_m1|CP_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register add_CP:add_CP_m\|addcp_ctrl:addcp_ctrl_m\|read_valid clk " "Register add_CP:add_CP_m\|addcp_ctrl:addcp_ctrl_m\|read_valid is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1621407967376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621407967376 "|vlc_transmit|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fre_Division:Fre_Division_m2\|CP_out " "Node: Fre_Division:Fre_Division_m2\|CP_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|state.IDLE Fre_Division:Fre_Division_m2\|CP_out " "Register fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|state.IDLE is being clocked by Fre_Division:Fre_Division_m2\|CP_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1621407967376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621407967376 "|vlc_transmit|Fre_Division:Fre_Division_m2|CP_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fre_Division:Fre_Division_m3\|CP_out " "Node: Fre_Division:Fre_Division_m3\|CP_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qam16:qam16_m\|RAM_ctrl:RAM_ctrl_m\|read_valid Fre_Division:Fre_Division_m3\|CP_out " "Register qam16:qam16_m\|RAM_ctrl:RAM_ctrl_m\|read_valid is being clocked by Fre_Division:Fre_Division_m3\|CP_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1621407967376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621407967376 "|vlc_transmit|Fre_Division:Fre_Division_m3|CP_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out " "Node: uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_rx:fifo_rx_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1eg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe17a\[6\] uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out " "Register fifo_rx:fifo_rx_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1eg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe17a\[6\] is being clocked by uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1621407967376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621407967376 "|vlc_transmit|uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|CP_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fre_Division:Fre_Division_m4\|CP_out " "Node: Fre_Division:Fre_Division_m4\|CP_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed Fre_Division:Fre_Division_m4\|CP_out " "Register sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by Fre_Division:Fre_Division_m4\|CP_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1621407967377 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621407967377 "|vlc_transmit|Fre_Division:Fre_Division_m4|CP_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_800kHz_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_800kHz_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967457 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1621407967457 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1621407967459 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1621407967459 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1621407967459 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1621407967459 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1621407967460 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1621407967460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_800kHz:clk_800kHz_m\|altpll:altpll_component\|clk_800kHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clk_800kHz:clk_800kHz_m\|altpll:altpll_component\|clk_800kHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""}  } { { "db/clk_800khz_altpll.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/clk_800khz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 4880 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""}  } { { "vlc_transmit.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/vlc_transmit.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 23186 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fre_Division:Fre_Division_m2\|CP_out  " "Automatically promoted node Fre_Division:Fre_Division_m2\|CP_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fre_Division:Fre_Division_m2\|CP_out~0 " "Destination node Fre_Division:Fre_Division_m2\|CP_out~0" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 6865 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[2\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[2\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17285 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[2\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[2\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17414 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[17\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[17\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17291 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[17\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[17\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17429 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[24\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[24\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17298 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[24\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[24\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17436 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[94\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[94\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17368 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[94\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[94\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17506 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968030 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968030 ""}  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 0 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fre_Division:Fre_Division_m2\|CP_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 414 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fre_Division:Fre_Division_m4\|CP_out  " "Automatically promoted node Fre_Division:Fre_Division_m4\|CP_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fre_Division:Fre_Division_m4\|CP_out~0 " "Destination node Fre_Division:Fre_Division_m4\|CP_out~0" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 6877 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 0 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fre_Division:Fre_Division_m4\|CP_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 416 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 14858 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fre_Division:Fre_Division_m1\|CP_out  " "Automatically promoted node Fre_Division:Fre_Division_m1\|CP_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fre_Division:Fre_Division_m1\|CP_out~0 " "Destination node Fre_Division:Fre_Division_m1\|CP_out~0" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 6859 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[1\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17286 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[1\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17413 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[5\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[5\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17282 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[5\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[5\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17417 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 0 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fre_Division:Fre_Division_m1\|CP_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 415 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out  " "Automatically promoted node uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out~0 " "Destination node uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out~0" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 7025 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[97\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[97\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17371 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[97\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[97\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17509 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[128\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[128\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17402 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[128\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[128\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17540 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 0 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx:uart_rx_m\|Fre_Division:Fre_Division_m\|CP_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 412 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fre_Division:Fre_Division_m3\|CP_out  " "Automatically promoted node Fre_Division:Fre_Division_m3\|CP_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fre_Division:Fre_Division_m3\|CP_out~0 " "Destination node Fre_Division:Fre_Division_m3\|CP_out~0" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 6871 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[3\] " "Destination node sld_signaltap:vlc_transmit\|acq_trigger_in_reg\[3\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17284 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|acq_data_in_reg\[3\] " "Destination node sld_signaltap:vlc_transmit\|acq_data_in_reg\[3\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17415 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968031 ""}  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 6 0 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fre_Division:Fre_Division_m3\|CP_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 413 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_reset:new_reset_m\|reset_n  " "Automatically promoted node new_reset:new_reset_m\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[0\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[0\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1290 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[1\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[1\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1289 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[2\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[2\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1288 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[3\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[3\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1287 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[4\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[4\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1286 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[5\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[5\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1285 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[6\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[6\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1284 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[7\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[7\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1283 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[8\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[8\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1282 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[9\] " "Destination node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\|dataout\[9\]" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 1281 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621407968032 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968032 ""}  } { { "new_reset.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/new_reset.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 4908 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 19057 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:vlc_transmit\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 15695 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968033 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 17250 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "new_reset:new_reset_m\|clk_reset  " "Automatically promoted node new_reset:new_reset_m\|clk_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "new_reset:new_reset_m\|clk_reset~0 " "Destination node new_reset:new_reset_m\|clk_reset~0" {  } { { "new_reset.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/new_reset.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 7218 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621407968033 ""}  } { { "new_reset.v" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/new_reset.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 4907 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altshift_taps:\\gen_reg_delay:del_reg_array\[3\]\[0\]_rtl_0\|shift_taps_t5n:auto_generated\|dffe4  " "Automatically promoted node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altshift_taps:\\gen_reg_delay:del_reg_array\[3\]\[0\]_rtl_0\|shift_taps_t5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""}  } { { "db/shift_taps_t5n.tdf" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/shift_taps_t5n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 6809 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|altshift_taps:out_valid_d_rtl_0\|shift_taps_u5n:auto_generated\|dffe6  " "Automatically promoted node fft_ip:fft_ip_m\|fft_ip_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|altshift_taps:out_valid_d_rtl_0\|shift_taps_u5n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621407968033 ""}  } { { "db/shift_taps_u5n.tdf" "" { Text "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/shift_taps_u5n.tdf" 43 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 0 { 0 ""} 0 6744 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621407968033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621407969138 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621407969152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621407969153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621407969169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621407969195 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621407969220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621407969410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1621407969424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621407969424 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621407969779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621407969803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621407970970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621407972036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621407972102 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621407973318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621407973318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621407974508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1621407976608 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621407976608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621407976911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1621407976913 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1621407976913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621407976913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621407977147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621407977263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621407977792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621407977843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621407978572 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621407979872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/output_files/vlc_transmit.fit.smsg " "Generated suppressed messages file C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/output_files/vlc_transmit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621407981109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5895 " "Peak virtual memory: 5895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621407982826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 15:06:22 2021 " "Processing ended: Wed May 19 15:06:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621407982826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621407982826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621407982826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621407982826 ""}
