{"vcs1":{"timestamp_begin":1731565289.321198859, "rt":2.14, "ut":0.77, "st":0.23}}
{"vcselab":{"timestamp_begin":1731565291.526908603, "rt":3.02, "ut":0.31, "st":0.14}}
{"link":{"timestamp_begin":1731565294.613980182, "rt":0.41, "ut":0.17, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731565288.759251568}
{"VCS_COMP_START_TIME": 1731565288.759251568}
{"VCS_COMP_END_TIME": 1731565296.847204482}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332404}}
{"stitch_vcselab": {"peak_mem": 231544}}
