<div id="pfdc" class="pf w0 h0" data-page-no="dc"><div class="pc pcdc w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgdc.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The PMPROT register can be written only once after any system reset.</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">If the MCU is configured for a disallowed or reserved power mode, the MCU remains in</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">its current power mode. For example, if the MCU is in normal RUN mode and AVLP is</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">0, an attempt to enter VLPR mode using PMCTRL[RUNM] is blocked and the RUNM</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">bits remain 00b, indicating the MCU is still in Normal Run mode.</div><div class="t m0 x10e h8 y107a ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y674 ff3 fs5 fc0 sc0 ls0 ws0">This register is reset on Chip Reset not VLLS and by reset</div><div class="t m0 x3e hf y675 ff3 fs5 fc0 sc0 ls0 ws0">types that trigger Chip Reset not VLLS. It is unaffected by reset</div><div class="t m0 x3e hf y676 ff3 fs5 fc0 sc0 ls0 ws0">types that do not trigger Chip Reset not VLLS. See the Reset</div><div class="t m0 x3e hf y677 ff3 fs5 fc0 sc0 ls0 ws0">section details for more information.</div><div class="t m0 x9 h7 y1378 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_E000h base + 0h offset = 4007_E000h</div><div class="t m0 x81 h1d y1379 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y137a ff2 fs4 fc0 sc0 ls0 ws285">Read 0<span class="_ _132"> </span><span class="ws286 ve">AVLP </span><span class="ls1c2">0</span><span class="ws287 ve">ALLS </span><span class="ls1c3">0</span><span class="ws288 ve">AVLLS </span>0</div><div class="t m0 x8b h7 y137b ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y137c ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v0">00000000<span class="_ _19a"></span></span></div><div class="t m0 x1c h9 y137d ff1 fs2 fc0 sc0 ls0 ws0">SMC_PMPROT field descriptions</div><div class="t m0 x12c h10 y137e ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y137f ff2 fs4 fc0 sc0 ls0">7â€“6</div><div class="t m0 x91 h7 y1380 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y137f ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1380 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1381 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x3a h7 y1382 ff2 fs4 fc0 sc0 ls0">AVLP</div><div class="t m0 x83 h7 y1381 ff2 fs4 fc0 sc0 ls0 ws0">Allow Very-Low-Power Modes</div><div class="t m0 x83 h7 y1383 ff2 fs4 fc0 sc0 ls0 ws0">Provided the appropriate control bits are set up in PMCTRL, this write-once bit allows the MCU to enter</div><div class="t m0 x83 h7 y1384 ff2 fs4 fc0 sc0 ls0 ws0">any very-low-power modes: VLPR, VLPW, and VLPS.</div><div class="t m0 x83 h7 y1385 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>VLPR, VLPW and VLPS are not allowed</div><div class="t m0 x83 h7 yaa1 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>VLPR, VLPW and VLPS are allowed</div><div class="t m0 x97 h7 y1386 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y1387 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1386 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1387 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1388 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 yaa5 ff2 fs4 fc0 sc0 ls0">ALLS</div><div class="t m0 x83 h7 y1388 ff2 fs4 fc0 sc0 ls0 ws0">Allow Low-Leakage Stop Mode</div><div class="t m0 x83 h7 y1389 ff2 fs4 fc0 sc0 ls0 ws0">This write once bit allows the MCU to enter any low-leakage stop mode (LLS), provided the appropriate</div><div class="t m0 x83 h7 y10a8 ff2 fs4 fc0 sc0 ls0 ws0">control bits are set up in PMCTRL.</div><div class="t m0 x83 h7 y10aa ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LLS is not allowed</div><div class="t m0 x83 h7 y138a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LLS is allowed</div><div class="t m0 x97 h7 y138b ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x91 h7 y138c ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y138b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y138c ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y138d ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x117 h7 y138e ff2 fs4 fc0 sc0 ls0">AVLLS</div><div class="t m0 x83 h7 y138d ff2 fs4 fc0 sc0 ls0 ws0">Allow Very-Low-Leakage Stop Mode</div><div class="t m0 x83 h7 y138f ff2 fs4 fc0 sc0 ls0 ws0">Provided the appropriate control bits are set up in PMCTRL, this write once bit allows the MCU to enter</div><div class="t m0 x83 h7 y1390 ff2 fs4 fc0 sc0 ls0 ws0">any very-low-leakage stop mode (VLLSx).</div><div class="t m0 x83 h7 y1391 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Any VLLSx mode is not allowed</div><div class="t m0 x83 h7 y1392 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Any VLLSx mode is allowed</div><div class="t m0 x97 h7 y1393 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x91 h7 y1394 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1393 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1394 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">220<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,418.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:163.498000px;bottom:492.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,392.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:238.493000px;bottom:487.800000px;width:23.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,310.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:303.498000px;bottom:492.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,284.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:350.993000px;bottom:487.800000px;width:22.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,202.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.498000px;bottom:492.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,176.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:459.992000px;bottom:487.800000px;width:28.016000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdc" data-dest-detail='[220,"XYZ",null,94.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:527.498000px;bottom:492.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
