# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FullAdder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {FullAdder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:41 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." FullAdder.vo 
# -- Compiling module FullAdder
# -- Compiling module hard_block
# 
# Top level modules:
# 	FullAdder
# End time: 15:30:42 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:42 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:30:43 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:30:43 on Nov 05,2020
# Loading work.testbench
# ** Error: (vsim-3033) C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10/testbench.v(9): Instantiation of 'FullAdder2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10/testbench.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10/simulation/modelsim/gate_work
#             C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week10/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FullAdder_run_msim_gate_verilog.do PAUSED at line 12
