{
    "status": false,
    "feature": "IO",
    "messages": [
    "Preparing Python file: config.py",
    "Validate netlist instances",
    "Merge properties into instances",
    "  Assign Property:IOSTANDARD value:LVCMOS_18_HP to \"$ibuf$top.$ibuf_clk0\"",
    "  Assign Property:PACKAGE_PIN value:HR_1_CC_38_19P to \"$ibuf$top.$ibuf_clk0\"",
    "  Assign Property:IOSTANDARD value:LVCMOS_18_HP to \"$clkbuf$top.$ibuf_clk0\"",
    "  Assign Property:PACKAGE_PIN value:HR_1_CC_38_19P to \"$clkbuf$top.$ibuf_clk0\"",
    "  Assign Property:IOSTANDARD value:LVCMOS_18_HR to \"$ibuf$top.$ibuf_din\"",
    "  Assign Property:PACKAGE_PIN value:HR_1_4_2P to \"$ibuf$top.$ibuf_din\"",
    "  Assign Property:IOSTANDARD value:LVCMOS_18_HR to \"i_delay\"",
    "  Assign Property:PACKAGE_PIN value:HR_1_4_2P to \"i_delay\"",
    "  Assign Property:IOSTANDARD value:LVCMOS_18_HR to \"$obuf$top.$obuf_dout\"",
    "  Assign Property:PACKAGE_PIN value:HR_1_6_3P to \"$obuf$top.$obuf_dout\"",
    "  Assign Property:IOSTANDARD value:LVCMOS_18_HR to \"o_delay\"",
    "  Assign Property:PACKAGE_PIN value:HR_1_6_3P to \"o_delay\"",
    "Re-location instances",
    "  Overwrite Instance-Object:location value:$ibuf$top.$ibuf_clk0 to \"HR_1_CC_38_19P\" (value existing: HR_1_CC_18_9P)",
    "  Overwrite Instance:location value:$ibuf$top.$ibuf_clk0 to \"HR_1_CC_38_19P\" (value existing: HR_1_CC_18_9P)",
    "  Overwrite Instance-Object:location value:$clkbuf$top.$ibuf_clk0 to \"HR_1_CC_38_19P\" (value existing: HR_1_CC_18_9P)",
    "  Overwrite Instance:location value:$clkbuf$top.$ibuf_clk0 to \"HR_1_CC_38_19P\" (value existing: HR_1_CC_18_9P)",
    "  Overwrite Instance-Object:location value:$ibuf$top.$ibuf_din to \"HR_1_4_2P\" (value existing: HP_1_20_10P)",
    "  Overwrite Instance:location value:$ibuf$top.$ibuf_din to \"HR_1_4_2P\" (value existing: HP_1_20_10P)",
    "  Overwrite Instance-Object:location value:i_delay to \"HR_1_4_2P\" (value existing: HP_1_20_10P)",
    "  Overwrite Instance:location value:i_delay to \"HR_1_4_2P\" (value existing: HP_1_20_10P)",
    "  Overwrite Instance-Object:location value:$obuf$top.$obuf_dout to \"HR_1_6_3P\" (value existing: HP_2_20_10P)",
    "  Overwrite Instance:location value:$obuf$top.$obuf_dout to \"HR_1_6_3P\" (value existing: HP_2_20_10P)",
    "  Overwrite Instance-Object:location value:o_delay to \"HR_1_6_3P\" (value existing: HP_2_20_10P)",
    "  Overwrite Instance:location value:o_delay to \"HR_1_6_3P\" (value existing: HP_2_20_10P)",
    "Validate instances using '__primary_validation__' rule",
    "  Error: Skip module:I_BUF name:$ibuf$top.$ibuf_enable location(s):\"\" because it failed in __pin_is_valid__ validation",
    "Validate error from netlist",
    "Assign instance-without-location",
    "  Instance: boot_clock",
    "    Object: BOOT_CLOCK#0",
    "      Assign location for child from instance-without-location",
    "  Instance: $clkbuf$top.clk0_div",
    "    Object: FABRIC_CLKBUF#0",
    "      Assign location for child from instance-without-location",
    "Prepare routing resource info for fast clock",
    "Prepare routing resource info for core clock",
    "Solve routing",
    "  Feature: Fast Clock: module CLK_BUF $clkbuf$top.$ibuf_clk0 port O (location: HR_1_CC_38_19P) -> module I_DELAY i_delay (location: HR_1_4_2P)",
    "    Status: True",
    "      TCL Block: u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
    "        cfg_rx_fclkio_sel_A_0: 1",
    "        cfg_rxclk_phase_sel_A_0: 1",
    "        cfg_vco_clk_sel_A_0: 0",
    "  Feature: Fast Clock: module CLK_BUF clk_buf port O (location: HP_1_CC_18_9P) -> module O_DELAY o_delay (location: HR_1_6_3P)",
    "    Status: False",
    "    Msg: Fail to find any paths first round",
    "  Feature: Fast Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> module I_SERDES i_serdes (location: HR_2_0_0P)",
    "    Status: True",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
    "        pll_DACEN: DACEN_0",
    "        pll_DSKEWCALBYP: DSKEWCALBYP_0",
    "        pll_DSKEWCALCNT: 2",
    "        pll_DSKEWCALEN: DSKEWCALEN_0",
    "        pll_DSKEWCALIN: 0",
    "        pll_DSKEWFASTCAL: DSKEWFASTCAL_0",
    "        pll_DSMEN: DSMEN_0",
    "        pll_FBDIV: 16",
    "        pll_FRAC: 0",
    "        pll_PLLEN: 0",
    "        pll_POSTDIV1: 2",
    "        pll_POSTDIV2: 2",
    "        pll_REFDIV: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_pll_refmux_0",
    "        cfg_pllref_hp_bank_rx_io_sel: 0",
    "        cfg_pllref_hp_rx_io_sel: 0",
    "        cfg_pllref_hv_bank_rx_io_sel: 0",
    "        cfg_pllref_hv_rx_io_sel: 0",
    "        cfg_pllref_use_div: 0",
    "        cfg_pllref_use_hv: 0",
    "        cfg_pllref_use_rosc: 0",
    "      TCL Block: u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
    "        cfg_rx_fclkio_sel_A_1: 0",
    "        cfg_rxclk_phase_sel_A_1: 0",
    "        cfg_vco_clk_sel_A_1: 1",
    "  Feature: Fast Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> module I_DDR i_ddr (location: HP_1_4_2P)",
    "    Status: True",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
    "        pll_DACEN: DACEN_0",
    "        pll_DSKEWCALBYP: DSKEWCALBYP_0",
    "        pll_DSKEWCALCNT: 2",
    "        pll_DSKEWCALEN: DSKEWCALEN_0",
    "        pll_DSKEWCALIN: 0",
    "        pll_DSKEWFASTCAL: DSKEWFASTCAL_0",
    "        pll_DSMEN: DSMEN_0",
    "        pll_FBDIV: 16",
    "        pll_FRAC: 0",
    "        pll_PLLEN: 0",
    "        pll_POSTDIV1: 2",
    "        pll_POSTDIV2: 2",
    "        pll_REFDIV: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_fclk_mux_all",
    "        cfg_rx_fclkio_sel_A_0: 0",
    "        cfg_rxclk_phase_sel_A_0: 0",
    "        cfg_vco_clk_sel_A_0: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_pll_refmux_0",
    "        cfg_pllref_hp_bank_rx_io_sel: 0",
    "        cfg_pllref_hp_rx_io_sel: 0",
    "        cfg_pllref_hv_bank_rx_io_sel: 0",
    "        cfg_pllref_hv_rx_io_sel: 0",
    "        cfg_pllref_use_div: 0",
    "        cfg_pllref_use_hv: 0",
    "        cfg_pllref_use_rosc: 0",
    "  Feature: Fast Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> module O_SERDES o_serdes (location: HR_2_2_1P)",
    "    Status: True",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
    "        pll_DACEN: DACEN_0",
    "        pll_DSKEWCALBYP: DSKEWCALBYP_0",
    "        pll_DSKEWCALCNT: 2",
    "        pll_DSKEWCALEN: DSKEWCALEN_0",
    "        pll_DSKEWCALIN: 0",
    "        pll_DSKEWFASTCAL: DSKEWFASTCAL_0",
    "        pll_DSMEN: DSMEN_0",
    "        pll_FBDIV: 16",
    "        pll_FRAC: 0",
    "        pll_PLLEN: 0",
    "        pll_POSTDIV1: 2",
    "        pll_POSTDIV2: 2",
    "        pll_REFDIV: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_pll_refmux_0",
    "        cfg_pllref_hp_bank_rx_io_sel: 0",
    "        cfg_pllref_hp_rx_io_sel: 0",
    "        cfg_pllref_hv_bank_rx_io_sel: 0",
    "        cfg_pllref_hv_rx_io_sel: 0",
    "        cfg_pllref_use_div: 0",
    "        cfg_pllref_use_hv: 0",
    "        cfg_pllref_use_rosc: 0",
    "      TCL Block: u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
    "        cfg_rx_fclkio_sel_A_1: 0",
    "        cfg_rxclk_phase_sel_A_1: 0",
    "        cfg_vco_clk_sel_A_1: 1",
    "  Feature: Fast Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> module O_SERDES_CLK o_serdes_clk (location: HR_2_4_2P)",
    "    Status: True",
    "      TCL Block: HR_2_4_2P",
    "        TX_CLOCK_IO: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
    "        pll_DACEN: DACEN_0",
    "        pll_DSKEWCALBYP: DSKEWCALBYP_0",
    "        pll_DSKEWCALCNT: 2",
    "        pll_DSKEWCALEN: DSKEWCALEN_0",
    "        pll_DSKEWCALIN: 0",
    "        pll_DSKEWFASTCAL: DSKEWFASTCAL_0",
    "        pll_DSMEN: DSMEN_0",
    "        pll_FBDIV: 16",
    "        pll_FRAC: 0",
    "        pll_PLLEN: 0",
    "        pll_POSTDIV1: 2",
    "        pll_POSTDIV2: 2",
    "        pll_REFDIV: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_pll_refmux_0",
    "        cfg_pllref_hp_bank_rx_io_sel: 0",
    "        cfg_pllref_hp_rx_io_sel: 0",
    "        cfg_pllref_hv_bank_rx_io_sel: 0",
    "        cfg_pllref_hv_rx_io_sel: 0",
    "        cfg_pllref_use_div: 0",
    "        cfg_pllref_use_hv: 0",
    "        cfg_pllref_use_rosc: 0",
    "      TCL Block: u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
    "        cfg_rx_fclkio_sel_A_1: 0",
    "        cfg_rxclk_phase_sel_A_1: 0",
    "        cfg_vco_clk_sel_A_1: 1",
    "  Feature: Core Clock: module CLK_BUF $clkbuf$top.$ibuf_clk0 port O (location: HR_1_CC_38_19P) -> core clock slot[0]",
    "    Status: True",
    "      TCL Block: HR_1_CC_38_19P",
    "        RX_CLOCK_IO: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_0",
    "        ROOT_MUX_SEL: 9",
    "      TCL Block: u_GBOX_HV_40X2_VL.u_gbox_root_bank_clkmux_0",
    "        CORE_CLK_ROOT_SEL_B: 18",
    "  Feature: Core Clock: module CLK_BUF clk_buf port O (location: HP_1_CC_18_9P) -> core clock slot[1]",
    "    Status: True",
    "      TCL Block: HP_1_CC_18_9P",
    "        RX_CLOCK_IO: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_1",
    "        ROOT_MUX_SEL: 0",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_root_bank_clkmux_0",
    "        CORE_CLK_ROOT_SEL_A: 18",
    "  Feature: Core Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> core clock slot[2]",
    "    Status: True",
    "    Msg: 'Core Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> core clock slot[2]' had conflict to set config mux hp_40x2.pll_refmux[1]->cfg_pllref_use_div to value 0, had been set with value 1 by 'Core Clock: module PLL pll_osc port CLK_OUT (location: BOOT_CLOCK#0) -> core clock slot[5]'",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
    "        pll_DACEN: DACEN_0",
    "        pll_DSKEWCALBYP: DSKEWCALBYP_0",
    "        pll_DSKEWCALCNT: 2",
    "        pll_DSKEWCALEN: DSKEWCALEN_0",
    "        pll_DSKEWCALIN: 0",
    "        pll_DSKEWFASTCAL: DSKEWFASTCAL_0",
    "        pll_DSMEN: DSMEN_0",
    "        pll_FBDIV: 16",
    "        pll_FRAC: 0",
    "        pll_PLLEN: 0",
    "        pll_POSTDIV1: 2",
    "        pll_POSTDIV2: 2",
    "        pll_REFDIV: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_2",
    "        ROOT_MUX_SEL: 32",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_pll_refmux_0",
    "        cfg_pllref_hp_bank_rx_io_sel: 0",
    "        cfg_pllref_hp_rx_io_sel: 0",
    "        cfg_pllref_hv_bank_rx_io_sel: 0",
    "        cfg_pllref_hv_rx_io_sel: 0",
    "        cfg_pllref_use_div: 0",
    "        cfg_pllref_use_hv: 0",
    "        cfg_pllref_use_rosc: 0",
    "  Feature: Core Clock: module CLK_BUF $clkbuf$top.$ibuf_clk2 port O (location: HR_5_CC_38_19P) -> core clock slot[3]",
    "    Status: True",
    "      TCL Block: HR_5_CC_38_19P",
    "        RX_CLOCK_IO: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_3",
    "        ROOT_MUX_SEL: 19",
    "      TCL Block: u_GBOX_HV_40X2_VR.u_gbox_root_bank_clkmux_1",
    "        CORE_CLK_ROOT_SEL_B: 18",
    "  Feature: Core Clock: module I_SERDES i_serdes port CLK_OUT (location: HR_2_0_0P) -> core clock slot[4]",
    "    Status: True",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_4",
    "        ROOT_MUX_SEL: 14",
    "      TCL Block: u_GBOX_HV_40X2_VL.u_gbox_root_bank_clkmux_1",
    "        CDR_CLK_ROOT_SEL_A: 0",
    "  Feature: Core Clock: module PLL pll_osc port CLK_OUT (location: BOOT_CLOCK#0) -> core clock slot[5]",
    "    Status: True",
    "    Msg: 'Core Clock: module PLL pll_osc port CLK_OUT (location: BOOT_CLOCK#0) -> core clock slot[5]' had conflict to set config mux hp_40x2.pll_refmux[0]->cfg_pllref_use_div to value 1, had been set with value 0 by 'Fast Clock: module PLL pll port CLK_OUT (location: HP_1_CC_18_9P) -> module I_SERDES i_serdes (location: HR_2_0_0P)'",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_1",
    "        pll_DACEN: DACEN_0",
    "        pll_DSKEWCALBYP: DSKEWCALBYP_0",
    "        pll_DSKEWCALCNT: 2",
    "        pll_DSKEWCALEN: DSKEWCALEN_0",
    "        pll_DSKEWCALIN: 0",
    "        pll_DSKEWFASTCAL: DSKEWFASTCAL_0",
    "        pll_DSMEN: DSMEN_0",
    "        pll_FBDIV: 16",
    "        pll_FRAC: 0",
    "        pll_PLLEN: 0",
    "        pll_POSTDIV1: 2",
    "        pll_POSTDIV2: 2",
    "        pll_REFDIV: 1",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_5",
    "        ROOT_MUX_SEL: 36",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_pll_refmux_1",
    "        cfg_pllref_hp_bank_rx_io_sel: 0",
    "        cfg_pllref_hp_rx_io_sel: 0",
    "        cfg_pllref_hv_bank_rx_io_sel: 0",
    "        cfg_pllref_hv_rx_io_sel: 0",
    "        cfg_pllref_use_div: 1",
    "        cfg_pllref_use_hv: 0",
    "        cfg_pllref_use_rosc: 1",
    "  Feature: Core Clock: module FCLK_BUF $clkbuf$top.clk0_div port O (location: FABRIC_CLKBUF#0) -> core clock slot[6]",
    "    Status: True",
    "      TCL Block: u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_6",
    "        ROOT_MUX_SEL: 44",
    "Set configuration attributes",
    "  Module: I_BUF ($ibuf$top.$ibuf_clk0)",
    "    Object: clk0",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Match",
    "  Module: CLK_BUF ($clkbuf$top.$ibuf_clk0)",
    "    Object: clk0",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "  Module: I_BUF ($ibuf$top.$ibuf_clk1)",
    "    Object: clk1",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: CLK_BUF (clk_buf)",
    "    Object: clk1",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "  Module: PLL (pll)",
    "    Object: clk1",
    "      Parameter",
    "      Property",
    "  Module: I_BUF ($ibuf$top.$ibuf_clk2)",
    "    Object: clk2",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: CLK_BUF ($clkbuf$top.$ibuf_clk2)",
    "    Object: clk2",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "  Module: I_BUF ($ibuf$top.$ibuf_din)",
    "    Object: din",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Match",
    "  Module: I_DELAY (i_delay)",
    "    Object: din",
    "      Parameter",
    "        Rule I_DELAY",
    "          Match",
    "        Rule I_DELAY.DUMMY",
    "      Property",
    "  Module: I_BUF ($ibuf$top.$ibuf_din_clk2)",
    "    Object: din_clk2",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_BUF ($ibuf$top.$ibuf_din_serdes)",
    "    Object: din_serdes",
    "      Parameter",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_SERDES (i_serdes)",
    "    Object: din_serdes",
    "      Parameter",
    "        Rule I_SERDES.BYPASS",
    "          Match",
    "            Defined function: parse_serdes_width",
    "        Rule I_SERDES.DDR_MODE",
    "          Match",
    "        Rule I_SERDES.DPA_MODE",
    "          Match",
    "      Property",
    "  Module: I_BUF ($ibuf$top.$ibuf_din_serdes_clk_out)",
    "    Object: din_serdes_clk_out",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_BUF ($ibuf$top.$ibuf_reset)",
    "    Object: reset",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_clk_out)",
    "    Object: clk_out",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_SERDES_CLK (o_serdes_clk)",
    "    Object: clk_out",
    "      Parameter",
    "        Rule O_SERDES_CLK.CLK_PHASE",
    "          Match",
    "            Defined function: parse_o_serdes_clk_phase_parameter",
    "        Rule O_SERDES_CLK.DDR_MODE",
    "          Match",
    "      Property",
    "  Module: O_BUFT ($obuf$top.$obuf_delay_tap)",
    "    Object: delay_tap[0]",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_delay_tap_1)",
    "    Object: delay_tap[1]",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_delay_tap_2)",
    "    Object: delay_tap[2]",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_delay_tap_3)",
    "    Object: delay_tap[3]",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_delay_tap_4)",
    "    Object: delay_tap[4]",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_delay_tap_5)",
    "    Object: delay_tap[5]",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_dout)",
    "    Object: dout",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Match",
    "  Module: O_DELAY (o_delay)",
    "    Object: dout",
    "      Parameter",
    "        Rule O_DELAY",
    "          Match",
    "      Property",
    "  Module: O_BUFT ($obuf$top.$obuf_dout_clk2)",
    "    Object: dout_clk2",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUFT ($obuf$top.$obuf_dout_serdes)",
    "    Object: dout_serdes",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: O_SERDES (o_serdes)",
    "    Object: dout_serdes",
    "      Parameter",
    "        Rule O_SERDES.BYPASS",
    "          Match",
    "            Defined function: parse_serdes_width",
    "        Rule O_SERDES.DDR_MODE",
    "          Match",
    "      Property",
    "  Module: O_BUFT ($obuf$top.$obuf_dout_serdes_clk_out)",
    "    Object: dout_serdes_clk_out",
    "      Parameter",
    "      Property",
    "        Rule O_BUFT.IOSTANDARD",
    "          Mismatch",
    "  Module: BOOT_CLOCK (boot_clock)",
    "    Object: BOOT_CLOCK#0",
    "      Parameter",
    "      Property",
    "  Module: PLL (pll_osc)",
    "    Object: BOOT_CLOCK#0",
    "      Parameter",
    "      Property",
    "  Module: I_BUF_DS (i_buf_ds)",
    "    Object: din_n",
    "      Parameter",
    "        Rule I_BUF_DS.DIFFERENTIAL_TERMINATION",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "    Object: din_p",
    "      Parameter",
    "        Rule I_BUF_DS.DIFFERENTIAL_TERMINATION",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr)",
    "    Object: din_n",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "    Object: din_p",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: O_BUF_DS (o_buf_ds)",
    "    Object: dout_n",
    "      Parameter",
    "      Property",
    "        Rule O_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "    Object: dout_p",
    "      Parameter",
    "      Property",
    "        Rule O_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "  Module: O_DDR (o_ddr)",
    "    Object: dout_n",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "    Object: dout_p",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "  Module: O_BUF_DS (o_buf_ds_osc)",
    "    Object: dout_osc_n",
    "      Parameter",
    "      Property",
    "        Rule O_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "    Object: dout_osc_p",
    "      Parameter",
    "      Property",
    "        Rule O_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "  Module: O_DDR (o_ddr_osc)",
    "    Object: dout_osc_n",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "    Object: dout_osc_p",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "  Module: FCLK_BUF ($clkbuf$top.clk0_div)",
    "    Object: FABRIC_CLKBUF#0",
    "      Parameter",
    "      Property",
    "Info:    Model bitstream generation: model_config.ppdb.json",
    "Warning:   Skip $ibuf$top.$ibuf_clk0 [I_BUF] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_clk1 [I_BUF] because the config attribute is empty",
    "Warning:   Skip pll [PLL] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_clk2 [I_BUF] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_din [I_BUF] because the config attribute is empty",
    "Warning:   Skip i_delay [I_DELAY] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_din_clk2 [I_BUF] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_din_serdes [I_BUF] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_din_serdes_clk_out [I_BUF] because the config attribute is empty",
    "Warning:   Skip $ibuf$top.$ibuf_enable [I_BUF] because the location is not set",
    "Warning:   Skip $ibuf$top.$ibuf_enable [I_BUF] because the location is not set",
    "Warning:   Skip $ibuf$top.$ibuf_reset [I_BUF] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_clk_out [O_BUFT] because the config attribute is empty",
    "Warning:   Skip o_serdes_clk [O_SERDES_CLK] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_delay_tap [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_delay_tap_1 [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_delay_tap_2 [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_delay_tap_3 [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_delay_tap_4 [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_delay_tap_5 [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_dout [O_BUFT] because the config attribute is empty",
    "Warning:   Skip o_delay [O_DELAY] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_dout_clk2 [O_BUFT] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_dout_serdes [O_BUFT] because the config attribute is empty",
    "Warning:   Skip o_serdes [O_SERDES] because the config attribute is empty",
    "Warning:   Skip $obuf$top.$obuf_dout_serdes_clk_out [O_BUFT] because the config attribute is empty",
    "Warning:   Skip boot_clock [BOOT_CLOCK] because the config attribute is empty",
    "Warning:   Skip boot_clock [BOOT_CLOCK] because the config attribute is empty",
    "Warning:   Skip pll_osc [PLL] because the config attribute is empty",
    "Warning:   Skip i_buf_ds [I_BUF_DS] because the config attribute is empty",
    "Warning:   Skip i_ddr [I_DDR] because the config attribute is empty",
    "Warning:   Skip o_buf_ds [O_BUF_DS] because the config attribute is empty",
    "Warning:   Skip o_ddr [O_DDR] because the config attribute is empty",
    "Warning:   Skip o_buf_ds_osc [O_BUF_DS] because the config attribute is empty",
    "Warning:   Skip o_ddr_osc [O_DDR] because the config attribute is empty",
    "Warning:   Skip $clkbuf$top.clk0_div [FCLK_BUF] because the config attribute is empty",
    "Warning:   Generated IO bitstream is invalid"
  ],
  "instances": [
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk0",
      "location_object": "clk0",
      "location": "HR_1_CC_38_19P",
      "linked_object": "clk0",
      "linked_objects": {
        "clk0": {
          "location": "HR_1_CC_38_19P",
          "properties": {
            "IOSTANDARD": "LVCMOS_18_HP",
            "PACKAGE_PIN": "HR_1_CC_38_19P"
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==LVCMOS_18_HP"
            }
          ]
        }
      },
      "connectivity": {
        "I": "clk0",
        "O": "$ibuf_clk0"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "$clkbuf$top.$ibuf_clk0",
      "location_object": "clk0",
      "location": "HR_1_CC_38_19P",
      "linked_object": "clk0",
      "linked_objects": {
        "clk0": {
          "location": "HR_1_CC_38_19P",
          "properties": {
            "IOSTANDARD": "LVCMOS_18_HP",
            "PACKAGE_PIN": "HR_1_CC_38_19P",
            "ROUTE_TO_FABRIC_CLK": "0"
          },
          "config_attributes": [
            {
              "CLK_BUF": "GBOX_TOP_SRC==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$ibuf_clk0",
        "O": "$clk_buf_$ibuf_clk0"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "0"
      },
      "flags": [
        "CLK_BUF"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
        "O": [
          "i_delay"
        ]
      },
      "route_clock_result": {
        "O": [
          "Pass: "
        ]
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__clock_pin_is_valid__",
      "config_attributes": [
        {
          "__location__": "u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
          "cfg_rx_fclkio_sel_A_0": "1",
          "cfg_rxclk_phase_sel_A_0": "1",
          "cfg_vco_clk_sel_A_0": "0"
        },
        {
          "RX_CLOCK_IO": "1",
          "__location__": "HR_1_CC_38_19P"
        },
        {
          "ROOT_MUX_SEL": "9",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_0"
        },
        {
          "CORE_CLK_ROOT_SEL_B": "18",
          "__location__": "u_GBOX_HV_40X2_VL.u_gbox_root_bank_clkmux_0"
        }
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk1",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "clk1",
        "O": "$ibuf_clk1"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "clk_buf",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "1"
          },
          "config_attributes": [
            {
              "CLK_BUF": "GBOX_TOP_SRC==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$ibuf_clk1",
        "O": "clk1_buf"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "1"
      },
      "flags": [
        "CLK_BUF"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
        "PLL"
      ],
      "route_clock_to": {
        "O": [
          "o_delay"
        ]
      },
      "route_clock_result": {
        "O": [
          "Error: Fail to find any paths first round"
        ]
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__clock_pin_is_valid__",
      "config_attributes": [
        {
          "RX_CLOCK_IO": "1",
          "__location__": "HP_1_CC_18_9P"
        },
        {
          "ROOT_MUX_SEL": "0",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_1"
        },
        {
          "CORE_CLK_ROOT_SEL_A": "18",
          "__location__": "u_GBOX_HP_40X2.u_gbox_root_bank_clkmux_0"
        }
      ]
    },
    {
      "module": "PLL",
      "name": "pll",
      "location_object": "clk1",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk1",
      "linked_objects": {
        "clk1": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "OUT0_ROUTE_TO_FABRIC_CLK": "2"
          },
          "config_attributes": [
          ]
        }
      },
      "connectivity": {
        "CLK_IN": "clk1_buf",
        "CLK_OUT": "pll_clk",
        "CLK_OUT_DIV4": "$delete_wire$499"
      },
      "parameters": {
        "DEV_FAMILY": "VIRGO",
        "DIVIDE_CLK_IN_BY_2": "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK": "2",
        "PLL_DIV": "1",
        "PLL_MULT": "16",
        "PLL_MULT_FRAC": "0",
        "PLL_POST_DIV": "34"
      },
      "flags": [
        "PLL"
      ],
      "pre_primitive": "CLK_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
        "CLK_OUT": [
          "i_serdes",
          "i_ddr",
          "o_serdes",
          "o_serdes_clk"
        ]
      },
      "route_clock_result": {
        "CLK_OUT": [
          "Pass: ",
          "Pass: ",
          "Pass: ",
          "Pass: "
        ]
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pll_clock_pin_is_valid__,__check_pll_parameter__",
      "config_attributes": [
        {
          "__location__": "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
          "pll_DACEN": "DACEN_0",
          "pll_DSKEWCALBYP": "DSKEWCALBYP_0",
          "pll_DSKEWCALCNT": "2",
          "pll_DSKEWCALEN": "DSKEWCALEN_0",
          "pll_DSKEWCALIN": "0",
          "pll_DSKEWFASTCAL": "DSKEWFASTCAL_0",
          "pll_DSMEN": "DSMEN_0",
          "pll_FBDIV": "16",
          "pll_FRAC": "0",
          "pll_PLLEN": "0",
          "pll_POSTDIV1": "2",
          "pll_POSTDIV2": "2",
          "pll_REFDIV": "1"
        },
        {
          "__location__": "u_GBOX_HP_40X2.u_gbox_pll_refmux_0",
          "cfg_pllref_hp_bank_rx_io_sel": "0",
          "cfg_pllref_hp_rx_io_sel": "0",
          "cfg_pllref_hv_bank_rx_io_sel": "0",
          "cfg_pllref_hv_rx_io_sel": "0",
          "cfg_pllref_use_div": "0",
          "cfg_pllref_use_hv": "0",
          "cfg_pllref_use_rosc": "0"
        },
        {
          "__location__": "u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
          "cfg_rx_fclkio_sel_A_1": "0",
          "cfg_rxclk_phase_sel_A_1": "0",
          "cfg_vco_clk_sel_A_1": "1"
        },
        {
          "__location__": "u_GBOX_HP_40X2.u_gbox_fclk_mux_all",
          "cfg_rx_fclkio_sel_A_0": "0",
          "cfg_rxclk_phase_sel_A_0": "0",
          "cfg_vco_clk_sel_A_0": "1"
        },
        {
          "TX_CLOCK_IO": "1",
          "__location__": "HR_2_4_2P"
        },
        {
          "ROOT_MUX_SEL": "32",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_2"
        }
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_clk2",
      "location_object": "clk2",
      "location": "HR_5_CC_38_19P",
      "linked_object": "clk2",
      "linked_objects": {
        "clk2": {
          "location": "HR_5_CC_38_19P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "clk2",
        "O": "$ibuf_clk2"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "$clkbuf$top.$ibuf_clk2",
      "location_object": "clk2",
      "location": "HR_5_CC_38_19P",
      "linked_object": "clk2",
      "linked_objects": {
        "clk2": {
          "location": "HR_5_CC_38_19P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "3"
          },
          "config_attributes": [
            {
              "CLK_BUF": "GBOX_TOP_SRC==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$ibuf_clk2",
        "O": "$clk_buf_$ibuf_clk2"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "3"
      },
      "flags": [
        "CLK_BUF",
        "PIN_CLOCK_CORE_ONLY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__clock_pin_is_valid__",
      "config_attributes": [
        {
          "RX_CLOCK_IO": "1",
          "__location__": "HR_5_CC_38_19P"
        },
        {
          "ROOT_MUX_SEL": "19",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_3"
        },
        {
          "CORE_CLK_ROOT_SEL_B": "18",
          "__location__": "u_GBOX_HV_40X2_VR.u_gbox_root_bank_clkmux_1"
        }
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din",
      "location_object": "din",
      "location": "HR_1_4_2P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HR_1_4_2P",
          "properties": {
            "IOSTANDARD": "LVCMOS_18_HR",
            "PACKAGE_PIN": "HR_1_4_2P"
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==LVCMOS_18_HR"
            }
          ]
        }
      },
      "connectivity": {
        "I": "din",
        "O": "$ibuf_din"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_DELAY"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "I_DELAY",
      "name": "i_delay",
      "location_object": "din",
      "location": "HR_1_4_2P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HR_1_4_2P",
          "properties": {
            "IOSTANDARD": "LVCMOS_18_HR",
            "PACKAGE_PIN": "HR_1_4_2P"
          },
          "config_attributes": [
            {
              "RX_DLY": "50"
            }
          ]
        }
      },
      "connectivity": {
        "CLK_IN": "$clk_buf_$ibuf_clk0",
        "I": "$ibuf_din",
        "O": "din_delay"
      },
      "parameters": {
        "DELAY": "50"
      },
      "flags": [
        "I_DELAY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "",
      "config_attributes": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_clk2",
      "location_object": "din_clk2",
      "location": "HR_5_0_0P",
      "linked_object": "din_clk2",
      "linked_objects": {
        "din_clk2": {
          "location": "HR_5_0_0P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "din_clk2",
        "O": "$ibuf_din_clk2"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_serdes",
      "location_object": "din_serdes",
      "location": "HR_2_0_0P",
      "linked_object": "din_serdes",
      "linked_objects": {
        "din_serdes": {
          "location": "HR_2_0_0P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_BUF": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "din_serdes",
        "O": "$ibuf_din_serdes"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_SERDES"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "I_SERDES",
      "name": "i_serdes",
      "location_object": "din_serdes",
      "location": "HR_2_0_0P",
      "linked_object": "din_serdes",
      "linked_objects": {
        "din_serdes": {
          "location": "HR_2_0_0P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "4"
          },
          "config_attributes": [
            {
              "PEER_IS_ON": "PEER_off",
              "RATE": "8",
              "RX_BYPASS": "RX_gear_on"
            },
            {
              "I_SERDES": "DDR_MODE==SDR"
            },
            {
              "I_SERDES": "DPA_MODE==DPA"
            }
          ]
        }
      },
      "connectivity": {
        "CLK_IN": "pll_clk",
        "CLK_OUT": "iserdes_clk_out",
        "D": "$ibuf_din_serdes",
        "PLL_CLK": "pll_clk"
      },
      "parameters": {
        "DATA_RATE": "SDR",
        "DPA_MODE": "DPA",
        "ROUTE_TO_FABRIC_CLK": "4",
        "WIDTH": "8"
      },
      "flags": [
        "I_SERDES"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__check_input_data_width_parameter__,__check_data_rate_parameter__,__check_dpa_mode_parameter__",
      "config_attributes": [
        {
          "ROOT_MUX_SEL": "14",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_4"
        },
        {
          "CDR_CLK_ROOT_SEL_A": "0",
          "__location__": "u_GBOX_HV_40X2_VL.u_gbox_root_bank_clkmux_1"
        }
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_din_serdes_clk_out",
      "location_object": "din_serdes_clk_out",
      "location": "HR_2_6_3P",
      "linked_object": "din_serdes_clk_out",
      "linked_objects": {
        "din_serdes_clk_out": {
          "location": "HR_2_6_3P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "din_serdes_clk_out",
        "O": "$ibuf_din_serdes_clk_out"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_enable",
      "location_object": "enable",
      "location": "",
      "linked_object": "enable",
      "linked_objects": {
        "enable": {
          "location": "",
          "properties": {
          },
          "config_attributes": [
          ]
        }
      },
      "connectivity": {
        "I": "enable",
        "O": "$ibuf_enable"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": false,
      "__validation_msg__": "Fail:__pin_is_valid__",
      "config_attributes": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "$ibuf$top.$ibuf_reset",
      "location_object": "reset",
      "location": "HP_1_0_0P",
      "linked_object": "reset",
      "linked_objects": {
        "reset": {
          "location": "HP_1_0_0P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_BUF": "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "reset",
        "O": "$ibuf_reset"
      },
      "parameters": {
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_clk_out",
      "location_object": "clk_out",
      "location": "HR_2_4_2P",
      "linked_object": "clk_out",
      "linked_objects": {
        "clk_out": {
          "location": "HR_2_4_2P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_clk_out",
        "O": "clk_out"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_SERDES_CLK"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_SERDES_CLK",
      "name": "o_serdes_clk",
      "location_object": "clk_out",
      "location": "HR_2_4_2P",
      "linked_object": "clk_out",
      "linked_objects": {
        "clk_out": {
          "location": "HR_2_4_2P",
          "properties": {
          },
          "config_attributes": [
            {
              "TX_CLK_PHASE": "TX_phase_270"
            },
            {
              "O_SERDES_CLK": "DDR_MODE==SDR"
            }
          ]
        }
      },
      "connectivity": {
        "OUTPUT_CLK": "$obuf_clk_out",
        "PLL_CLK": "pll_clk"
      },
      "parameters": {
        "CLOCK_PHASE": "270",
        "DATA_RATE": "SDR"
      },
      "flags": [
        "O_SERDES_CLK"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__check_data_rate_parameter__,__check_clock_phase_parameter__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap",
      "location_object": "delay_tap[0]",
      "location": "HR_2_20_10P",
      "linked_object": "delay_tap[0]",
      "linked_objects": {
        "delay_tap[0]": {
          "location": "HR_2_20_10P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[0]",
        "O": "delay_tap[0]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_1",
      "location_object": "delay_tap[1]",
      "location": "HR_2_22_11P",
      "linked_object": "delay_tap[1]",
      "linked_objects": {
        "delay_tap[1]": {
          "location": "HR_2_22_11P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[1]",
        "O": "delay_tap[1]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_2",
      "location_object": "delay_tap[2]",
      "location": "HR_2_24_12P",
      "linked_object": "delay_tap[2]",
      "linked_objects": {
        "delay_tap[2]": {
          "location": "HR_2_24_12P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[2]",
        "O": "delay_tap[2]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_3",
      "location_object": "delay_tap[3]",
      "location": "HR_2_26_13P",
      "linked_object": "delay_tap[3]",
      "linked_objects": {
        "delay_tap[3]": {
          "location": "HR_2_26_13P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[3]",
        "O": "delay_tap[3]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_4",
      "location_object": "delay_tap[4]",
      "location": "HR_2_28_14P",
      "linked_object": "delay_tap[4]",
      "linked_objects": {
        "delay_tap[4]": {
          "location": "HR_2_28_14P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[4]",
        "O": "delay_tap[4]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_delay_tap_5",
      "location_object": "delay_tap[5]",
      "location": "HR_2_30_15P",
      "linked_object": "delay_tap[5]",
      "linked_objects": {
        "delay_tap[5]": {
          "location": "HR_2_30_15P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_delay_tap[5]",
        "O": "delay_tap[5]"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout",
      "location_object": "dout",
      "location": "HR_1_6_3P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HR_1_6_3P",
          "properties": {
            "IOSTANDARD": "LVCMOS_18_HR",
            "PACKAGE_PIN": "HR_1_6_3P"
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==LVCMOS_18_HR"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_dout",
        "O": "dout"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DELAY"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_DELAY",
      "name": "o_delay",
      "location_object": "dout",
      "location": "HR_1_6_3P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HR_1_6_3P",
          "properties": {
            "IOSTANDARD": "LVCMOS_18_HR",
            "PACKAGE_PIN": "HR_1_6_3P"
          },
          "config_attributes": [
            {
              "TX_DLY": "60"
            }
          ]
        }
      },
      "connectivity": {
        "CLK_IN": "clk1_buf",
        "I": "dout_pre_delay",
        "O": "$obuf_dout"
      },
      "parameters": {
        "DELAY": "60"
      },
      "flags": [
        "O_DELAY"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_clk2",
      "location_object": "dout_clk2",
      "location": "HR_5_1_0N",
      "linked_object": "dout_clk2",
      "linked_objects": {
        "dout_clk2": {
          "location": "HR_5_1_0N",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_dout_clk2",
        "O": "dout_clk2"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_serdes",
      "location_object": "dout_serdes",
      "location": "HR_2_2_1P",
      "linked_object": "dout_serdes",
      "linked_objects": {
        "dout_serdes": {
          "location": "HR_2_2_1P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_dout_serdes",
        "O": "dout_serdes"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_SERDES"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_SERDES",
      "name": "o_serdes",
      "location_object": "dout_serdes",
      "location": "HR_2_2_1P",
      "linked_object": "dout_serdes",
      "linked_objects": {
        "dout_serdes": {
          "location": "HR_2_2_1P",
          "properties": {
          },
          "config_attributes": [
            {
              "PEER_IS_ON": "PEER_off",
              "RATE": "8",
              "TX_BYPASS": "TX_gear_on"
            },
            {
              "O_SERDES": "DDR_MODE==DDR"
            }
          ]
        }
      },
      "connectivity": {
        "CLK_IN": "pll_clk",
        "PLL_CLK": "pll_clk",
        "Q": "$obuf_dout_serdes"
      },
      "parameters": {
        "DATA_RATE": "DDR",
        "WIDTH": "8"
      },
      "flags": [
        "O_SERDES"
      ],
      "pre_primitive": "O_BUFT",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__check_output_data_width_parameter__,__check_data_rate_parameter__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "$obuf$top.$obuf_dout_serdes_clk_out",
      "location_object": "dout_serdes_clk_out",
      "location": "HR_2_7_3N",
      "linked_object": "dout_serdes_clk_out",
      "linked_objects": {
        "dout_serdes_clk_out": {
          "location": "HR_2_7_3N",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUFT": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "$obuf_dout_serdes_clk_out",
        "O": "dout_serdes_clk_out"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__pin_is_valid__,__check_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "BOOT_CLOCK",
      "name": "boot_clock",
      "location_object": "BOOT_CLOCK#0",
      "location": "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
      "linked_object": "BOOT_CLOCK#0",
      "linked_objects": {
        "BOOT_CLOCK#0": {
          "location": "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
          "properties": {
          },
          "config_attributes": [
          ]
        }
      },
      "connectivity": {
        "O": "osc"
      },
      "parameters": {
        "PERIOD": "25"
      },
      "flags": [
        "BOOT_CLOCK"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "PLL"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__check_boot_clock_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "PLL",
      "name": "pll_osc",
      "location_object": "BOOT_CLOCK#0",
      "location": "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
      "linked_object": "BOOT_CLOCK#0",
      "linked_objects": {
        "BOOT_CLOCK#0": {
          "location": "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
          "properties": {
            "OUT0_ROUTE_TO_FABRIC_CLK": "5"
          },
          "config_attributes": [
          ]
        }
      },
      "connectivity": {
        "CLK_IN": "osc",
        "CLK_OUT": "osc_pll"
      },
      "parameters": {
        "DEV_FAMILY": "VIRGO",
        "DIVIDE_CLK_IN_BY_2": "TRUE",
        "OUT0_ROUTE_TO_FABRIC_CLK": "5",
        "PLL_DIV": "1",
        "PLL_MULT": "16",
        "PLL_MULT_FRAC": "0",
        "PLL_POST_DIV": "34"
      },
      "flags": [
        "PLL"
      ],
      "pre_primitive": "BOOT_CLOCK",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__check_pll_parameter__",
      "config_attributes": [
        {
          "__location__": "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_1",
          "pll_DACEN": "DACEN_0",
          "pll_DSKEWCALBYP": "DSKEWCALBYP_0",
          "pll_DSKEWCALCNT": "2",
          "pll_DSKEWCALEN": "DSKEWCALEN_0",
          "pll_DSKEWCALIN": "0",
          "pll_DSKEWFASTCAL": "DSKEWFASTCAL_0",
          "pll_DSMEN": "DSMEN_0",
          "pll_FBDIV": "16",
          "pll_FRAC": "0",
          "pll_PLLEN": "0",
          "pll_POSTDIV1": "2",
          "pll_POSTDIV2": "2",
          "pll_REFDIV": "1"
        },
        {
          "ROOT_MUX_SEL": "36",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_5"
        },
        {
          "__location__": "u_GBOX_HP_40X2.u_gbox_pll_refmux_1",
          "cfg_pllref_hp_bank_rx_io_sel": "0",
          "cfg_pllref_hp_rx_io_sel": "0",
          "cfg_pllref_hv_bank_rx_io_sel": "0",
          "cfg_pllref_hv_rx_io_sel": "0",
          "cfg_pllref_use_div": "1",
          "cfg_pllref_use_hv": "0",
          "cfg_pllref_use_rosc": "1"
        }
      ]
    },
    {
      "module": "I_BUF_DS",
      "name": "i_buf_ds",
      "location_object": "din_p",
      "location": "HP_1_4_2P",
      "linked_object": "din_n+din_p",
      "linked_objects": {
        "din_n": {
          "location": "HP_1_5_2N",
          "properties": {
          },
          "config_attributes": [
            {
              "DFODTEN": "DF_odt_enable"
            },
            {
              "I_BUF_DS": "IOSTANDARD==DEFAULT"
            }
          ]
        },
        "din_p": {
          "location": "HP_1_4_2P",
          "properties": {
          },
          "config_attributes": [
            {
              "DFODTEN": "DF_odt_enable"
            },
            {
              "I_BUF_DS": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I_N": "din_n",
        "I_P": "din_p",
        "O": "i_ddr_d"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT",
        "WEAK_KEEPER": "NONE"
      },
      "flags": [
        "I_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "I_DDR"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__ds_pin_is_valid__,__pin_is_differential__,__check_ds_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "I_DDR",
      "name": "i_ddr",
      "location_object": "din_p",
      "location": "HP_1_4_2P",
      "linked_object": "din_n+din_p",
      "linked_objects": {
        "din_n": {
          "location": "HP_1_5_2N",
          "properties": {
          },
          "config_attributes": [
            {
              "I_DDR": "MODE==DDR"
            }
          ]
        },
        "din_p": {
          "location": "HP_1_4_2P",
          "properties": {
          },
          "config_attributes": [
            {
              "I_DDR": "MODE==DDR"
            }
          ]
        }
      },
      "connectivity": {
        "C": "pll_clk",
        "D": "i_ddr_d"
      },
      "parameters": {
      },
      "flags": [
        "I_DDR"
      ],
      "pre_primitive": "I_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUF_DS",
      "name": "o_buf_ds",
      "location_object": "dout_p",
      "location": "HP_1_8_4P",
      "linked_object": "dout_n+dout_p",
      "linked_objects": {
        "dout_n": {
          "location": "HP_1_9_4N",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUF_DS": "IOSTANDARD==DEFAULT"
            }
          ]
        },
        "dout_p": {
          "location": "HP_1_8_4P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUF_DS": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "o_buf_ds_i",
        "O_N": "dout_n",
        "O_P": "dout_p"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT"
      },
      "flags": [
        "O_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DDR"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__ds_pin_is_valid__,__pin_is_differential__,__check_ds_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_DDR",
      "name": "o_ddr",
      "location_object": "dout_p",
      "location": "HP_1_8_4P",
      "linked_object": "dout_n+dout_p",
      "linked_objects": {
        "dout_n": {
          "location": "HP_1_9_4N",
          "properties": {
          },
          "config_attributes": [
            {
              "O_DDR": "MODE==DDR"
            }
          ]
        },
        "dout_p": {
          "location": "HP_1_8_4P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_DDR": "MODE==DDR"
            }
          ]
        }
      },
      "connectivity": {
        "C": "pll_clk",
        "Q": "o_buf_ds_i"
      },
      "parameters": {
      },
      "flags": [
        "O_DDR"
      ],
      "pre_primitive": "O_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "",
      "config_attributes": [
      ]
    },
    {
      "module": "O_BUF_DS",
      "name": "o_buf_ds_osc",
      "location_object": "dout_osc_p",
      "location": "HP_2_22_11P",
      "linked_object": "dout_osc_n+dout_osc_p",
      "linked_objects": {
        "dout_osc_n": {
          "location": "HP_2_23_11N",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUF_DS": "IOSTANDARD==DEFAULT"
            }
          ]
        },
        "dout_osc_p": {
          "location": "HP_2_22_11P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_BUF_DS": "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity": {
        "I": "o_buf_ds_i_osc",
        "O_N": "dout_osc_n",
        "O_P": "dout_osc_p"
      },
      "parameters": {
        "DIFFERENTIAL_TERMINATION": "TRUE",
        "IOSTANDARD": "DEFAULT"
      },
      "flags": [
        "O_BUF_DS"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "O_DDR"
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "Pass:__ds_pin_is_valid__,__pin_is_differential__,__check_ds_pin_resource__",
      "config_attributes": [
      ]
    },
    {
      "module": "O_DDR",
      "name": "o_ddr_osc",
      "location_object": "dout_osc_p",
      "location": "HP_2_22_11P",
      "linked_object": "dout_osc_n+dout_osc_p",
      "linked_objects": {
        "dout_osc_n": {
          "location": "HP_2_23_11N",
          "properties": {
          },
          "config_attributes": [
            {
              "O_DDR": "MODE==DDR"
            }
          ]
        },
        "dout_osc_p": {
          "location": "HP_2_22_11P",
          "properties": {
          },
          "config_attributes": [
            {
              "O_DDR": "MODE==DDR"
            }
          ]
        }
      },
      "connectivity": {
        "C": "osc_pll",
        "Q": "o_buf_ds_i_osc"
      },
      "parameters": {
      },
      "flags": [
        "O_DDR"
      ],
      "pre_primitive": "O_BUF_DS",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "",
      "config_attributes": [
      ]
    },
    {
      "module": "FCLK_BUF",
      "name": "$clkbuf$top.clk0_div",
      "location_object": "FABRIC_CLKBUF#0",
      "location": "__SKIP_LOCATION_CHECK__:FABRIC_CLKBUF#0",
      "linked_object": "FABRIC_CLKBUF#0",
      "linked_objects": {
        "FABRIC_CLKBUF#0": {
          "location": "__SKIP_LOCATION_CHECK__:FABRIC_CLKBUF#0",
          "properties": {
            "ROUTE_FROM_FABRIC_CLK": "0",
            "ROUTE_TO_FABRIC_CLK": "6"
          },
          "config_attributes": [
          ]
        }
      },
      "connectivity": {
        "I": "clk0_div",
        "O": "$fclk_buf_clk0_div"
      },
      "parameters": {
        "ROUTE_FROM_FABRIC_CLK": "0",
        "ROUTE_TO_FABRIC_CLK": "6"
      },
      "flags": [
        "FCLK_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "route_clock_result": {
      },
      "errors": [
      ],
      "__validation__": true,
      "__validation_msg__": "",
      "config_attributes": [
        {
          "ROOT_MUX_SEL": "44",
          "__location__": "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_6"
        }
      ]
    }
  ]
}
