{"title": "PMU Analog Layout Designer", "summary": "The PMU team is looking for qualified, motivated layout engineers from a variety of skill levels. We are a fast-growing and highly diverse group. With an employee-friendly schedule, we are in charge of both all high-performance analog IPs and building complex chip levels integral to the function of Apple\u2019s world-class products. You will become a member of a team that not only provides an environment optimal for the refinement of engineering abilities, but also promotes passion, creativity, and collaboration. Since we believe multiple perspectives and input sources are integral to innovation and invention, we highly value diversity and equal opportunities for all members. As you work with our stellar analog and digital design teams and with members of integration, CAD, and circuit- and technology- engineering, you will find our team to be a highly dynamic work environment with endless learning opportunities.", "description": "You will be responsible to deliver PDV clean layout, this includes the following: Working with circuit design team to plan/schedule work and negotiate any necessary layout trade-offs as needed to build complex analog layout in deep SubMicron CMOS technologies. Recognize failure-prone circuit and layout structures. Running a complete set of design verification tools available on the Mega-cell level (also on the chip level). Interpreting LVS, DRC, and ERC reports to find the fastest way to complete layout. Exceeding engineering specifications and expectations by working closely with the circuit design teams. Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that meets stringent matching performance, area, and power requirements.", "key_qualifications": "", "preferred_qualifications": "Relevant experience in analog/mixed-signal layout design of SubMicron CMOS circuits. Experience building tight matching, low capacitance, low power analog blocks, resistors, capacitors, high voltage devices, pad IOs, ESD structures, etc. Experience with custom and standard cell-based floor planning and hierarchical layout assembly. Understanding of IR drop, RC delay, electro-migration, self-heating and cross capacitance. Looking for relevant experience with analog and DFM practices. Experience in PMU and chip level layout is highly preferred. Scripting experience in PERL or SKILL CODE is considered a plus. Excellent communication skills and able to work with multi-functional teams. Proficiency in interpretation of Calibre, DRC, ERC, LVS, etc. reports. Knowledge of MENTOR GRAPHICS or CADENCE layout tools. Master's Degree preferred", "education_experience": "", "additional_requirements": "", "pay_benefits": "At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $38.45 and $66.00/hr, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple\u2019s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple\u2019s Employee Stock Purchase Plan. You\u2019ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses \u2014 including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200558356"}