
ELEC3300_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014820  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002328  080149b0  080149b0  000249b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016cd8  08016cd8  000300ec  2**0
                  CONTENTS
  4 .ARM          00000008  08016cd8  08016cd8  00026cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016ce0  08016ce0  000300ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016ce0  08016ce0  00026ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016ce4  08016ce4  00026ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08016ce8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300ec  2**0
                  CONTENTS
 10 .bss          000080a4  200000ec  200000ec  000300ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008190  20008190  000300ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002894e  00000000  00000000  0003011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005f9e  00000000  00000000  00058a6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020e8  00000000  00000000  0005ea08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001e70  00000000  00000000  00060af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000297a0  00000000  00000000  00062960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c104  00000000  00000000  0008c100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc02a  00000000  00000000  000b8204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0019422e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009d18  00000000  00000000  00194280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ec 	.word	0x200000ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014998 	.word	0x08014998

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f0 	.word	0x200000f0
 80001cc:	08014998 	.word	0x08014998

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <adsr_init>:
#include "../../Drivers/BSP/STM32F4-Discovery/stm32f4_discovery_audio.h"
float get_sample(adsr_state_t *self, float time);

// ======================================================================
void adsr_init(adsr_state_t *self, float attack, float decay, float sustain, float release, float scale)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6178      	str	r0, [r7, #20]
 8000f54:	ed87 0a04 	vstr	s0, [r7, #16]
 8000f58:	edc7 0a03 	vstr	s1, [r7, #12]
 8000f5c:	ed87 1a02 	vstr	s2, [r7, #8]
 8000f60:	edc7 1a01 	vstr	s3, [r7, #4]
 8000f64:	ed87 2a00 	vstr	s4, [r7]
  self->attack  = attack;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	601a      	str	r2, [r3, #0]
  self->decay   = decay;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	68fa      	ldr	r2, [r7, #12]
 8000f72:	605a      	str	r2, [r3, #4]
  self->sustain = sustain;
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	609a      	str	r2, [r3, #8]
  self->release = release;
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	60da      	str	r2, [r3, #12]
  self->scale   = scale;
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	683a      	ldr	r2, [r7, #0]
 8000f84:	611a      	str	r2, [r3, #16]
  adsr_reset(self);
 8000f86:	6978      	ldr	r0, [r7, #20]
 8000f88:	f000 f804 	bl	8000f94 <adsr_reset>
}
 8000f8c:	bf00      	nop
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <adsr_reset>:

// ======================================================================
void adsr_reset(adsr_state_t *self)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  self->max_amplitude = -1;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <adsr_reset+0x34>)
 8000fa0:	615a      	str	r2, [r3, #20]
  self->cur_amplitude = -1;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a08      	ldr	r2, [pc, #32]	; (8000fc8 <adsr_reset+0x34>)
 8000fa6:	621a      	str	r2, [r3, #32]
  self->start_time = -1;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <adsr_reset+0x34>)
 8000fac:	619a      	str	r2, [r3, #24]
  self->release_time = -1;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a05      	ldr	r2, [pc, #20]	; (8000fc8 <adsr_reset+0x34>)
 8000fb2:	61da      	str	r2, [r3, #28]
  self->release_amplitude = -1;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <adsr_reset+0x34>)
 8000fb8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	bf800000 	.word	0xbf800000

08000fcc <adsr_note_on>:

// ======================================================================
void adsr_note_on(adsr_state_t *self, int8_t velocity, float time)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fda:	72fb      	strb	r3, [r7, #11]
  //printf("adsr note on %f\r\n",time);
  self->max_amplitude = self->scale * (float)velocity/127.0;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	ed93 7a04 	vldr	s14, [r3, #16]
 8000fe2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000fe6:	ee07 3a90 	vmov	s15, r3
 8000fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ff2:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001028 <adsr_note_on+0x5c>
 8000ff6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	edc3 7a05 	vstr	s15, [r3, #20]
  self->start_time = time;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	619a      	str	r2, [r3, #24]
  self->release_time = -1;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	4a08      	ldr	r2, [pc, #32]	; (800102c <adsr_note_on+0x60>)
 800100a:	61da      	str	r2, [r3, #28]
  self->cur_amplitude = 0;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	621a      	str	r2, [r3, #32]
  self->release_amplitude = 0;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	42fe0000 	.word	0x42fe0000
 800102c:	bf800000 	.word	0xbf800000

08001030 <adsr_note_off>:

// ======================================================================
void adsr_note_off(adsr_state_t *self, float time)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	ed87 0a00 	vstr	s0, [r7]
  if(self->release_time > 0) {
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001042:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104a:	dc07      	bgt.n	800105c <adsr_note_off+0x2c>
    // we are already releasing (should not get here)
    //printf("adsr note off [NOPE, ERROR] %f\r\n", time);
    return;
  }
  //printf("adsr note off %f\r\n", time);
  self->release_time = time;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	61da      	str	r2, [r3, #28]
  self->release_amplitude = self->cur_amplitude;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a1a      	ldr	r2, [r3, #32]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	625a      	str	r2, [r3, #36]	; 0x24
 800105a:	e000      	b.n	800105e <adsr_note_off+0x2e>
    return;
 800105c:	bf00      	nop
}
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <adsr_get_samples>:

// ======================================================================
void adsr_get_samples(adsr_state_t *self, float *inout_samples,int frame_count, float time)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b088      	sub	sp, #32
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
 8001074:	ed87 0a00 	vstr	s0, [r7]
  float cur_time = time;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	61fb      	str	r3, [r7, #28]
  for(int frame = 0; frame < frame_count; frame++) {
 800107c:	2300      	movs	r3, #0
 800107e:	61bb      	str	r3, [r7, #24]
 8001080:	e03a      	b.n	80010f8 <adsr_get_samples+0x90>
    float sample_f = get_sample(self, cur_time);
 8001082:	ed97 0a07 	vldr	s0, [r7, #28]
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f000 f842 	bl	8001110 <get_sample>
 800108c:	ed87 0a05 	vstr	s0, [r7, #20]
    if(frame == 0) {
      //printf("envelope %f %f\r\n",time,sample_f);
    }
    inout_samples[2*frame]   *= sample_f;
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	68ba      	ldr	r2, [r7, #8]
 8001096:	4413      	add	r3, r2
 8001098:	ed93 7a00 	vldr	s14, [r3]
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	68ba      	ldr	r2, [r7, #8]
 80010a2:	4413      	add	r3, r2
 80010a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80010a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ac:	edc3 7a00 	vstr	s15, [r3]
    inout_samples[2*frame+1] *= sample_f;
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	3304      	adds	r3, #4
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	4413      	add	r3, r2
 80010ba:	ed93 7a00 	vldr	s14, [r3]
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	3304      	adds	r3, #4
 80010c4:	68ba      	ldr	r2, [r7, #8]
 80010c6:	4413      	add	r3, r2
 80010c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	edc3 7a00 	vstr	s15, [r3]
    cur_time = time + (float)frame/FRAME_RATE;
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010de:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800110c <adsr_get_samples+0xa4>
 80010e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e6:	ed97 7a00 	vldr	s14, [r7]
 80010ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ee:	edc7 7a07 	vstr	s15, [r7, #28]
  for(int frame = 0; frame < frame_count; frame++) {
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	3301      	adds	r3, #1
 80010f6:	61bb      	str	r3, [r7, #24]
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	dbc0      	blt.n	8001082 <adsr_get_samples+0x1a>
  }
}
 8001100:	bf00      	nop
 8001102:	bf00      	nop
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	473b8000 	.word	0x473b8000

08001110 <get_sample>:
// TEST_MODE sets amplitude = 1.0 when active.
#define TEST_MODE 0

// ======================================================================
inline float get_sample(adsr_state_t *self, float time)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	ed87 0a00 	vstr	s0, [r7]
  if( self->start_time < 0) {
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112a:	d502      	bpl.n	8001132 <get_sample+0x22>
    // reset state
    return 0;
 800112c:	eddf 7a57 	vldr	s15, [pc, #348]	; 800128c <get_sample+0x17c>
 8001130:	e0a5      	b.n	800127e <get_sample+0x16e>
  }
  if (self->release_time < self->start_time) {
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	ed93 7a07 	vldr	s14, [r3, #28]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	edd3 7a06 	vldr	s15, [r3, #24]
 800113e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	d56a      	bpl.n	800121e <get_sample+0x10e>
    // Attack, Decay, Sustain
    float cur_time = time - self->start_time;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	edd3 7a06 	vldr	s15, [r3, #24]
 800114e:	ed97 7a00 	vldr	s14, [r7]
 8001152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001156:	edc7 7a02 	vstr	s15, [r7, #8]
    if (cur_time <= self->attack) {
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	edd3 7a00 	vldr	s15, [r3]
 8001160:	ed97 7a02 	vldr	s14, [r7, #8]
 8001164:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116c:	d812      	bhi.n	8001194 <get_sample+0x84>
      // Attack
      self->cur_amplitude = cur_time / self->attack;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	ed93 7a00 	vldr	s14, [r3]
 8001174:	edd7 6a02 	vldr	s13, [r7, #8]
 8001178:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	edc3 7a08 	vstr	s15, [r3, #32]
#if TEST_MODE == 1
      return 1.0;
#else
      return self->cur_amplitude * self->max_amplitude;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	ed93 7a08 	vldr	s14, [r3, #32]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	edd3 7a05 	vldr	s15, [r3, #20]
 800118e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001192:	e074      	b.n	800127e <get_sample+0x16e>
#endif
    }
    cur_time -= self->attack;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	edd3 7a00 	vldr	s15, [r3]
 800119a:	ed97 7a02 	vldr	s14, [r7, #8]
 800119e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011a2:	edc7 7a02 	vstr	s15, [r7, #8]
    if (cur_time <= self->decay) {
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80011b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b8:	d824      	bhi.n	8001204 <get_sample+0xf4>
      // Decay
      self->cur_amplitude =
          self->sustain + (1.0f - self->sustain) * (1.0f - cur_time / self->decay);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	ed93 7a02 	vldr	s14, [r3, #8]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80011c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80011ca:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	ed93 6a01 	vldr	s12, [r3, #4]
 80011d4:	edd7 5a02 	vldr	s11, [r7, #8]
 80011d8:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80011dc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80011e0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80011e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e8:	ee77 7a27 	vadd.f32	s15, s14, s15
      self->cur_amplitude =
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	edc3 7a08 	vstr	s15, [r3, #32]
#if TEST_MODE == 1
      return 1.0;
#else
      return self->cur_amplitude * self->max_amplitude;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	ed93 7a08 	vldr	s14, [r3, #32]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	edd3 7a05 	vldr	s15, [r3, #20]
 80011fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001202:	e03c      	b.n	800127e <get_sample+0x16e>
#endif
    }
    // Sustain
    self->cur_amplitude = self->sustain;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	621a      	str	r2, [r3, #32]
#if TEST_MODE == 1
    return 1.0;
#else
    return self->cur_amplitude * self->max_amplitude;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	edd3 7a05 	vldr	s15, [r3, #20]
 8001218:	ee67 7a27 	vmul.f32	s15, s14, s15
 800121c:	e02f      	b.n	800127e <get_sample+0x16e>
#endif
  }
  else {
    float cur_time = time - self->release_time;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	edd3 7a07 	vldr	s15, [r3, #28]
 8001224:	ed97 7a00 	vldr	s14, [r7]
 8001228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cur_time <= self->release) {
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	edd3 7a03 	vldr	s15, [r3, #12]
 8001236:	ed97 7a03 	vldr	s14, [r7, #12]
 800123a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800123e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001242:	d815      	bhi.n	8001270 <get_sample+0x160>
      // Release
#if TEST_MODE == 1
      return 1.0;
#else
      return self->release_amplitude * (1.0f - cur_time / self->release) * self->max_amplitude;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001250:	ed97 6a03 	vldr	s12, [r7, #12]
 8001254:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001258:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800125c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001260:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	edd3 7a05 	vldr	s15, [r3, #20]
 800126a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800126e:	e006      	b.n	800127e <get_sample+0x16e>
#endif
    }
    // done
    self->cur_amplitude = 0.0f;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
    return self->cur_amplitude;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	edd3 7a08 	vldr	s15, [r3, #32]
  }
}
 800127e:	eeb0 0a67 	vmov.f32	s0, s15
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	00000000 	.word	0x00000000

08001290 <adsr_active>:

// ======================================================================
int8_t adsr_active(adsr_state_t *self, float time)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	ed87 0a00 	vstr	s0, [r7]
  if (self->start_time < 0.0) {
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	edd3 7a06 	vldr	s15, [r3, #24]
 80012a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012aa:	d501      	bpl.n	80012b0 <adsr_active+0x20>
    return 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	e027      	b.n	8001300 <adsr_active+0x70>
  }
  else if (time >= self->start_time) {
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	edd3 7a06 	vldr	s15, [r3, #24]
 80012b6:	ed97 7a00 	vldr	s14, [r7]
 80012ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c2:	db1c      	blt.n	80012fe <adsr_active+0x6e>
    if (self->release_time < 0.0) {
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	edd3 7a07 	vldr	s15, [r3, #28]
 80012ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d2:	d501      	bpl.n	80012d8 <adsr_active+0x48>
      return 1; // prior to noteOff
 80012d4:	2301      	movs	r3, #1
 80012d6:	e013      	b.n	8001300 <adsr_active+0x70>
    }
    else if (time - self->release_time <= self->release) {
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	edd3 7a07 	vldr	s15, [r3, #28]
 80012de:	ed97 7a00 	vldr	s14, [r7]
 80012e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80012ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	d801      	bhi.n	80012fa <adsr_active+0x6a>
      return 1; // during release
 80012f6:	2301      	movs	r3, #1
 80012f8:	e002      	b.n	8001300 <adsr_active+0x70>
    }
    else {

      return 0; // after release
 80012fa:	2300      	movs	r3, #0
 80012fc:	e000      	b.n	8001300 <adsr_active+0x70>

    }
  }
  // time prior to startTime?
  return 0;
 80012fe:	2300      	movs	r3, #0
}
 8001300:	4618      	mov	r0, r3
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <adsr_releasing>:

// ======================================================================
int8_t adsr_releasing(adsr_state_t *self, float time)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	ed87 0a00 	vstr	s0, [r7]
  return self->release_time > 0;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	edd3 7a07 	vldr	s15, [r3, #28]
 800131e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001326:	bfcc      	ite	gt
 8001328:	2301      	movgt	r3, #1
 800132a:	2300      	movle	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	b25b      	sxtb	r3, r3
}
 8001330:	4618      	mov	r0, r3
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <sf_biquad_process>:
// the biquad filter processes a sound using 10 parameters:
//   b0, b1, b2, a1, a2      transformation coefficients
//   xn0, xn1, xn2           the unfiltered sample at position x[n], x[n-1], and x[n-2]
//   yn1, yn2                the filtered sample at position y[n-1] and y[n-2]
void sf_biquad_process(sf_biquad_state_st *state, int size, sf_sample_st *input,
	sf_sample_st *output){
 800133c:	b480      	push	{r7}
 800133e:	b099      	sub	sp, #100	; 0x64
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
 8001348:	603b      	str	r3, [r7, #0]

	// pull out the state into local variables
	float b0 = state->b0;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	65bb      	str	r3, [r7, #88]	; 0x58
	float b1 = state->b1;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	657b      	str	r3, [r7, #84]	; 0x54
	float b2 = state->b2;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	653b      	str	r3, [r7, #80]	; 0x50
	float a1 = state->a1;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	64fb      	str	r3, [r7, #76]	; 0x4c
	float a2 = state->a2;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	691b      	ldr	r3, [r3, #16]
 8001366:	64bb      	str	r3, [r7, #72]	; 0x48
	sf_sample_st xn1 = state->xn1;
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800136e:	3214      	adds	r2, #20
 8001370:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001374:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st xn2 = state->xn2;
 8001378:	68fa      	ldr	r2, [r7, #12]
 800137a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800137e:	321c      	adds	r2, #28
 8001380:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001384:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st yn1 = state->yn1;
 8001388:	68fa      	ldr	r2, [r7, #12]
 800138a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138e:	3224      	adds	r2, #36	; 0x24
 8001390:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001394:	e883 0003 	stmia.w	r3, {r0, r1}
	sf_sample_st yn2 = state->yn2;
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	f107 0320 	add.w	r3, r7, #32
 800139e:	322c      	adds	r2, #44	; 0x2c
 80013a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013a4:	e883 0003 	stmia.w	r3, {r0, r1}

	// loop for each sample
	for (int n = 0; n < size; n++){
 80013a8:	2300      	movs	r3, #0
 80013aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80013ac:	e086      	b.n	80014bc <sf_biquad_process+0x180>
		// get the current sample
		sf_sample_st xn0 = input[n];
 80013ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	441a      	add	r2, r3
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013be:	e883 0003 	stmia.w	r3, {r0, r1}

		// the formula is the same for each channel
		float L =
			b0 * xn0.L +
 80013c2:	ed97 7a06 	vldr	s14, [r7, #24]
 80013c6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80013ca:	ee27 7a27 	vmul.f32	s14, s14, s15
			b1 * xn1.L +
 80013ce:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80013d2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b0 * xn0.L +
 80013da:	ee37 7a27 	vadd.f32	s14, s14, s15
			b2 * xn2.L -
 80013de:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80013e2:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b1 * xn1.L +
 80013ea:	ee37 7a27 	vadd.f32	s14, s14, s15
			a1 * yn1.L -
 80013ee:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80013f2:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80013f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b2 * xn2.L -
 80013fa:	ee37 7a67 	vsub.f32	s14, s14, s15
			a2 * yn2.L;
 80013fe:	edd7 6a08 	vldr	s13, [r7, #32]
 8001402:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001406:	ee66 7aa7 	vmul.f32	s15, s13, s15
		float L =
 800140a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800140e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		float R =
			b0 * xn0.R +
 8001412:	ed97 7a07 	vldr	s14, [r7, #28]
 8001416:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800141a:	ee27 7a27 	vmul.f32	s14, s14, s15
			b1 * xn1.R +
 800141e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001422:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001426:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b0 * xn0.R +
 800142a:	ee37 7a27 	vadd.f32	s14, s14, s15
			b2 * xn2.R -
 800142e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8001432:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001436:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b1 * xn1.R +
 800143a:	ee37 7a27 	vadd.f32	s14, s14, s15
			a1 * yn1.R -
 800143e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001442:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001446:	ee66 7aa7 	vmul.f32	s15, s13, s15
			b2 * xn2.R -
 800144a:	ee37 7a67 	vsub.f32	s14, s14, s15
			a2 * yn2.R;
 800144e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001452:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001456:	ee66 7aa7 	vmul.f32	s15, s13, s15
		float R =
 800145a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

		// save the result
		output[n] = (sf_sample_st){ L, R };
 8001462:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	4413      	add	r3, r2
 800146a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001470:	605a      	str	r2, [r3, #4]

		// slide everything down one sample
		xn2 = xn1;
 8001472:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001476:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800147a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800147e:	e883 0003 	stmia.w	r3, {r0, r1}
		xn1 = xn0;
 8001482:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001486:	f107 0218 	add.w	r2, r7, #24
 800148a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800148e:	e883 0003 	stmia.w	r3, {r0, r1}
		yn2 = yn1;
 8001492:	f107 0320 	add.w	r3, r7, #32
 8001496:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800149a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800149e:	e883 0003 	stmia.w	r3, {r0, r1}
		yn1 = output[n];
 80014a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	441a      	add	r2, r3
 80014aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014b2:	e883 0003 	stmia.w	r3, {r0, r1}
	for (int n = 0; n < size; n++){
 80014b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014b8:	3301      	adds	r3, #1
 80014ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80014bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	f6ff af74 	blt.w	80013ae <sf_biquad_process+0x72>
	}

	// save the state for future processing
	state->xn1 = xn1;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	3314      	adds	r3, #20
 80014ca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014d2:	e883 0003 	stmia.w	r3, {r0, r1}
	state->xn2 = xn2;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	331c      	adds	r3, #28
 80014da:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80014de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014e2:	e883 0003 	stmia.w	r3, {r0, r1}
	state->yn1 = yn1;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	3324      	adds	r3, #36	; 0x24
 80014ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014f2:	e883 0003 	stmia.w	r3, {r0, r1}
	state->yn2 = yn2;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	332c      	adds	r3, #44	; 0x2c
 80014fa:	f107 0220 	add.w	r2, r7, #32
 80014fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001502:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8001506:	bf00      	nop
 8001508:	3764      	adds	r7, #100	; 0x64
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <state_reset>:
//
// formulas extracted and massaged from Chromium source, Biquad.cpp, here:
//   https://git.io/v10H2

// clear the samples saved across process boundaries
static inline void state_reset(sf_biquad_state_st *state){
 8001512:	b480      	push	{r7}
 8001514:	b08b      	sub	sp, #44	; 0x2c
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
	state->xn1 = (sf_sample_st){ 0, 0 };
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	615a      	str	r2, [r3, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	619a      	str	r2, [r3, #24]
	state->xn2 = (sf_sample_st){ 0, 0 };
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	61da      	str	r2, [r3, #28]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	621a      	str	r2, [r3, #32]
	state->yn1 = (sf_sample_st){ 0, 0 };
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	625a      	str	r2, [r3, #36]	; 0x24
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
	state->yn2 = (sf_sample_st){ 0, 0 };
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	62da      	str	r2, [r3, #44]	; 0x2c
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	631a      	str	r2, [r3, #48]	; 0x30
}
 800155a:	bf00      	nop
 800155c:	372c      	adds	r7, #44	; 0x2c
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <state_scale>:

// set the coefficients so that the output is the input scaled by `amt`
static inline void state_scale(sf_biquad_state_st *state, float amt){
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	ed87 0a00 	vstr	s0, [r7]
	state->b0 = amt;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	601a      	str	r2, [r3, #0]
	state->b1 = 0.0f;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
	state->b2 = 0.0f;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
	state->a1 = 0.0f;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
	state->a2 = 0.0f;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <state_passthrough>:

// set the coefficients so that the output is an exact copy of the input
static inline void state_passthrough(sf_biquad_state_st *state){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	state_scale(state, 1.0f);
 80015ac:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ffd8 	bl	8001566 <state_scale>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <state_zero>:

// set the coefficients so that the output is zeroed out
static inline void state_zero(sf_biquad_state_st *state){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	state_scale(state, 0.0f);
 80015c8:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80015dc <state_zero+0x1c>
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ffca 	bl	8001566 <state_scale>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	00000000 	.word	0x00000000

080015e0 <sf_lowpass>:

// initialize the biquad state to be a lowpass filter
void sf_lowpass(sf_biquad_state_st *state, int rate, float cutoff, float resonance){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	; 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	ed87 0a01 	vstr	s0, [r7, #4]
 80015ee:	edc7 0a00 	vstr	s1, [r7]
	state_reset(state);
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f7ff ff8d 	bl	8001512 <state_reset>
	float nyquist = rate * 0.5f;
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	ee07 3a90 	vmov	s15, r3
 80015fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001602:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001606:	ee67 7a87 	vmul.f32	s15, s15, s14
 800160a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	cutoff /= nyquist;
 800160e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001612:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800161a:	edc7 7a01 	vstr	s15, [r7, #4]

	if (cutoff >= 1.0f)
 800161e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001622:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800162a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162e:	db03      	blt.n	8001638 <sf_lowpass+0x58>
		state_passthrough(state);
 8001630:	68f8      	ldr	r0, [r7, #12]
 8001632:	f7ff ffb7 	bl	80015a4 <state_passthrough>
		state->b1 = a0inv * 2.0f * beta;
		state->b2 = a0inv * beta;
		state->a1 = a0inv * -2.0f * cosw;
		state->a2 = a0inv * (1.0f - alpha);
	}
}
 8001636:	e083      	b.n	8001740 <sf_lowpass+0x160>
	else if (cutoff <= 0.0f)
 8001638:	edd7 7a01 	vldr	s15, [r7, #4]
 800163c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001644:	d803      	bhi.n	800164e <sf_lowpass+0x6e>
		state_zero(state);
 8001646:	68f8      	ldr	r0, [r7, #12]
 8001648:	f7ff ffba 	bl	80015c0 <state_zero>
}
 800164c:	e078      	b.n	8001740 <sf_lowpass+0x160>
		resonance = powf(10.0f, resonance * 0.05f); // convert resonance from dB to linear
 800164e:	edd7 7a00 	vldr	s15, [r7]
 8001652:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001748 <sf_lowpass+0x168>
 8001656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800165a:	eef0 0a67 	vmov.f32	s1, s15
 800165e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8001662:	f00f f8ef 	bl	8010844 <powf>
 8001666:	ed87 0a00 	vstr	s0, [r7]
		float theta = (float)M_PI * 2.0f * cutoff;
 800166a:	edd7 7a01 	vldr	s15, [r7, #4]
 800166e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800174c <sf_lowpass+0x16c>
 8001672:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001676:	edc7 7a08 	vstr	s15, [r7, #32]
		float alpha = sinf(theta) / (2.0f * resonance);
 800167a:	ed97 0a08 	vldr	s0, [r7, #32]
 800167e:	f00f f82b 	bl	80106d8 <sinf>
 8001682:	eef0 6a40 	vmov.f32	s13, s0
 8001686:	edd7 7a00 	vldr	s15, [r7]
 800168a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800168e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001692:	edc7 7a07 	vstr	s15, [r7, #28]
		float cosw  = cosf(theta);
 8001696:	ed97 0a08 	vldr	s0, [r7, #32]
 800169a:	f00e ffd9 	bl	8010650 <cosf>
 800169e:	ed87 0a06 	vstr	s0, [r7, #24]
		float beta  = (1.0f - cosw) * 0.5f;
 80016a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80016aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80016b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016b6:	edc7 7a05 	vstr	s15, [r7, #20]
		float a0inv = 1.0f / (1.0f + alpha);
 80016ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80016be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80016c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ce:	edc7 7a04 	vstr	s15, [r7, #16]
		state->b0 = a0inv * beta;
 80016d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80016d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80016da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	edc3 7a00 	vstr	s15, [r3]
		state->b1 = a0inv * 2.0f * beta;
 80016e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80016e8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80016ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80016f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	edc3 7a01 	vstr	s15, [r3, #4]
		state->b2 = a0inv * beta;
 80016fa:	ed97 7a04 	vldr	s14, [r7, #16]
 80016fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	edc3 7a02 	vstr	s15, [r3, #8]
		state->a1 = a0inv * -2.0f * cosw;
 800170c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001710:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001714:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001718:	edd7 7a06 	vldr	s15, [r7, #24]
 800171c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	edc3 7a03 	vstr	s15, [r3, #12]
		state->a2 = a0inv * (1.0f - alpha);
 8001726:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800172a:	edd7 7a07 	vldr	s15, [r7, #28]
 800172e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001732:	edd7 7a04 	vldr	s15, [r7, #16]
 8001736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8001740:	bf00      	nop
 8001742:	3728      	adds	r7, #40	; 0x28
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	3d4ccccd 	.word	0x3d4ccccd
 800174c:	40c90fdb 	.word	0x40c90fdb

08001750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  ApplicationTypeDef last_Appli_state = Appli_state;
 8001756:	4b47      	ldr	r3, [pc, #284]	; (8001874 <main+0x124>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800175c:	f005 fa40 	bl	8006be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001760:	f000 f89a 	bl	8001898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001764:	f000 fa54 	bl	8001c10 <MX_GPIO_Init>
  MX_DMA_Init();
 8001768:	f000 fa2a 	bl	8001bc0 <MX_DMA_Init>
  MX_I2C1_Init();
 800176c:	f000 f912 	bl	8001994 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001770:	f000 f93e 	bl	80019f0 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 8001774:	f000 f9fa 	bl	8001b6c <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8001778:	f00e fbf8 	bl	800ff6c <MX_USB_HOST_Init>
  MX_SPI2_Init();
 800177c:	f000 f966 	bl	8001a4c <MX_SPI2_Init>
  MX_CRC_Init();
 8001780:	f000 f8f4 	bl	800196c <MX_CRC_Init>
  MX_TIM3_Init();
 8001784:	f000 f998 	bl	8001ab8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  synth_init();
 8001788:	f001 f9b0 	bl	8002aec <synth_init>
  Displ_Init(Displ_Orientat_0);			// initialize display controller - set orientation parameter as per your needs
 800178c:	2000      	movs	r0, #0
 800178e:	f002 fa91 	bl	8003cb4 <Displ_Init>
  Displ_CLS(BLACK);						// clear the screen - BLACK or any other color you prefer
 8001792:	2000      	movs	r0, #0
 8001794:	f002 fc28 	bl	8003fe8 <Displ_CLS>
  Displ_BackLight('I');  					// initialize backlight
 8001798:	2049      	movs	r0, #73	; 0x49
 800179a:	f003 fb29 	bl	8004df0 <Displ_BackLight>
  InitMenu();
 800179e:	f003 fb7b 	bl	8004e98 <InitMenu>
  {



    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80017a2:	f00e fc09 	bl	800ffb8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */


    if(last_Appli_state != Appli_state) {
 80017a6:	4b33      	ldr	r3, [pc, #204]	; (8001874 <main+0x124>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	79fa      	ldrb	r2, [r7, #7]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d00b      	beq.n	80017c8 <main+0x78>
      last_Appli_state = Appli_state;
 80017b0:	4b30      	ldr	r3, [pc, #192]	; (8001874 <main+0x124>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	71fb      	strb	r3, [r7, #7]

      if(Appli_state == APPLICATION_READY) {
 80017b6:	4b2f      	ldr	r3, [pc, #188]	; (8001874 <main+0x124>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d104      	bne.n	80017c8 <main+0x78>
        start_midi(); // Initialize midi controller
 80017be:	f000 fde1 	bl	8002384 <start_midi>
        callDrawMenu(1);
 80017c2:	2001      	movs	r0, #1
 80017c4:	f004 fb24 	bl	8005e10 <callDrawMenu>

      }

    }
    if(last_Appli_state != APPLICATION_READY) {
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d150      	bne.n	8001870 <main+0x120>
    	continue;
    	// Don't do RunMenu1() when Appli_state != APPLICATION_READY
    }

    if((refreshLCD==1||button_pressed==1)&&menu1_running == 1){
 80017ce:	4b2a      	ldr	r3, [pc, #168]	; (8001878 <main+0x128>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d003      	beq.n	80017de <main+0x8e>
 80017d6:	4b29      	ldr	r3, [pc, #164]	; (800187c <main+0x12c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d112      	bne.n	8001804 <main+0xb4>
 80017de:	4b28      	ldr	r3, [pc, #160]	; (8001880 <main+0x130>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d10e      	bne.n	8001804 <main+0xb4>
                	RunMenu1(menu_counter, button_pressed);
 80017e6:	4b27      	ldr	r3, [pc, #156]	; (8001884 <main+0x134>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a24      	ldr	r2, [pc, #144]	; (800187c <main+0x12c>)
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f003 ff2f 	bl	8005654 <RunMenu1>
                	button_pressed = 0;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <main+0x12c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
                	refreshLCD = 0;
 80017fc:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <main+0x128>)
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	e036      	b.n	8001872 <main+0x122>
            }
            else if((refreshLCD==1||button_pressed==1)&&menu2_running == 1){
 8001804:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <main+0x128>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d003      	beq.n	8001814 <main+0xc4>
 800180c:	4b1b      	ldr	r3, [pc, #108]	; (800187c <main+0x12c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d112      	bne.n	800183a <main+0xea>
 8001814:	4b1c      	ldr	r3, [pc, #112]	; (8001888 <main+0x138>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d10e      	bne.n	800183a <main+0xea>
            	RunMenu2(menu2_counter, button_pressed);
 800181c:	4b1b      	ldr	r3, [pc, #108]	; (800188c <main+0x13c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a16      	ldr	r2, [pc, #88]	; (800187c <main+0x12c>)
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	4611      	mov	r1, r2
 8001826:	4618      	mov	r0, r3
 8001828:	f003 ffee 	bl	8005808 <RunMenu2>
            	button_pressed = 0;
 800182c:	4b13      	ldr	r3, [pc, #76]	; (800187c <main+0x12c>)
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
            	refreshLCD = 0;
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <main+0x128>)
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	e01b      	b.n	8001872 <main+0x122>
            }
            else if((refreshLCD==1||button_pressed==1)&&menu3_running == 1){
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <main+0x128>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d003      	beq.n	800184a <main+0xfa>
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <main+0x12c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d1ab      	bne.n	80017a2 <main+0x52>
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <main+0x140>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d1a7      	bne.n	80017a2 <main+0x52>


                       	RunMenu3(menu3_counter, button_pressed);
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <main+0x144>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a09      	ldr	r2, [pc, #36]	; (800187c <main+0x12c>)
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f004 f921 	bl	8005aa4 <RunMenu3>
                       	button_pressed = 0;
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <main+0x12c>)
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
                       	refreshLCD = 0;
 8001868:	4b03      	ldr	r3, [pc, #12]	; (8001878 <main+0x128>)
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	e798      	b.n	80017a2 <main+0x52>
    	continue;
 8001870:	bf00      	nop
    MX_USB_HOST_Process();
 8001872:	e796      	b.n	80017a2 <main+0x52>
 8001874:	20005a4c 	.word	0x20005a4c
 8001878:	2000000c 	.word	0x2000000c
 800187c:	20000148 	.word	0x20000148
 8001880:	20000010 	.word	0x20000010
 8001884:	2000010c 	.word	0x2000010c
 8001888:	2000012c 	.word	0x2000012c
 800188c:	20000110 	.word	0x20000110
 8001890:	20000130 	.word	0x20000130
 8001894:	20000114 	.word	0x20000114

08001898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b094      	sub	sp, #80	; 0x50
 800189c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189e:	f107 0320 	add.w	r3, r7, #32
 80018a2:	2230      	movs	r2, #48	; 0x30
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f011 fe86 	bl	80135b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	4b28      	ldr	r3, [pc, #160]	; (8001964 <SystemClock_Config+0xcc>)
 80018c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c4:	4a27      	ldr	r2, [pc, #156]	; (8001964 <SystemClock_Config+0xcc>)
 80018c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ca:	6413      	str	r3, [r2, #64]	; 0x40
 80018cc:	4b25      	ldr	r3, [pc, #148]	; (8001964 <SystemClock_Config+0xcc>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d8:	2300      	movs	r3, #0
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	4b22      	ldr	r3, [pc, #136]	; (8001968 <SystemClock_Config+0xd0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a21      	ldr	r2, [pc, #132]	; (8001968 <SystemClock_Config+0xd0>)
 80018e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <SystemClock_Config+0xd0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018f0:	607b      	str	r3, [r7, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018f4:	2301      	movs	r3, #1
 80018f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018fe:	2302      	movs	r3, #2
 8001900:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001902:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001906:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001908:	2304      	movs	r3, #4
 800190a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800190c:	23a8      	movs	r3, #168	; 0xa8
 800190e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001910:	2302      	movs	r3, #2
 8001912:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001914:	2307      	movs	r3, #7
 8001916:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001918:	f107 0320 	add.w	r3, r7, #32
 800191c:	4618      	mov	r0, r3
 800191e:	f009 fb89 	bl	800b034 <HAL_RCC_OscConfig>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001928:	f000 fd28 	bl	800237c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192c:	230f      	movs	r3, #15
 800192e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001930:	2302      	movs	r3, #2
 8001932:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001938:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800193c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800193e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001942:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2105      	movs	r1, #5
 800194a:	4618      	mov	r0, r3
 800194c:	f009 fdea 	bl	800b524 <HAL_RCC_ClockConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001956:	f000 fd11 	bl	800237c <Error_Handler>
  }
}
 800195a:	bf00      	nop
 800195c:	3750      	adds	r7, #80	; 0x50
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800
 8001968:	40007000 	.word	0x40007000

0800196c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001970:	4b06      	ldr	r3, [pc, #24]	; (800198c <MX_CRC_Init+0x20>)
 8001972:	4a07      	ldr	r2, [pc, #28]	; (8001990 <MX_CRC_Init+0x24>)
 8001974:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001976:	4805      	ldr	r0, [pc, #20]	; (800198c <MX_CRC_Init+0x20>)
 8001978:	f005 fad9 	bl	8006f2e <HAL_CRC_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001982:	f000 fcfb 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	2000630c 	.word	0x2000630c
 8001990:	40023000 	.word	0x40023000

08001994 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_I2C1_Init+0x50>)
 800199a:	4a13      	ldr	r2, [pc, #76]	; (80019e8 <MX_I2C1_Init+0x54>)
 800199c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019a0:	4a12      	ldr	r2, [pc, #72]	; (80019ec <MX_I2C1_Init+0x58>)
 80019a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_I2C1_Init+0x50>)
 80019d2:	f007 fda5 	bl	8009520 <HAL_I2C_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019dc:	f000 fcce 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20005eb8 	.word	0x20005eb8
 80019e8:	40005400 	.word	0x40005400
 80019ec:	000186a0 	.word	0x000186a0

080019f0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80019f4:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <MX_I2S3_Init+0x54>)
 80019f6:	4a14      	ldr	r2, [pc, #80]	; (8001a48 <MX_I2S3_Init+0x58>)
 80019f8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80019fa:	4b12      	ldr	r3, [pc, #72]	; (8001a44 <MX_I2S3_Init+0x54>)
 80019fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a00:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a08:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a14:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a18:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001a1c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a1e:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a24:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a30:	4804      	ldr	r0, [pc, #16]	; (8001a44 <MX_I2S3_Init+0x54>)
 8001a32:	f008 fd73 	bl	800a51c <HAL_I2S_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001a3c:	f000 fc9e 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20007070 	.word	0x20007070
 8001a48:	40003c00 	.word	0x40003c00

08001a4c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a50:	4b17      	ldr	r3, [pc, #92]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a52:	4a18      	ldr	r2, [pc, #96]	; (8001ab4 <MX_SPI2_Init+0x68>)
 8001a54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a56:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a5e:	4b14      	ldr	r3, [pc, #80]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a64:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a6a:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a70:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a76:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a7c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a8a:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a90:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001a96:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a98:	220a      	movs	r2, #10
 8001a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a9c:	4804      	ldr	r0, [pc, #16]	; (8001ab0 <MX_SPI2_Init+0x64>)
 8001a9e:	f00a f8cd 	bl	800bc3c <HAL_SPI_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001aa8:	f000 fc68 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20005a60 	.word	0x20005a60
 8001ab4:	40003800 	.word	0x40003800

08001ab8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	; 0x28
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abe:	f107 0320 	add.w	r3, r7, #32
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac8:	1d3b      	adds	r3, r7, #4
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]
 8001ad6:	615a      	str	r2, [r3, #20]
 8001ad8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ada:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001adc:	4a22      	ldr	r2, [pc, #136]	; (8001b68 <MX_TIM3_Init+0xb0>)
 8001ade:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 8001ae0:	4b20      	ldr	r3, [pc, #128]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001ae2:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ae6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae8:	4b1e      	ldr	r3, [pc, #120]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001aee:	4b1d      	ldr	r3, [pc, #116]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001af0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001af4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af6:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afc:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b02:	4818      	ldr	r0, [pc, #96]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b04:	f00a fd80 	bl	800c608 <HAL_TIM_PWM_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001b0e:	f000 fc35 	bl	800237c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b12:	2300      	movs	r3, #0
 8001b14:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b1a:	f107 0320 	add.w	r3, r7, #32
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4810      	ldr	r0, [pc, #64]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b22:	f00b f8d3 	bl	800cccc <HAL_TIMEx_MasterConfigSynchronization>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001b2c:	f000 fc26 	bl	800237c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b30:	2360      	movs	r3, #96	; 0x60
 8001b32:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	2204      	movs	r2, #4
 8001b44:	4619      	mov	r1, r3
 8001b46:	4807      	ldr	r0, [pc, #28]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b48:	f00a fdae 	bl	800c6a8 <HAL_TIM_PWM_ConfigChannel>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001b52:	f000 fc13 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b56:	4803      	ldr	r0, [pc, #12]	; (8001b64 <MX_TIM3_Init+0xac>)
 8001b58:	f000 fec6 	bl	80028e8 <HAL_TIM_MspPostInit>

}
 8001b5c:	bf00      	nop
 8001b5e:	3728      	adds	r7, #40	; 0x28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20006b14 	.word	0x20006b14
 8001b68:	40000400 	.word	0x40000400

08001b6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b70:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b72:	4a12      	ldr	r2, [pc, #72]	; (8001bbc <MX_USART2_UART_Init+0x50>)
 8001b74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b90:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b92:	220c      	movs	r2, #12
 8001b94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b96:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ba2:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001ba4:	f00b f90e 	bl	800cdc4 <HAL_UART_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bae:	f000 fbe5 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20006bbc 	.word	0x20006bbc
 8001bbc:	40004400 	.word	0x40004400

08001bc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <MX_DMA_Init+0x4c>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	4a0f      	ldr	r2, [pc, #60]	; (8001c0c <MX_DMA_Init+0x4c>)
 8001bd0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <MX_DMA_Init+0x4c>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2100      	movs	r1, #0
 8001be6:	200f      	movs	r0, #15
 8001be8:	f005 f96b 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001bec:	200f      	movs	r0, #15
 8001bee:	f005 f984 	bl	8006efa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2010      	movs	r0, #16
 8001bf8:	f005 f963 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001bfc:	2010      	movs	r0, #16
 8001bfe:	f005 f97c 	bl	8006efa <HAL_NVIC_EnableIRQ>

}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800

08001c10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08c      	sub	sp, #48	; 0x30
 8001c14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c16:	f107 031c 	add.w	r3, r7, #28
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
 8001c24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	4b97      	ldr	r3, [pc, #604]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a96      	ldr	r2, [pc, #600]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c30:	f043 0310 	orr.w	r3, r3, #16
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b94      	ldr	r3, [pc, #592]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	61bb      	str	r3, [r7, #24]
 8001c40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	4b90      	ldr	r3, [pc, #576]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	4a8f      	ldr	r2, [pc, #572]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	6313      	str	r3, [r2, #48]	; 0x30
 8001c52:	4b8d      	ldr	r3, [pc, #564]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	4b89      	ldr	r3, [pc, #548]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a88      	ldr	r2, [pc, #544]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b86      	ldr	r3, [pc, #536]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4b82      	ldr	r3, [pc, #520]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	4a81      	ldr	r2, [pc, #516]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8a:	4b7f      	ldr	r3, [pc, #508]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	60bb      	str	r3, [r7, #8]
 8001c9a:	4b7b      	ldr	r3, [pc, #492]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a7a      	ldr	r2, [pc, #488]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b78      	ldr	r3, [pc, #480]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	60bb      	str	r3, [r7, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	4b74      	ldr	r3, [pc, #464]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a73      	ldr	r2, [pc, #460]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001cbc:	f043 0308 	orr.w	r3, r3, #8
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b71      	ldr	r3, [pc, #452]	; (8001e88 <MX_GPIO_Init+0x278>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|DISPL_DC_Pin|DISPL_RST_Pin, GPIO_PIN_RESET);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f24c 0108 	movw	r1, #49160	; 0xc008
 8001cd4:	486d      	ldr	r0, [pc, #436]	; (8001e8c <MX_GPIO_Init+0x27c>)
 8001cd6:	f005 ffe7 	bl	8007ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_Power_GPIO_Port, OTG_FS_Power_Pin, GPIO_PIN_SET);
 8001cda:	2201      	movs	r2, #1
 8001cdc:	2101      	movs	r1, #1
 8001cde:	486c      	ldr	r0, [pc, #432]	; (8001e90 <MX_GPIO_Init+0x280>)
 8001ce0:	f005 ffe2 	bl	8007ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DISPL_CS_Pin|TOUCH_CS_Pin, GPIO_PIN_SET);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001cea:	4868      	ldr	r0, [pc, #416]	; (8001e8c <MX_GPIO_Init+0x27c>)
 8001cec:	f005 ffdc 	bl	8007ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cf6:	4867      	ldr	r0, [pc, #412]	; (8001e94 <MX_GPIO_Init+0x284>)
 8001cf8:	f005 ffd6 	bl	8007ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001d02:	4865      	ldr	r0, [pc, #404]	; (8001e98 <MX_GPIO_Init+0x288>)
 8001d04:	f005 ffd0 	bl	8007ca8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin DISPL_RST_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|DISPL_RST_Pin;
 8001d08:	f248 0308 	movw	r3, #32776	; 0x8008
 8001d0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d16:	2300      	movs	r3, #0
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d1a:	f107 031c 	add.w	r3, r7, #28
 8001d1e:	4619      	mov	r1, r3
 8001d20:	485a      	ldr	r0, [pc, #360]	; (8001e8c <MX_GPIO_Init+0x27c>)
 8001d22:	f005 fd11 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_Power_Pin */
  GPIO_InitStruct.Pin = OTG_FS_Power_Pin;
 8001d26:	2301      	movs	r3, #1
 8001d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d32:	2300      	movs	r3, #0
 8001d34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_Power_GPIO_Port, &GPIO_InitStruct);
 8001d36:	f107 031c 	add.w	r3, r7, #28
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4854      	ldr	r0, [pc, #336]	; (8001e90 <MX_GPIO_Init+0x280>)
 8001d3e:	f005 fd03 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_IN_Pin */
  GPIO_InitStruct.Pin = Button_IN_Pin;
 8001d42:	2320      	movs	r3, #32
 8001d44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d46:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_IN_GPIO_Port, &GPIO_InitStruct);
 8001d50:	f107 031c 	add.w	r3, r7, #28
 8001d54:	4619      	mov	r1, r3
 8001d56:	4851      	ldr	r0, [pc, #324]	; (8001e9c <MX_GPIO_Init+0x28c>)
 8001d58:	f005 fcf6 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary_CLK_Pin */
  GPIO_InitStruct.Pin = Rotary_CLK_Pin;
 8001d5c:	2310      	movs	r3, #16
 8001d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d60:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_CLK_GPIO_Port, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4847      	ldr	r0, [pc, #284]	; (8001e90 <MX_GPIO_Init+0x280>)
 8001d72:	f005 fce9 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary_DT_Pin */
  GPIO_InitStruct.Pin = Rotary_DT_Pin;
 8001d76:	2320      	movs	r3, #32
 8001d78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_DT_GPIO_Port, &GPIO_InitStruct);
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	4619      	mov	r1, r3
 8001d88:	4841      	ldr	r0, [pc, #260]	; (8001e90 <MX_GPIO_Init+0x280>)
 8001d8a:	f005 fcdd 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	4619      	mov	r1, r3
 8001da0:	483c      	ldr	r0, [pc, #240]	; (8001e94 <MX_GPIO_Init+0x284>)
 8001da2:	f005 fcd1 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_INT_Pin */
  GPIO_InitStruct.Pin = TOUCH_INT_Pin;
 8001da6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dac:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db2:	2301      	movs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_INT_GPIO_Port, &GPIO_InitStruct);
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4833      	ldr	r0, [pc, #204]	; (8001e8c <MX_GPIO_Init+0x27c>)
 8001dbe:	f005 fcc3 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_CS_Pin TOUCH_CS_Pin DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin|TOUCH_CS_Pin|DISPL_DC_Pin;
 8001dc2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd4:	f107 031c 	add.w	r3, r7, #28
 8001dd8:	4619      	mov	r1, r3
 8001dda:	482c      	ldr	r0, [pc, #176]	; (8001e8c <MX_GPIO_Init+0x27c>)
 8001ddc:	f005 fcb4 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_LED_Pin */
  GPIO_InitStruct.Pin = DISPL_LED_Pin;
 8001de0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de6:	2301      	movs	r3, #1
 8001de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dee:	2300      	movs	r3, #0
 8001df0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DISPL_LED_GPIO_Port, &GPIO_InitStruct);
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	4619      	mov	r1, r3
 8001df8:	4826      	ldr	r0, [pc, #152]	; (8001e94 <MX_GPIO_Init+0x284>)
 8001dfa:	f005 fca5 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001dfe:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001e02:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e04:	2301      	movs	r3, #1
 8001e06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e10:	f107 031c 	add.w	r3, r7, #28
 8001e14:	4619      	mov	r1, r3
 8001e16:	4820      	ldr	r0, [pc, #128]	; (8001e98 <MX_GPIO_Init+0x288>)
 8001e18:	f005 fc96 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001e1c:	2320      	movs	r3, #32
 8001e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e20:	2300      	movs	r3, #0
 8001e22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001e28:	f107 031c 	add.w	r3, r7, #28
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	481a      	ldr	r0, [pc, #104]	; (8001e98 <MX_GPIO_Init+0x288>)
 8001e30:	f005 fc8a 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001e34:	2302      	movs	r3, #2
 8001e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e38:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	4810      	ldr	r0, [pc, #64]	; (8001e8c <MX_GPIO_Init+0x27c>)
 8001e4a:	f005 fc7d 	bl	8007748 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	200a      	movs	r0, #10
 8001e54:	f005 f835 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001e58:	200a      	movs	r0, #10
 8001e5a:	f005 f84e 	bl	8006efa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	2017      	movs	r0, #23
 8001e64:	f005 f82d 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e68:	2017      	movs	r0, #23
 8001e6a:	f005 f846 	bl	8006efa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	2028      	movs	r0, #40	; 0x28
 8001e74:	f005 f825 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e78:	2028      	movs	r0, #40	; 0x28
 8001e7a:	f005 f83e 	bl	8006efa <HAL_NVIC_EnableIRQ>

}
 8001e7e:	bf00      	nop
 8001e80:	3730      	adds	r7, #48	; 0x30
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40020800 	.word	0x40020800
 8001e94:	40020400 	.word	0x40020400
 8001e98:	40020c00 	.word	0x40020c00
 8001e9c:	40020000 	.word	0x40020000

08001ea0 <readEncoder>:

/* USER CODE BEGIN 4 */
void readEncoder()
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b090      	sub	sp, #64	; 0x40
 8001ea4:	af00      	add	r7, sp, #0
if(menu1_running ==1){
 8001ea6:	4b81      	ldr	r3, [pc, #516]	; (80020ac <readEncoder+0x20c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d176      	bne.n	8001f9c <readEncoder+0xfc>
	if(Scale_running==0){
 8001eae:	4b80      	ldr	r3, [pc, #512]	; (80020b0 <readEncoder+0x210>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d136      	bne.n	8001f24 <readEncoder+0x84>
		int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 8001eb6:	2110      	movs	r1, #16
 8001eb8:	487e      	ldr	r0, [pc, #504]	; (80020b4 <readEncoder+0x214>)
 8001eba:	f005 fedd 	bl	8007c78 <HAL_GPIO_ReadPin>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	607b      	str	r3, [r7, #4]
		if (CLKNow != CLKPrevious)
 8001ec2:	4b7d      	ldr	r3, [pc, #500]	; (80020b8 <readEncoder+0x218>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d027      	beq.n	8001f1c <readEncoder+0x7c>
		{
			int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8001ecc:	2120      	movs	r1, #32
 8001ece:	4879      	ldr	r0, [pc, #484]	; (80020b4 <readEncoder+0x214>)
 8001ed0:	f005 fed2 	bl	8007c78 <HAL_GPIO_ReadPin>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	603b      	str	r3, [r7, #0]
			if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d00d      	beq.n	8001efc <readEncoder+0x5c>
			{
				if (menu_counter < 2)
 8001ee0:	4b76      	ldr	r3, [pc, #472]	; (80020bc <readEncoder+0x21c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	dc05      	bgt.n	8001ef4 <readEncoder+0x54>
					menu_counter++;
 8001ee8:	4b74      	ldr	r3, [pc, #464]	; (80020bc <readEncoder+0x21c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	3301      	adds	r3, #1
 8001eee:	4a73      	ldr	r2, [pc, #460]	; (80020bc <readEncoder+0x21c>)
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	e010      	b.n	8001f16 <readEncoder+0x76>
				else
					menu_counter = 0;
 8001ef4:	4b71      	ldr	r3, [pc, #452]	; (80020bc <readEncoder+0x21c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	e00c      	b.n	8001f16 <readEncoder+0x76>
			}
			else // Encoder is rotating in B direction
			{
				if (menu_counter < 1)
 8001efc:	4b6f      	ldr	r3, [pc, #444]	; (80020bc <readEncoder+0x21c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	dc03      	bgt.n	8001f0c <readEncoder+0x6c>
					menu_counter = 2;
 8001f04:	4b6d      	ldr	r3, [pc, #436]	; (80020bc <readEncoder+0x21c>)
 8001f06:	2202      	movs	r2, #2
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	e004      	b.n	8001f16 <readEncoder+0x76>
				else
					menu_counter--;
 8001f0c:	4b6b      	ldr	r3, [pc, #428]	; (80020bc <readEncoder+0x21c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	3b01      	subs	r3, #1
 8001f12:	4a6a      	ldr	r2, [pc, #424]	; (80020bc <readEncoder+0x21c>)
 8001f14:	6013      	str	r3, [r2, #0]
			}
			refreshLCD = 1;
 8001f16:	4b6a      	ldr	r3, [pc, #424]	; (80020c0 <readEncoder+0x220>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]
		}
		CLKPrevious = CLKNow; // Store last state of CLK
 8001f1c:	4a66      	ldr	r2, [pc, #408]	; (80020b8 <readEncoder+0x218>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6013      	str	r3, [r2, #0]
							    		refreshLCD = 1;
							    	}
							    CLKPrevious = CLKNow; // Store last state of CLK
	}
}
}
 8001f22:	e1cc      	b.n	80022be <readEncoder+0x41e>
	else if(Scale_running==1){
 8001f24:	4b62      	ldr	r3, [pc, #392]	; (80020b0 <readEncoder+0x210>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	f040 81c8 	bne.w	80022be <readEncoder+0x41e>
		int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 8001f2e:	2110      	movs	r1, #16
 8001f30:	4860      	ldr	r0, [pc, #384]	; (80020b4 <readEncoder+0x214>)
 8001f32:	f005 fea1 	bl	8007c78 <HAL_GPIO_ReadPin>
 8001f36:	4603      	mov	r3, r0
 8001f38:	60fb      	str	r3, [r7, #12]
				if (CLKNow != CLKPrevious)
 8001f3a:	4b5f      	ldr	r3, [pc, #380]	; (80020b8 <readEncoder+0x218>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d027      	beq.n	8001f94 <readEncoder+0xf4>
					int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8001f44:	2120      	movs	r1, #32
 8001f46:	485b      	ldr	r0, [pc, #364]	; (80020b4 <readEncoder+0x214>)
 8001f48:	f005 fe96 	bl	8007c78 <HAL_GPIO_ReadPin>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	60bb      	str	r3, [r7, #8]
					if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d00d      	beq.n	8001f74 <readEncoder+0xd4>
						if (Scale_counter < 10)
 8001f58:	4b5a      	ldr	r3, [pc, #360]	; (80020c4 <readEncoder+0x224>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b09      	cmp	r3, #9
 8001f5e:	dc05      	bgt.n	8001f6c <readEncoder+0xcc>
							Scale_counter++;
 8001f60:	4b58      	ldr	r3, [pc, #352]	; (80020c4 <readEncoder+0x224>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	3301      	adds	r3, #1
 8001f66:	4a57      	ldr	r2, [pc, #348]	; (80020c4 <readEncoder+0x224>)
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	e010      	b.n	8001f8e <readEncoder+0xee>
							Scale_counter = 0;
 8001f6c:	4b55      	ldr	r3, [pc, #340]	; (80020c4 <readEncoder+0x224>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	e00c      	b.n	8001f8e <readEncoder+0xee>
						if (Scale_counter < 1)
 8001f74:	4b53      	ldr	r3, [pc, #332]	; (80020c4 <readEncoder+0x224>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	dc03      	bgt.n	8001f84 <readEncoder+0xe4>
							Scale_counter = 10;
 8001f7c:	4b51      	ldr	r3, [pc, #324]	; (80020c4 <readEncoder+0x224>)
 8001f7e:	220a      	movs	r2, #10
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	e004      	b.n	8001f8e <readEncoder+0xee>
							Scale_counter--;
 8001f84:	4b4f      	ldr	r3, [pc, #316]	; (80020c4 <readEncoder+0x224>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	4a4e      	ldr	r2, [pc, #312]	; (80020c4 <readEncoder+0x224>)
 8001f8c:	6013      	str	r3, [r2, #0]
					refreshLCD = 1;
 8001f8e:	4b4c      	ldr	r3, [pc, #304]	; (80020c0 <readEncoder+0x220>)
 8001f90:	2201      	movs	r2, #1
 8001f92:	601a      	str	r2, [r3, #0]
				CLKPrevious = CLKNow; // Store last state of CLK
 8001f94:	4a48      	ldr	r2, [pc, #288]	; (80020b8 <readEncoder+0x218>)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6013      	str	r3, [r2, #0]
}
 8001f9a:	e190      	b.n	80022be <readEncoder+0x41e>
else if (menu2_running ==1){
 8001f9c:	4b4a      	ldr	r3, [pc, #296]	; (80020c8 <readEncoder+0x228>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d136      	bne.n	8002012 <readEncoder+0x172>
	int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 8001fa4:	2110      	movs	r1, #16
 8001fa6:	4843      	ldr	r0, [pc, #268]	; (80020b4 <readEncoder+0x214>)
 8001fa8:	f005 fe66 	bl	8007c78 <HAL_GPIO_ReadPin>
 8001fac:	4603      	mov	r3, r0
 8001fae:	617b      	str	r3, [r7, #20]
	    if (CLKNow != CLKPrevious)
 8001fb0:	4b41      	ldr	r3, [pc, #260]	; (80020b8 <readEncoder+0x218>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d027      	beq.n	800200a <readEncoder+0x16a>
	        int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8001fba:	2120      	movs	r1, #32
 8001fbc:	483d      	ldr	r0, [pc, #244]	; (80020b4 <readEncoder+0x214>)
 8001fbe:	f005 fe5b 	bl	8007c78 <HAL_GPIO_ReadPin>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	613b      	str	r3, [r7, #16]
	        if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d00d      	beq.n	8001fea <readEncoder+0x14a>
	            if (menu2_counter < 4)
 8001fce:	4b3f      	ldr	r3, [pc, #252]	; (80020cc <readEncoder+0x22c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	dc05      	bgt.n	8001fe2 <readEncoder+0x142>
	                menu2_counter++;
 8001fd6:	4b3d      	ldr	r3, [pc, #244]	; (80020cc <readEncoder+0x22c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	4a3b      	ldr	r2, [pc, #236]	; (80020cc <readEncoder+0x22c>)
 8001fde:	6013      	str	r3, [r2, #0]
 8001fe0:	e010      	b.n	8002004 <readEncoder+0x164>
	                menu2_counter = 0;
 8001fe2:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <readEncoder+0x22c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	e00c      	b.n	8002004 <readEncoder+0x164>
	            if (menu2_counter < 1)
 8001fea:	4b38      	ldr	r3, [pc, #224]	; (80020cc <readEncoder+0x22c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	dc03      	bgt.n	8001ffa <readEncoder+0x15a>
	                menu2_counter = 4;
 8001ff2:	4b36      	ldr	r3, [pc, #216]	; (80020cc <readEncoder+0x22c>)
 8001ff4:	2204      	movs	r2, #4
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e004      	b.n	8002004 <readEncoder+0x164>
	                menu2_counter--;
 8001ffa:	4b34      	ldr	r3, [pc, #208]	; (80020cc <readEncoder+0x22c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	4a32      	ldr	r2, [pc, #200]	; (80020cc <readEncoder+0x22c>)
 8002002:	6013      	str	r3, [r2, #0]
	        refreshLCD = 1;
 8002004:	4b2e      	ldr	r3, [pc, #184]	; (80020c0 <readEncoder+0x220>)
 8002006:	2201      	movs	r2, #1
 8002008:	601a      	str	r2, [r3, #0]
	    CLKPrevious = CLKNow; // Store last state of CLK
 800200a:	4a2b      	ldr	r2, [pc, #172]	; (80020b8 <readEncoder+0x218>)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	e155      	b.n	80022be <readEncoder+0x41e>
else if (menu3_running ==1){
 8002012:	4b2f      	ldr	r3, [pc, #188]	; (80020d0 <readEncoder+0x230>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b01      	cmp	r3, #1
 8002018:	f040 8151 	bne.w	80022be <readEncoder+0x41e>
	if(Attack_running == 0 && Decay_running == 0 && Sustain_running == 0 && Release_running == 0){
 800201c:	4b2d      	ldr	r3, [pc, #180]	; (80020d4 <readEncoder+0x234>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d161      	bne.n	80020e8 <readEncoder+0x248>
 8002024:	4b2c      	ldr	r3, [pc, #176]	; (80020d8 <readEncoder+0x238>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d15d      	bne.n	80020e8 <readEncoder+0x248>
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <readEncoder+0x23c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d159      	bne.n	80020e8 <readEncoder+0x248>
 8002034:	4b2a      	ldr	r3, [pc, #168]	; (80020e0 <readEncoder+0x240>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d155      	bne.n	80020e8 <readEncoder+0x248>
			int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 800203c:	2110      	movs	r1, #16
 800203e:	481d      	ldr	r0, [pc, #116]	; (80020b4 <readEncoder+0x214>)
 8002040:	f005 fe1a 	bl	8007c78 <HAL_GPIO_ReadPin>
 8002044:	4603      	mov	r3, r0
 8002046:	63fb      	str	r3, [r7, #60]	; 0x3c
	    	if (CLKNow != CLKPrevious)
 8002048:	4b1b      	ldr	r3, [pc, #108]	; (80020b8 <readEncoder+0x218>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800204e:	429a      	cmp	r2, r3
 8002050:	d027      	beq.n	80020a2 <readEncoder+0x202>
	    		int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8002052:	2120      	movs	r1, #32
 8002054:	4817      	ldr	r0, [pc, #92]	; (80020b4 <readEncoder+0x214>)
 8002056:	f005 fe0f 	bl	8007c78 <HAL_GPIO_ReadPin>
 800205a:	4603      	mov	r3, r0
 800205c:	63bb      	str	r3, [r7, #56]	; 0x38
	    		if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 800205e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002060:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002062:	429a      	cmp	r2, r3
 8002064:	d00d      	beq.n	8002082 <readEncoder+0x1e2>
	    			if (menu3_counter < 4)
 8002066:	4b1f      	ldr	r3, [pc, #124]	; (80020e4 <readEncoder+0x244>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2b03      	cmp	r3, #3
 800206c:	dc05      	bgt.n	800207a <readEncoder+0x1da>
	    				menu3_counter++;
 800206e:	4b1d      	ldr	r3, [pc, #116]	; (80020e4 <readEncoder+0x244>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	3301      	adds	r3, #1
 8002074:	4a1b      	ldr	r2, [pc, #108]	; (80020e4 <readEncoder+0x244>)
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	e010      	b.n	800209c <readEncoder+0x1fc>
	    				menu3_counter = 0;
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <readEncoder+0x244>)
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	e00c      	b.n	800209c <readEncoder+0x1fc>
	    			if (menu3_counter < 1)
 8002082:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <readEncoder+0x244>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	dc03      	bgt.n	8002092 <readEncoder+0x1f2>
	    				menu3_counter = 4;
 800208a:	4b16      	ldr	r3, [pc, #88]	; (80020e4 <readEncoder+0x244>)
 800208c:	2204      	movs	r2, #4
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	e004      	b.n	800209c <readEncoder+0x1fc>
	    				menu3_counter--;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <readEncoder+0x244>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	3b01      	subs	r3, #1
 8002098:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <readEncoder+0x244>)
 800209a:	6013      	str	r3, [r2, #0]
	    		refreshLCD = 1;
 800209c:	4b08      	ldr	r3, [pc, #32]	; (80020c0 <readEncoder+0x220>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
	    CLKPrevious = CLKNow; // Store last state of CLK
 80020a2:	4a05      	ldr	r2, [pc, #20]	; (80020b8 <readEncoder+0x218>)
 80020a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a6:	6013      	str	r3, [r2, #0]
	if(Attack_running == 0 && Decay_running == 0 && Sustain_running == 0 && Release_running == 0){
 80020a8:	bf00      	nop
}
 80020aa:	e108      	b.n	80022be <readEncoder+0x41e>
 80020ac:	20000010 	.word	0x20000010
 80020b0:	20000144 	.word	0x20000144
 80020b4:	40020800 	.word	0x40020800
 80020b8:	20000108 	.word	0x20000108
 80020bc:	2000010c 	.word	0x2000010c
 80020c0:	2000000c 	.word	0x2000000c
 80020c4:	20000128 	.word	0x20000128
 80020c8:	2000012c 	.word	0x2000012c
 80020cc:	20000110 	.word	0x20000110
 80020d0:	20000130 	.word	0x20000130
 80020d4:	20000134 	.word	0x20000134
 80020d8:	20000138 	.word	0x20000138
 80020dc:	2000013c 	.word	0x2000013c
 80020e0:	20000140 	.word	0x20000140
 80020e4:	20000114 	.word	0x20000114
	else if(Attack_running == 1){
 80020e8:	4b77      	ldr	r3, [pc, #476]	; (80022c8 <readEncoder+0x428>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d136      	bne.n	800215e <readEncoder+0x2be>
		int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 80020f0:	2110      	movs	r1, #16
 80020f2:	4876      	ldr	r0, [pc, #472]	; (80022cc <readEncoder+0x42c>)
 80020f4:	f005 fdc0 	bl	8007c78 <HAL_GPIO_ReadPin>
 80020f8:	4603      	mov	r3, r0
 80020fa:	61fb      	str	r3, [r7, #28]
			    	if (CLKNow != CLKPrevious)
 80020fc:	4b74      	ldr	r3, [pc, #464]	; (80022d0 <readEncoder+0x430>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	69fa      	ldr	r2, [r7, #28]
 8002102:	429a      	cmp	r2, r3
 8002104:	d027      	beq.n	8002156 <readEncoder+0x2b6>
			    		int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8002106:	2120      	movs	r1, #32
 8002108:	4870      	ldr	r0, [pc, #448]	; (80022cc <readEncoder+0x42c>)
 800210a:	f005 fdb5 	bl	8007c78 <HAL_GPIO_ReadPin>
 800210e:	4603      	mov	r3, r0
 8002110:	61bb      	str	r3, [r7, #24]
			    		if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	429a      	cmp	r2, r3
 8002118:	d00d      	beq.n	8002136 <readEncoder+0x296>
			    			if (Attack_counter < 10)
 800211a:	4b6e      	ldr	r3, [pc, #440]	; (80022d4 <readEncoder+0x434>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b09      	cmp	r3, #9
 8002120:	dc05      	bgt.n	800212e <readEncoder+0x28e>
			    				Attack_counter++;
 8002122:	4b6c      	ldr	r3, [pc, #432]	; (80022d4 <readEncoder+0x434>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	3301      	adds	r3, #1
 8002128:	4a6a      	ldr	r2, [pc, #424]	; (80022d4 <readEncoder+0x434>)
 800212a:	6013      	str	r3, [r2, #0]
 800212c:	e010      	b.n	8002150 <readEncoder+0x2b0>
			    				Attack_counter = 0;
 800212e:	4b69      	ldr	r3, [pc, #420]	; (80022d4 <readEncoder+0x434>)
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e00c      	b.n	8002150 <readEncoder+0x2b0>
			    			if (Attack_counter < 1)
 8002136:	4b67      	ldr	r3, [pc, #412]	; (80022d4 <readEncoder+0x434>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	dc03      	bgt.n	8002146 <readEncoder+0x2a6>
			    				Attack_counter = 10;
 800213e:	4b65      	ldr	r3, [pc, #404]	; (80022d4 <readEncoder+0x434>)
 8002140:	220a      	movs	r2, #10
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	e004      	b.n	8002150 <readEncoder+0x2b0>
			    				Attack_counter--;
 8002146:	4b63      	ldr	r3, [pc, #396]	; (80022d4 <readEncoder+0x434>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	3b01      	subs	r3, #1
 800214c:	4a61      	ldr	r2, [pc, #388]	; (80022d4 <readEncoder+0x434>)
 800214e:	6013      	str	r3, [r2, #0]
			    		refreshLCD = 1;
 8002150:	4b61      	ldr	r3, [pc, #388]	; (80022d8 <readEncoder+0x438>)
 8002152:	2201      	movs	r2, #1
 8002154:	601a      	str	r2, [r3, #0]
			    CLKPrevious = CLKNow; // Store last state of CLK
 8002156:	4a5e      	ldr	r2, [pc, #376]	; (80022d0 <readEncoder+0x430>)
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	6013      	str	r3, [r2, #0]
}
 800215c:	e0af      	b.n	80022be <readEncoder+0x41e>
	else if(Decay_running == 1){
 800215e:	4b5f      	ldr	r3, [pc, #380]	; (80022dc <readEncoder+0x43c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d136      	bne.n	80021d4 <readEncoder+0x334>
		int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 8002166:	2110      	movs	r1, #16
 8002168:	4858      	ldr	r0, [pc, #352]	; (80022cc <readEncoder+0x42c>)
 800216a:	f005 fd85 	bl	8007c78 <HAL_GPIO_ReadPin>
 800216e:	4603      	mov	r3, r0
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
					    	if (CLKNow != CLKPrevious)
 8002172:	4b57      	ldr	r3, [pc, #348]	; (80022d0 <readEncoder+0x430>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002178:	429a      	cmp	r2, r3
 800217a:	d027      	beq.n	80021cc <readEncoder+0x32c>
					    		int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 800217c:	2120      	movs	r1, #32
 800217e:	4853      	ldr	r0, [pc, #332]	; (80022cc <readEncoder+0x42c>)
 8002180:	f005 fd7a 	bl	8007c78 <HAL_GPIO_ReadPin>
 8002184:	4603      	mov	r3, r0
 8002186:	623b      	str	r3, [r7, #32]
					    		if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8002188:	6a3a      	ldr	r2, [r7, #32]
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218c:	429a      	cmp	r2, r3
 800218e:	d00d      	beq.n	80021ac <readEncoder+0x30c>
					    			if (Decay_counter < 10)
 8002190:	4b53      	ldr	r3, [pc, #332]	; (80022e0 <readEncoder+0x440>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b09      	cmp	r3, #9
 8002196:	dc05      	bgt.n	80021a4 <readEncoder+0x304>
					    				Decay_counter++;
 8002198:	4b51      	ldr	r3, [pc, #324]	; (80022e0 <readEncoder+0x440>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	4a50      	ldr	r2, [pc, #320]	; (80022e0 <readEncoder+0x440>)
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	e010      	b.n	80021c6 <readEncoder+0x326>
					    				Decay_counter = 0;
 80021a4:	4b4e      	ldr	r3, [pc, #312]	; (80022e0 <readEncoder+0x440>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	e00c      	b.n	80021c6 <readEncoder+0x326>
					    			if (Decay_counter < 1)
 80021ac:	4b4c      	ldr	r3, [pc, #304]	; (80022e0 <readEncoder+0x440>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	dc03      	bgt.n	80021bc <readEncoder+0x31c>
					    				Decay_counter = 10;
 80021b4:	4b4a      	ldr	r3, [pc, #296]	; (80022e0 <readEncoder+0x440>)
 80021b6:	220a      	movs	r2, #10
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	e004      	b.n	80021c6 <readEncoder+0x326>
					    				Decay_counter--;
 80021bc:	4b48      	ldr	r3, [pc, #288]	; (80022e0 <readEncoder+0x440>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	3b01      	subs	r3, #1
 80021c2:	4a47      	ldr	r2, [pc, #284]	; (80022e0 <readEncoder+0x440>)
 80021c4:	6013      	str	r3, [r2, #0]
					    		refreshLCD = 1;
 80021c6:	4b44      	ldr	r3, [pc, #272]	; (80022d8 <readEncoder+0x438>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
					    CLKPrevious = CLKNow; // Store last state of CLK
 80021cc:	4a40      	ldr	r2, [pc, #256]	; (80022d0 <readEncoder+0x430>)
 80021ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d0:	6013      	str	r3, [r2, #0]
}
 80021d2:	e074      	b.n	80022be <readEncoder+0x41e>
	else if(Sustain_running == 1){
 80021d4:	4b43      	ldr	r3, [pc, #268]	; (80022e4 <readEncoder+0x444>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d136      	bne.n	800224a <readEncoder+0x3aa>
		int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 80021dc:	2110      	movs	r1, #16
 80021de:	483b      	ldr	r0, [pc, #236]	; (80022cc <readEncoder+0x42c>)
 80021e0:	f005 fd4a 	bl	8007c78 <HAL_GPIO_ReadPin>
 80021e4:	4603      	mov	r3, r0
 80021e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					    	if (CLKNow != CLKPrevious)
 80021e8:	4b39      	ldr	r3, [pc, #228]	; (80022d0 <readEncoder+0x430>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d027      	beq.n	8002242 <readEncoder+0x3a2>
					    		int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 80021f2:	2120      	movs	r1, #32
 80021f4:	4835      	ldr	r0, [pc, #212]	; (80022cc <readEncoder+0x42c>)
 80021f6:	f005 fd3f 	bl	8007c78 <HAL_GPIO_ReadPin>
 80021fa:	4603      	mov	r3, r0
 80021fc:	62bb      	str	r3, [r7, #40]	; 0x28
					    		if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 80021fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002202:	429a      	cmp	r2, r3
 8002204:	d00d      	beq.n	8002222 <readEncoder+0x382>
					    			if (Sustain_counter < 10)
 8002206:	4b38      	ldr	r3, [pc, #224]	; (80022e8 <readEncoder+0x448>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b09      	cmp	r3, #9
 800220c:	dc05      	bgt.n	800221a <readEncoder+0x37a>
					    				Sustain_counter++;
 800220e:	4b36      	ldr	r3, [pc, #216]	; (80022e8 <readEncoder+0x448>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	3301      	adds	r3, #1
 8002214:	4a34      	ldr	r2, [pc, #208]	; (80022e8 <readEncoder+0x448>)
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	e010      	b.n	800223c <readEncoder+0x39c>
					    				Sustain_counter = 0;
 800221a:	4b33      	ldr	r3, [pc, #204]	; (80022e8 <readEncoder+0x448>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	e00c      	b.n	800223c <readEncoder+0x39c>
					    			if (Sustain_counter < 1)
 8002222:	4b31      	ldr	r3, [pc, #196]	; (80022e8 <readEncoder+0x448>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	dc03      	bgt.n	8002232 <readEncoder+0x392>
					    				Sustain_counter = 10;
 800222a:	4b2f      	ldr	r3, [pc, #188]	; (80022e8 <readEncoder+0x448>)
 800222c:	220a      	movs	r2, #10
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	e004      	b.n	800223c <readEncoder+0x39c>
					    				Sustain_counter--;
 8002232:	4b2d      	ldr	r3, [pc, #180]	; (80022e8 <readEncoder+0x448>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	3b01      	subs	r3, #1
 8002238:	4a2b      	ldr	r2, [pc, #172]	; (80022e8 <readEncoder+0x448>)
 800223a:	6013      	str	r3, [r2, #0]
					    		refreshLCD = 1;
 800223c:	4b26      	ldr	r3, [pc, #152]	; (80022d8 <readEncoder+0x438>)
 800223e:	2201      	movs	r2, #1
 8002240:	601a      	str	r2, [r3, #0]
					    CLKPrevious = CLKNow; // Store last state of CLK
 8002242:	4a23      	ldr	r2, [pc, #140]	; (80022d0 <readEncoder+0x430>)
 8002244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002246:	6013      	str	r3, [r2, #0]
}
 8002248:	e039      	b.n	80022be <readEncoder+0x41e>
	else if(Release_running == 1){
 800224a:	4b28      	ldr	r3, [pc, #160]	; (80022ec <readEncoder+0x44c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d135      	bne.n	80022be <readEncoder+0x41e>
		int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 8002252:	2110      	movs	r1, #16
 8002254:	481d      	ldr	r0, [pc, #116]	; (80022cc <readEncoder+0x42c>)
 8002256:	f005 fd0f 	bl	8007c78 <HAL_GPIO_ReadPin>
 800225a:	4603      	mov	r3, r0
 800225c:	637b      	str	r3, [r7, #52]	; 0x34
							    	if (CLKNow != CLKPrevious)
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <readEncoder+0x430>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002264:	429a      	cmp	r2, r3
 8002266:	d027      	beq.n	80022b8 <readEncoder+0x418>
							    		int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8002268:	2120      	movs	r1, #32
 800226a:	4818      	ldr	r0, [pc, #96]	; (80022cc <readEncoder+0x42c>)
 800226c:	f005 fd04 	bl	8007c78 <HAL_GPIO_ReadPin>
 8002270:	4603      	mov	r3, r0
 8002272:	633b      	str	r3, [r7, #48]	; 0x30
							    		if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8002274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002278:	429a      	cmp	r2, r3
 800227a:	d00d      	beq.n	8002298 <readEncoder+0x3f8>
							    			if (Release_counter < 10)
 800227c:	4b1c      	ldr	r3, [pc, #112]	; (80022f0 <readEncoder+0x450>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b09      	cmp	r3, #9
 8002282:	dc05      	bgt.n	8002290 <readEncoder+0x3f0>
							    				Release_counter++;
 8002284:	4b1a      	ldr	r3, [pc, #104]	; (80022f0 <readEncoder+0x450>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	3301      	adds	r3, #1
 800228a:	4a19      	ldr	r2, [pc, #100]	; (80022f0 <readEncoder+0x450>)
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	e010      	b.n	80022b2 <readEncoder+0x412>
							    				Release_counter = 0;
 8002290:	4b17      	ldr	r3, [pc, #92]	; (80022f0 <readEncoder+0x450>)
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	e00c      	b.n	80022b2 <readEncoder+0x412>
							    			if (Release_counter < 1)
 8002298:	4b15      	ldr	r3, [pc, #84]	; (80022f0 <readEncoder+0x450>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	dc03      	bgt.n	80022a8 <readEncoder+0x408>
							    				Release_counter = 10;
 80022a0:	4b13      	ldr	r3, [pc, #76]	; (80022f0 <readEncoder+0x450>)
 80022a2:	220a      	movs	r2, #10
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	e004      	b.n	80022b2 <readEncoder+0x412>
							    				Release_counter--;
 80022a8:	4b11      	ldr	r3, [pc, #68]	; (80022f0 <readEncoder+0x450>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	4a10      	ldr	r2, [pc, #64]	; (80022f0 <readEncoder+0x450>)
 80022b0:	6013      	str	r3, [r2, #0]
							    		refreshLCD = 1;
 80022b2:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <readEncoder+0x438>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	601a      	str	r2, [r3, #0]
							    CLKPrevious = CLKNow; // Store last state of CLK
 80022b8:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <readEncoder+0x430>)
 80022ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022bc:	6013      	str	r3, [r2, #0]
}
 80022be:	bf00      	nop
 80022c0:	3740      	adds	r7, #64	; 0x40
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000134 	.word	0x20000134
 80022cc:	40020800 	.word	0x40020800
 80022d0:	20000108 	.word	0x20000108
 80022d4:	20000118 	.word	0x20000118
 80022d8:	2000000c 	.word	0x2000000c
 80022dc:	20000138 	.word	0x20000138
 80022e0:	2000011c 	.word	0x2000011c
 80022e4:	2000013c 	.word	0x2000013c
 80022e8:	20000120 	.word	0x20000120
 80022ec:	20000140 	.word	0x20000140
 80022f0:	20000124 	.word	0x20000124

080022f4 <Button_Control>:

void Button_Control(){
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
	button_pressed = 1;
 80022f8:	4b15      	ldr	r3, [pc, #84]	; (8002350 <Button_Control+0x5c>)
 80022fa:	2201      	movs	r2, #1
 80022fc:	601a      	str	r2, [r3, #0]
	if(Attack_running ==1){
 80022fe:	4b15      	ldr	r3, [pc, #84]	; (8002354 <Button_Control+0x60>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d102      	bne.n	800230c <Button_Control+0x18>
		ATT_BACK = 1;
 8002306:	4b14      	ldr	r3, [pc, #80]	; (8002358 <Button_Control+0x64>)
 8002308:	2201      	movs	r2, #1
 800230a:	601a      	str	r2, [r3, #0]
	}
	if(Decay_running ==1){
 800230c:	4b13      	ldr	r3, [pc, #76]	; (800235c <Button_Control+0x68>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d102      	bne.n	800231a <Button_Control+0x26>
			DEC_BACK = 1;
 8002314:	4b12      	ldr	r3, [pc, #72]	; (8002360 <Button_Control+0x6c>)
 8002316:	2201      	movs	r2, #1
 8002318:	601a      	str	r2, [r3, #0]
	}
	if(Sustain_running ==1){
 800231a:	4b12      	ldr	r3, [pc, #72]	; (8002364 <Button_Control+0x70>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d102      	bne.n	8002328 <Button_Control+0x34>
			SUS_BACK = 1;
 8002322:	4b11      	ldr	r3, [pc, #68]	; (8002368 <Button_Control+0x74>)
 8002324:	2201      	movs	r2, #1
 8002326:	601a      	str	r2, [r3, #0]
	}
	if(Release_running ==1){
 8002328:	4b10      	ldr	r3, [pc, #64]	; (800236c <Button_Control+0x78>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d102      	bne.n	8002336 <Button_Control+0x42>
			REL_BACK = 1;
 8002330:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <Button_Control+0x7c>)
 8002332:	2201      	movs	r2, #1
 8002334:	601a      	str	r2, [r3, #0]
	}
	if(Scale_running ==1){
 8002336:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <Button_Control+0x80>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d102      	bne.n	8002344 <Button_Control+0x50>
			SCL_BACK = 1;
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <Button_Control+0x84>)
 8002340:	2201      	movs	r2, #1
 8002342:	601a      	str	r2, [r3, #0]
	}
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	20000148 	.word	0x20000148
 8002354:	20000134 	.word	0x20000134
 8002358:	2000014c 	.word	0x2000014c
 800235c:	20000138 	.word	0x20000138
 8002360:	20000150 	.word	0x20000150
 8002364:	2000013c 	.word	0x2000013c
 8002368:	20000154 	.word	0x20000154
 800236c:	20000140 	.word	0x20000140
 8002370:	20000158 	.word	0x20000158
 8002374:	20000144 	.word	0x20000144
 8002378:	2000015c 	.word	0x2000015c

0800237c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8002380:	e7fe      	b.n	8002380 <Error_Handler+0x4>
	...

08002384 <start_midi>:

extern USBH_HandleTypeDef hUsbHostFS;
uint8_t MIDI_RX_Buffer[RX_BUFF_SIZE]; // MIDI reception buffer

void start_midi(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 8002388:	2240      	movs	r2, #64	; 0x40
 800238a:	4903      	ldr	r1, [pc, #12]	; (8002398 <start_midi+0x14>)
 800238c:	4803      	ldr	r0, [pc, #12]	; (800239c <start_midi+0x18>)
 800238e:	f00c f98c 	bl	800e6aa <USBH_MIDI_Receive>
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	200070b8 	.word	0x200070b8
 800239c:	200079e4 	.word	0x200079e4

080023a0 <USBH_MIDI_ReceiveCallback>:

void USBH_MIDI_ReceiveCallback(USBH_HandleTypeDef *phost) // from usbh.midi.c
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  // each USB midi package is 4 bytes long
  uint16_t numberOfPackets = USBH_MIDI_GetLastReceivedDataSize(&hUsbHostFS) / 4;
 80023a8:	481f      	ldr	r0, [pc, #124]	; (8002428 <USBH_MIDI_ReceiveCallback+0x88>)
 80023aa:	f00c f962 	bl	800e672 <USBH_MIDI_GetLastReceivedDataSize>
 80023ae:	4603      	mov	r3, r0
 80023b0:	089b      	lsrs	r3, r3, #2
 80023b2:	81bb      	strh	r3, [r7, #12]
  printf("midi received %d packets.\r\n", numberOfPackets);
 80023b4:	89bb      	ldrh	r3, [r7, #12]
 80023b6:	4619      	mov	r1, r3
 80023b8:	481c      	ldr	r0, [pc, #112]	; (800242c <USBH_MIDI_ReceiveCallback+0x8c>)
 80023ba:	f011 f9e5 	bl	8013788 <iprintf>
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80023be:	2300      	movs	r3, #0
 80023c0:	81fb      	strh	r3, [r7, #14]
 80023c2:	e024      	b.n	800240e <USBH_MIDI_ReceiveCallback+0x6e>
    uint8_t cin_cable   = MIDI_RX_Buffer[4*i+0];
 80023c4:	89fb      	ldrh	r3, [r7, #14]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4a19      	ldr	r2, [pc, #100]	; (8002430 <USBH_MIDI_ReceiveCallback+0x90>)
 80023ca:	5cd3      	ldrb	r3, [r2, r3]
 80023cc:	72fb      	strb	r3, [r7, #11]
    uint8_t midi_cmd    = MIDI_RX_Buffer[4*i+1];
 80023ce:	89fb      	ldrh	r3, [r7, #14]
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	3301      	adds	r3, #1
 80023d4:	4a16      	ldr	r2, [pc, #88]	; (8002430 <USBH_MIDI_ReceiveCallback+0x90>)
 80023d6:	5cd3      	ldrb	r3, [r2, r3]
 80023d8:	72bb      	strb	r3, [r7, #10]
    uint8_t midi_param0 = MIDI_RX_Buffer[4*i+2];
 80023da:	89fb      	ldrh	r3, [r7, #14]
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	3302      	adds	r3, #2
 80023e0:	4a13      	ldr	r2, [pc, #76]	; (8002430 <USBH_MIDI_ReceiveCallback+0x90>)
 80023e2:	5cd3      	ldrb	r3, [r2, r3]
 80023e4:	727b      	strb	r3, [r7, #9]
    uint8_t midi_param1 = MIDI_RX_Buffer[4*i+3];
 80023e6:	89fb      	ldrh	r3, [r7, #14]
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	3303      	adds	r3, #3
 80023ec:	4a10      	ldr	r2, [pc, #64]	; (8002430 <USBH_MIDI_ReceiveCallback+0x90>)
 80023ee:	5cd3      	ldrb	r3, [r2, r3]
 80023f0:	723b      	strb	r3, [r7, #8]
    if(cin_cable == (uint8_t)0) { //?
 80023f2:	7afb      	ldrb	r3, [r7, #11]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d006      	beq.n	8002406 <USBH_MIDI_ReceiveCallback+0x66>
      continue;
    }
    decode_midi(midi_cmd, midi_param0, midi_param1);
 80023f8:	7abb      	ldrb	r3, [r7, #10]
 80023fa:	7a79      	ldrb	r1, [r7, #9]
 80023fc:	7a3a      	ldrb	r2, [r7, #8]
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 f818 	bl	8002434 <decode_midi>
 8002404:	e000      	b.n	8002408 <USBH_MIDI_ReceiveCallback+0x68>
      continue;
 8002406:	bf00      	nop
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 8002408:	89fb      	ldrh	r3, [r7, #14]
 800240a:	3301      	adds	r3, #1
 800240c:	81fb      	strh	r3, [r7, #14]
 800240e:	89fa      	ldrh	r2, [r7, #14]
 8002410:	89bb      	ldrh	r3, [r7, #12]
 8002412:	429a      	cmp	r2, r3
 8002414:	d3d6      	bcc.n	80023c4 <USBH_MIDI_ReceiveCallback+0x24>
  }
  // start a new reception
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 8002416:	2240      	movs	r2, #64	; 0x40
 8002418:	4905      	ldr	r1, [pc, #20]	; (8002430 <USBH_MIDI_ReceiveCallback+0x90>)
 800241a:	4803      	ldr	r0, [pc, #12]	; (8002428 <USBH_MIDI_ReceiveCallback+0x88>)
 800241c:	f00c f945 	bl	800e6aa <USBH_MIDI_Receive>
}
 8002420:	bf00      	nop
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	200079e4 	.word	0x200079e4
 800242c:	080149b0 	.word	0x080149b0
 8002430:	200070b8 	.word	0x200070b8

08002434 <decode_midi>:

// decode midi input, react to note on/off commands
void decode_midi(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
 800243e:	460b      	mov	r3, r1
 8002440:	71bb      	strb	r3, [r7, #6]
 8002442:	4613      	mov	r3, r2
 8002444:	717b      	strb	r3, [r7, #5]

  switch(midi_cmd & 0xf0) {
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800244c:	2b80      	cmp	r3, #128	; 0x80
 800244e:	d002      	beq.n	8002456 <decode_midi+0x22>
 8002450:	2b90      	cmp	r3, #144	; 0x90
 8002452:	d007      	beq.n	8002464 <decode_midi+0x30>
  case 0xF0: // (non-musical commands)
    printf("%d: %02x %02x %02x\r\n", i, midi_cmd, midi_param0, midi_param1);
    printf("command not handled\r\n");
    break;*/
  }
}
 8002454:	e00d      	b.n	8002472 <decode_midi+0x3e>
    note_off(midi_cmd, midi_param0, midi_param1);
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	79b9      	ldrb	r1, [r7, #6]
 800245a:	797a      	ldrb	r2, [r7, #5]
 800245c:	4618      	mov	r0, r3
 800245e:	f000 fd1f 	bl	8002ea0 <note_off>
    break;
 8002462:	e006      	b.n	8002472 <decode_midi+0x3e>
    note_on(midi_cmd, midi_param0, midi_param1);
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	79b9      	ldrb	r1, [r7, #6]
 8002468:	797a      	ldrb	r2, [r7, #5]
 800246a:	4618      	mov	r0, r3
 800246c:	f000 fcb8 	bl	8002de0 <note_on>
    break;
 8002470:	bf00      	nop
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
	...

0800247c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <HAL_MspInit+0x4c>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	4a0f      	ldr	r2, [pc, #60]	; (80024c8 <HAL_MspInit+0x4c>)
 800248c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002490:	6453      	str	r3, [r2, #68]	; 0x44
 8002492:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <HAL_MspInit+0x4c>)
 8002494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800249a:	607b      	str	r3, [r7, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	603b      	str	r3, [r7, #0]
 80024a2:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <HAL_MspInit+0x4c>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	4a08      	ldr	r2, [pc, #32]	; (80024c8 <HAL_MspInit+0x4c>)
 80024a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	; 0x40
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <HAL_MspInit+0x4c>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024ba:	2007      	movs	r0, #7
 80024bc:	f004 fcf6 	bl	8006eac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024c0:	bf00      	nop
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40023800 	.word	0x40023800

080024cc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a0b      	ldr	r2, [pc, #44]	; (8002508 <HAL_CRC_MspInit+0x3c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d10d      	bne.n	80024fa <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_CRC_MspInit+0x40>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	4a09      	ldr	r2, [pc, #36]	; (800250c <HAL_CRC_MspInit+0x40>)
 80024e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024ec:	6313      	str	r3, [r2, #48]	; 0x30
 80024ee:	4b07      	ldr	r3, [pc, #28]	; (800250c <HAL_CRC_MspInit+0x40>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80024fa:	bf00      	nop
 80024fc:	3714      	adds	r7, #20
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40023000 	.word	0x40023000
 800250c:	40023800 	.word	0x40023800

08002510 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	; 0x28
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 0314 	add.w	r3, r7, #20
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a19      	ldr	r2, [pc, #100]	; (8002594 <HAL_I2C_MspInit+0x84>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d12c      	bne.n	800258c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	4b18      	ldr	r3, [pc, #96]	; (8002598 <HAL_I2C_MspInit+0x88>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a17      	ldr	r2, [pc, #92]	; (8002598 <HAL_I2C_MspInit+0x88>)
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b15      	ldr	r3, [pc, #84]	; (8002598 <HAL_I2C_MspInit+0x88>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	613b      	str	r3, [r7, #16]
 800254c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SDL_Pin|Audio_SDA_Pin;
 800254e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002552:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002554:	2312      	movs	r3, #18
 8002556:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255c:	2303      	movs	r3, #3
 800255e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002560:	2304      	movs	r3, #4
 8002562:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002564:	f107 0314 	add.w	r3, r7, #20
 8002568:	4619      	mov	r1, r3
 800256a:	480c      	ldr	r0, [pc, #48]	; (800259c <HAL_I2C_MspInit+0x8c>)
 800256c:	f005 f8ec 	bl	8007748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	4b08      	ldr	r3, [pc, #32]	; (8002598 <HAL_I2C_MspInit+0x88>)
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	4a07      	ldr	r2, [pc, #28]	; (8002598 <HAL_I2C_MspInit+0x88>)
 800257a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800257e:	6413      	str	r3, [r2, #64]	; 0x40
 8002580:	4b05      	ldr	r3, [pc, #20]	; (8002598 <HAL_I2C_MspInit+0x88>)
 8002582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800258c:	bf00      	nop
 800258e:	3728      	adds	r7, #40	; 0x28
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40005400 	.word	0x40005400
 8002598:	40023800 	.word	0x40023800
 800259c:	40020400 	.word	0x40020400

080025a0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <HAL_I2C_MspDeInit+0x38>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d10e      	bne.n	80025d0 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80025b2:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <HAL_I2C_MspDeInit+0x3c>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	4a09      	ldr	r2, [pc, #36]	; (80025dc <HAL_I2C_MspDeInit+0x3c>)
 80025b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80025bc:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SDL_GPIO_Port, Audio_SDL_Pin);
 80025be:	2140      	movs	r1, #64	; 0x40
 80025c0:	4807      	ldr	r0, [pc, #28]	; (80025e0 <HAL_I2C_MspDeInit+0x40>)
 80025c2:	f005 fa5d 	bl	8007a80 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80025c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025ca:	4805      	ldr	r0, [pc, #20]	; (80025e0 <HAL_I2C_MspDeInit+0x40>)
 80025cc:	f005 fa58 	bl	8007a80 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40005400 	.word	0x40005400
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40020400 	.word	0x40020400

080025e4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08e      	sub	sp, #56	; 0x38
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
 80025fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a4e      	ldr	r2, [pc, #312]	; (8002748 <HAL_I2S_MspInit+0x164>)
 8002610:	4293      	cmp	r3, r2
 8002612:	f040 8094 	bne.w	800273e <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002616:	2301      	movs	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 800261a:	2332      	movs	r3, #50	; 0x32
 800261c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800261e:	2302      	movs	r3, #2
 8002620:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002622:	f107 0314 	add.w	r3, r7, #20
 8002626:	4618      	mov	r0, r3
 8002628:	f009 f99c 	bl	800b964 <HAL_RCCEx_PeriphCLKConfig>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002632:	f7ff fea3 	bl	800237c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	4b44      	ldr	r3, [pc, #272]	; (800274c <HAL_I2S_MspInit+0x168>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	4a43      	ldr	r2, [pc, #268]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002644:	6413      	str	r3, [r2, #64]	; 0x40
 8002646:	4b41      	ldr	r3, [pc, #260]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	4b3d      	ldr	r3, [pc, #244]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	4a3c      	ldr	r2, [pc, #240]	; (800274c <HAL_I2S_MspInit+0x168>)
 800265c:	f043 0301 	orr.w	r3, r3, #1
 8002660:	6313      	str	r3, [r2, #48]	; 0x30
 8002662:	4b3a      	ldr	r3, [pc, #232]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	4b36      	ldr	r3, [pc, #216]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	4a35      	ldr	r2, [pc, #212]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002678:	f043 0304 	orr.w	r3, r3, #4
 800267c:	6313      	str	r3, [r2, #48]	; 0x30
 800267e:	4b33      	ldr	r3, [pc, #204]	; (800274c <HAL_I2S_MspInit+0x168>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800268a:	2310      	movs	r3, #16
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268e:	2302      	movs	r3, #2
 8002690:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002696:	2300      	movs	r3, #0
 8002698:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800269a:	2306      	movs	r3, #6
 800269c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026a2:	4619      	mov	r1, r3
 80026a4:	482a      	ldr	r0, [pc, #168]	; (8002750 <HAL_I2S_MspInit+0x16c>)
 80026a6:	f005 f84f 	bl	8007748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80026aa:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b0:	2302      	movs	r3, #2
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b8:	2300      	movs	r3, #0
 80026ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026bc:	2306      	movs	r3, #6
 80026be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026c4:	4619      	mov	r1, r3
 80026c6:	4823      	ldr	r0, [pc, #140]	; (8002754 <HAL_I2S_MspInit+0x170>)
 80026c8:	f005 f83e 	bl	8007748 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80026cc:	4b22      	ldr	r3, [pc, #136]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026ce:	4a23      	ldr	r2, [pc, #140]	; (800275c <HAL_I2S_MspInit+0x178>)
 80026d0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80026d2:	4b21      	ldr	r3, [pc, #132]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026d8:	4b1f      	ldr	r3, [pc, #124]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026da:	2240      	movs	r2, #64	; 0x40
 80026dc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026de:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026e4:	4b1c      	ldr	r3, [pc, #112]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026ea:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026ec:	4b1a      	ldr	r3, [pc, #104]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026f2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026f4:	4b18      	ldr	r3, [pc, #96]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026fa:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80026fc:	4b16      	ldr	r3, [pc, #88]	; (8002758 <HAL_I2S_MspInit+0x174>)
 80026fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002702:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <HAL_I2S_MspInit+0x174>)
 8002706:	2200      	movs	r2, #0
 8002708:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800270a:	4b13      	ldr	r3, [pc, #76]	; (8002758 <HAL_I2S_MspInit+0x174>)
 800270c:	2204      	movs	r2, #4
 800270e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <HAL_I2S_MspInit+0x174>)
 8002712:	2201      	movs	r2, #1
 8002714:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_I2S_MspInit+0x174>)
 8002718:	2200      	movs	r2, #0
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800271c:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <HAL_I2S_MspInit+0x174>)
 800271e:	2200      	movs	r2, #0
 8002720:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002722:	480d      	ldr	r0, [pc, #52]	; (8002758 <HAL_I2S_MspInit+0x174>)
 8002724:	f004 fc20 	bl	8006f68 <HAL_DMA_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 800272e:	f7ff fe25 	bl	800237c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a08      	ldr	r2, [pc, #32]	; (8002758 <HAL_I2S_MspInit+0x174>)
 8002736:	639a      	str	r2, [r3, #56]	; 0x38
 8002738:	4a07      	ldr	r2, [pc, #28]	; (8002758 <HAL_I2S_MspInit+0x174>)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800273e:	bf00      	nop
 8002740:	3738      	adds	r7, #56	; 0x38
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40003c00 	.word	0x40003c00
 800274c:	40023800 	.word	0x40023800
 8002750:	40020000 	.word	0x40020000
 8002754:	40020800 	.word	0x40020800
 8002758:	20006b5c 	.word	0x20006b5c
 800275c:	40026088 	.word	0x40026088

08002760 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	; 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a43      	ldr	r2, [pc, #268]	; (800288c <HAL_SPI_MspInit+0x12c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d17f      	bne.n	8002882 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	4b42      	ldr	r3, [pc, #264]	; (8002890 <HAL_SPI_MspInit+0x130>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	4a41      	ldr	r2, [pc, #260]	; (8002890 <HAL_SPI_MspInit+0x130>)
 800278c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002790:	6413      	str	r3, [r2, #64]	; 0x40
 8002792:	4b3f      	ldr	r3, [pc, #252]	; (8002890 <HAL_SPI_MspInit+0x130>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b3b      	ldr	r3, [pc, #236]	; (8002890 <HAL_SPI_MspInit+0x130>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	4a3a      	ldr	r2, [pc, #232]	; (8002890 <HAL_SPI_MspInit+0x130>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	6313      	str	r3, [r2, #48]	; 0x30
 80027ae:	4b38      	ldr	r3, [pc, #224]	; (8002890 <HAL_SPI_MspInit+0x130>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	4b34      	ldr	r3, [pc, #208]	; (8002890 <HAL_SPI_MspInit+0x130>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	4a33      	ldr	r2, [pc, #204]	; (8002890 <HAL_SPI_MspInit+0x130>)
 80027c4:	f043 0302 	orr.w	r3, r3, #2
 80027c8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ca:	4b31      	ldr	r3, [pc, #196]	; (8002890 <HAL_SPI_MspInit+0x130>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin;
 80027d6:	2304      	movs	r3, #4
 80027d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e2:	2303      	movs	r3, #3
 80027e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027e6:	2305      	movs	r3, #5
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TOUCH_MISO_GPIO_Port, &GPIO_InitStruct);
 80027ea:	f107 0314 	add.w	r3, r7, #20
 80027ee:	4619      	mov	r1, r3
 80027f0:	4828      	ldr	r0, [pc, #160]	; (8002894 <HAL_SPI_MspInit+0x134>)
 80027f2:	f004 ffa9 	bl	8007748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin|DISPL_MOSI_Pin;
 80027f6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80027fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fc:	2302      	movs	r3, #2
 80027fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002804:	2303      	movs	r3, #3
 8002806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002808:	2305      	movs	r3, #5
 800280a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800280c:	f107 0314 	add.w	r3, r7, #20
 8002810:	4619      	mov	r1, r3
 8002812:	4821      	ldr	r0, [pc, #132]	; (8002898 <HAL_SPI_MspInit+0x138>)
 8002814:	f004 ff98 	bl	8007748 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002818:	4b20      	ldr	r3, [pc, #128]	; (800289c <HAL_SPI_MspInit+0x13c>)
 800281a:	4a21      	ldr	r2, [pc, #132]	; (80028a0 <HAL_SPI_MspInit+0x140>)
 800281c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800281e:	4b1f      	ldr	r3, [pc, #124]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002820:	2200      	movs	r2, #0
 8002822:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002824:	4b1d      	ldr	r3, [pc, #116]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002826:	2240      	movs	r2, #64	; 0x40
 8002828:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800282a:	4b1c      	ldr	r3, [pc, #112]	; (800289c <HAL_SPI_MspInit+0x13c>)
 800282c:	2200      	movs	r2, #0
 800282e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002830:	4b1a      	ldr	r3, [pc, #104]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002832:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002836:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002838:	4b18      	ldr	r3, [pc, #96]	; (800289c <HAL_SPI_MspInit+0x13c>)
 800283a:	2200      	movs	r2, #0
 800283c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800283e:	4b17      	ldr	r3, [pc, #92]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002840:	2200      	movs	r2, #0
 8002842:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002844:	4b15      	ldr	r3, [pc, #84]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002846:	2200      	movs	r2, #0
 8002848:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800284a:	4b14      	ldr	r3, [pc, #80]	; (800289c <HAL_SPI_MspInit+0x13c>)
 800284c:	2200      	movs	r2, #0
 800284e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002850:	4b12      	ldr	r3, [pc, #72]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002852:	2200      	movs	r2, #0
 8002854:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002856:	4811      	ldr	r0, [pc, #68]	; (800289c <HAL_SPI_MspInit+0x13c>)
 8002858:	f004 fb86 	bl	8006f68 <HAL_DMA_Init>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002862:	f7ff fd8b 	bl	800237c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a0c      	ldr	r2, [pc, #48]	; (800289c <HAL_SPI_MspInit+0x13c>)
 800286a:	649a      	str	r2, [r3, #72]	; 0x48
 800286c:	4a0b      	ldr	r2, [pc, #44]	; (800289c <HAL_SPI_MspInit+0x13c>)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002872:	2200      	movs	r2, #0
 8002874:	2100      	movs	r1, #0
 8002876:	2024      	movs	r0, #36	; 0x24
 8002878:	f004 fb23 	bl	8006ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800287c:	2024      	movs	r0, #36	; 0x24
 800287e:	f004 fb3c 	bl	8006efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002882:	bf00      	nop
 8002884:	3728      	adds	r7, #40	; 0x28
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40003800 	.word	0x40003800
 8002890:	40023800 	.word	0x40023800
 8002894:	40020800 	.word	0x40020800
 8002898:	40020400 	.word	0x40020400
 800289c:	20007010 	.word	0x20007010
 80028a0:	40026070 	.word	0x40026070

080028a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a0b      	ldr	r2, [pc, #44]	; (80028e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d10d      	bne.n	80028d2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <HAL_TIM_PWM_MspInit+0x40>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	4a09      	ldr	r2, [pc, #36]	; (80028e4 <HAL_TIM_PWM_MspInit+0x40>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6413      	str	r3, [r2, #64]	; 0x40
 80028c6:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <HAL_TIM_PWM_MspInit+0x40>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80028d2:	bf00      	nop
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40023800 	.word	0x40023800

080028e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f0:	f107 030c 	add.w	r3, r7, #12
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	60da      	str	r2, [r3, #12]
 80028fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a12      	ldr	r2, [pc, #72]	; (8002950 <HAL_TIM_MspPostInit+0x68>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d11d      	bne.n	8002946 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	4b11      	ldr	r3, [pc, #68]	; (8002954 <HAL_TIM_MspPostInit+0x6c>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	4a10      	ldr	r2, [pc, #64]	; (8002954 <HAL_TIM_MspPostInit+0x6c>)
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	6313      	str	r3, [r2, #48]	; 0x30
 800291a:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <HAL_TIM_MspPostInit+0x6c>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002926:	2380      	movs	r3, #128	; 0x80
 8002928:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292a:	2302      	movs	r3, #2
 800292c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002936:	2302      	movs	r3, #2
 8002938:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293a:	f107 030c 	add.w	r3, r7, #12
 800293e:	4619      	mov	r1, r3
 8002940:	4805      	ldr	r0, [pc, #20]	; (8002958 <HAL_TIM_MspPostInit+0x70>)
 8002942:	f004 ff01 	bl	8007748 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002946:	bf00      	nop
 8002948:	3720      	adds	r7, #32
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40000400 	.word	0x40000400
 8002954:	40023800 	.word	0x40023800
 8002958:	40020000 	.word	0x40020000

0800295c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08a      	sub	sp, #40	; 0x28
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a19      	ldr	r2, [pc, #100]	; (80029e0 <HAL_UART_MspInit+0x84>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d12b      	bne.n	80029d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	4b18      	ldr	r3, [pc, #96]	; (80029e4 <HAL_UART_MspInit+0x88>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	4a17      	ldr	r2, [pc, #92]	; (80029e4 <HAL_UART_MspInit+0x88>)
 8002988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800298c:	6413      	str	r3, [r2, #64]	; 0x40
 800298e:	4b15      	ldr	r3, [pc, #84]	; (80029e4 <HAL_UART_MspInit+0x88>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002996:	613b      	str	r3, [r7, #16]
 8002998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <HAL_UART_MspInit+0x88>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	4a10      	ldr	r2, [pc, #64]	; (80029e4 <HAL_UART_MspInit+0x88>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	6313      	str	r3, [r2, #48]	; 0x30
 80029aa:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <HAL_UART_MspInit+0x88>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029b6:	230c      	movs	r3, #12
 80029b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ba:	2302      	movs	r3, #2
 80029bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c2:	2303      	movs	r3, #3
 80029c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029c6:	2307      	movs	r3, #7
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ca:	f107 0314 	add.w	r3, r7, #20
 80029ce:	4619      	mov	r1, r3
 80029d0:	4805      	ldr	r0, [pc, #20]	; (80029e8 <HAL_UART_MspInit+0x8c>)
 80029d2:	f004 feb9 	bl	8007748 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029d6:	bf00      	nop
 80029d8:	3728      	adds	r7, #40	; 0x28
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40004400 	.word	0x40004400
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40020000 	.word	0x40020000

080029ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029f0:	e7fe      	b.n	80029f0 <NMI_Handler+0x4>

080029f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f6:	e7fe      	b.n	80029f6 <HardFault_Handler+0x4>

080029f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029fc:	e7fe      	b.n	80029fc <MemManage_Handler+0x4>

080029fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a02:	e7fe      	b.n	8002a02 <BusFault_Handler+0x4>

08002a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a08:	e7fe      	b.n	8002a08 <UsageFault_Handler+0x4>

08002a0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr

08002a26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a38:	f004 f924 	bl	8006c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a3c:	bf00      	nop
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary_CLK_Pin);
 8002a44:	2010      	movs	r0, #16
 8002a46:	f005 f949 	bl	8007cdc <HAL_GPIO_EXTI_IRQHandler>
  readEncoder();
 8002a4a:	f7ff fa29 	bl	8001ea0 <readEncoder>
  __HAL_GPIO_EXTI_CLEAR_IT(Rotary_CLK_Pin);
 8002a4e:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <EXTI4_IRQHandler+0x20>)
 8002a50:	2210      	movs	r2, #16
 8002a52:	615a      	str	r2, [r3, #20]
  HAL_GPIO_EXTI_Callback(Rotary_CLK_Pin);
 8002a54:	2010      	movs	r0, #16
 8002a56:	f002 fa0f 	bl	8004e78 <HAL_GPIO_EXTI_Callback>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40013c00 	.word	0x40013c00

08002a64 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002a68:	4802      	ldr	r0, [pc, #8]	; (8002a74 <DMA1_Stream4_IRQHandler+0x10>)
 8002a6a:	f004 fc03 	bl	8007274 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20007010 	.word	0x20007010

08002a78 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002a7c:	4802      	ldr	r0, [pc, #8]	; (8002a88 <DMA1_Stream5_IRQHandler+0x10>)
 8002a7e:	f004 fbf9 	bl	8007274 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20006b5c 	.word	0x20006b5c

08002a8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(Button_IN_Pin) != RESET){
 8002a90:	4b07      	ldr	r3, [pc, #28]	; (8002ab0 <EXTI9_5_IRQHandler+0x24>)
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	f003 0320 	and.w	r3, r3, #32
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d007      	beq.n	8002aac <EXTI9_5_IRQHandler+0x20>
			Button_Control();
 8002a9c:	f7ff fc2a 	bl	80022f4 <Button_Control>

			__HAL_GPIO_EXTI_CLEAR_IT(Button_IN_Pin);
 8002aa0:	4b03      	ldr	r3, [pc, #12]	; (8002ab0 <EXTI9_5_IRQHandler+0x24>)
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	615a      	str	r2, [r3, #20]
			HAL_GPIO_EXTI_Callback(Button_IN_Pin);
 8002aa6:	2020      	movs	r0, #32
 8002aa8:	f002 f9e6 	bl	8004e78 <HAL_GPIO_EXTI_Callback>
		}
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40013c00 	.word	0x40013c00

08002ab4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002ab8:	4802      	ldr	r0, [pc, #8]	; (8002ac4 <SPI2_IRQHandler+0x10>)
 8002aba:	f009 fb3b 	bl	800c134 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20005a60 	.word	0x20005a60

08002ac8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOUCH_INT_Pin);
 8002acc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ad0:	f005 f904 	bl	8007cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ad4:	bf00      	nop
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002adc:	4802      	ldr	r0, [pc, #8]	; (8002ae8 <OTG_FS_IRQHandler+0x10>)
 8002ade:	f005 fb7f 	bl	80081e0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20007e8c 	.word	0x20007e8c

08002aec <synth_init>:
//void audio_init(void);
//void update_audio_buffer(uint32_t start_frame, uint32_t num_frames);


void synth_init()
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0

  the_synth.voices = DEFAULT_VOICES;
 8002af2:	4b3b      	ldr	r3, [pc, #236]	; (8002be0 <synth_init+0xf4>)
 8002af4:	2202      	movs	r2, #2
 8002af6:	705a      	strb	r2, [r3, #1]
  the_synth.wave = DEFAULT_WAVE;
 8002af8:	4b39      	ldr	r3, [pc, #228]	; (8002be0 <synth_init+0xf4>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	701a      	strb	r2, [r3, #0]

 the_synth.attack = DEFAULT_ATTACK;
 8002afe:	4b38      	ldr	r3, [pc, #224]	; (8002be0 <synth_init+0xf4>)
 8002b00:	4a38      	ldr	r2, [pc, #224]	; (8002be4 <synth_init+0xf8>)
 8002b02:	605a      	str	r2, [r3, #4]
  the_synth.decay = DEFAULT_DECAY;
 8002b04:	4b36      	ldr	r3, [pc, #216]	; (8002be0 <synth_init+0xf4>)
 8002b06:	4a37      	ldr	r2, [pc, #220]	; (8002be4 <synth_init+0xf8>)
 8002b08:	609a      	str	r2, [r3, #8]
  the_synth.sustain = DEFAULT_SUSTAIN;
 8002b0a:	4b35      	ldr	r3, [pc, #212]	; (8002be0 <synth_init+0xf4>)
 8002b0c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002b10:	60da      	str	r2, [r3, #12]
  the_synth.release = DEFAULT_RELEASE;
 8002b12:	4b33      	ldr	r3, [pc, #204]	; (8002be0 <synth_init+0xf4>)
 8002b14:	4a33      	ldr	r2, [pc, #204]	; (8002be4 <synth_init+0xf8>)
 8002b16:	611a      	str	r2, [r3, #16]
  the_synth.scale = DEFAULT_SCALE;
 8002b18:	4b31      	ldr	r3, [pc, #196]	; (8002be0 <synth_init+0xf4>)
 8002b1a:	4a33      	ldr	r2, [pc, #204]	; (8002be8 <synth_init+0xfc>)
 8002b1c:	615a      	str	r2, [r3, #20]
  for(int i=0; i < MAX_VOICES; i++) {
 8002b1e:	2300      	movs	r3, #0
 8002b20:	607b      	str	r3, [r7, #4]
 8002b22:	e036      	b.n	8002b92 <synth_init+0xa6>
    wavetable_init( &(the_synth.wavetables[i]), the_synth.wave );
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	3320      	adds	r3, #32
 8002b30:	4a2b      	ldr	r2, [pc, #172]	; (8002be0 <synth_init+0xf4>)
 8002b32:	4413      	add	r3, r2
 8002b34:	3304      	adds	r3, #4
 8002b36:	4a2a      	ldr	r2, [pc, #168]	; (8002be0 <synth_init+0xf4>)
 8002b38:	7812      	ldrb	r2, [r2, #0]
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fe33 	bl	80037a8 <wavetable_init>
    adsr_init( &(the_synth.envelopes[i]), the_synth.attack, the_synth.decay, the_synth.sustain, the_synth.release, the_synth.scale);
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	3348      	adds	r3, #72	; 0x48
 8002b4e:	4a24      	ldr	r2, [pc, #144]	; (8002be0 <synth_init+0xf4>)
 8002b50:	4413      	add	r3, r2
 8002b52:	3304      	adds	r3, #4
 8002b54:	4a22      	ldr	r2, [pc, #136]	; (8002be0 <synth_init+0xf4>)
 8002b56:	edd2 7a01 	vldr	s15, [r2, #4]
 8002b5a:	4a21      	ldr	r2, [pc, #132]	; (8002be0 <synth_init+0xf4>)
 8002b5c:	ed92 7a02 	vldr	s14, [r2, #8]
 8002b60:	4a1f      	ldr	r2, [pc, #124]	; (8002be0 <synth_init+0xf4>)
 8002b62:	edd2 6a03 	vldr	s13, [r2, #12]
 8002b66:	4a1e      	ldr	r2, [pc, #120]	; (8002be0 <synth_init+0xf4>)
 8002b68:	ed92 6a04 	vldr	s12, [r2, #16]
 8002b6c:	4a1c      	ldr	r2, [pc, #112]	; (8002be0 <synth_init+0xf4>)
 8002b6e:	edd2 5a05 	vldr	s11, [r2, #20]
 8002b72:	eeb0 2a65 	vmov.f32	s4, s11
 8002b76:	eef0 1a46 	vmov.f32	s3, s12
 8002b7a:	eeb0 1a66 	vmov.f32	s2, s13
 8002b7e:	eef0 0a47 	vmov.f32	s1, s14
 8002b82:	eeb0 0a67 	vmov.f32	s0, s15
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe f9e0 	bl	8000f4c <adsr_init>
  for(int i=0; i < MAX_VOICES; i++) {
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	607b      	str	r3, [r7, #4]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	ddc5      	ble.n	8002b24 <synth_init+0x38>
  }


  the_synth.cutoff = DEFAULT_CUTOFF;
 8002b98:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <synth_init+0xf4>)
 8002b9a:	4a14      	ldr	r2, [pc, #80]	; (8002bec <synth_init+0x100>)
 8002b9c:	61da      	str	r2, [r3, #28]
  the_synth.resonance = DEFAULT_RESONANCE;
 8002b9e:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <synth_init+0xf4>)
 8002ba0:	4a13      	ldr	r2, [pc, #76]	; (8002bf0 <synth_init+0x104>)
 8002ba2:	621a      	str	r2, [r3, #32]
  the_synth.enable_rlpf = 1;
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <synth_init+0xf4>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	761a      	strb	r2, [r3, #24]
  sf_lowpass(&(the_synth.rlpf), FRAME_RATE, the_synth.cutoff, the_synth.resonance);
 8002baa:	4b0d      	ldr	r3, [pc, #52]	; (8002be0 <synth_init+0xf4>)
 8002bac:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <synth_init+0xf4>)
 8002bb2:	ed93 7a08 	vldr	s14, [r3, #32]
 8002bb6:	eef0 0a47 	vmov.f32	s1, s14
 8002bba:	eeb0 0a67 	vmov.f32	s0, s15
 8002bbe:	f64b 3180 	movw	r1, #48000	; 0xbb80
 8002bc2:	480c      	ldr	r0, [pc, #48]	; (8002bf4 <synth_init+0x108>)
 8002bc4:	f7fe fd0c 	bl	80015e0 <sf_lowpass>
    Error_Handler();
  }
  reverb_init(the_synth.reverb, the_synth.wet, the_synth.delay);
*/

  the_synth.synth_time = 0.0;
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <synth_init+0xf4>)
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

  audio_init();
 8002bd2:	f000 f8e9 	bl	8002da8 <audio_init>

}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	200070f8 	.word	0x200070f8
 8002be4:	3dcccccd 	.word	0x3dcccccd
 8002be8:	3e99999a 	.word	0x3e99999a
 8002bec:	44610000 	.word	0x44610000
 8002bf0:	40400000 	.word	0x40400000
 8002bf4:	20007194 	.word	0x20007194

08002bf8 <set_wave>:


void set_wave(uint8_t v)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	71fb      	strb	r3, [r7, #7]

  the_synth.wave = v;
 8002c02:	4a0e      	ldr	r2, [pc, #56]	; (8002c3c <set_wave+0x44>)
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	7013      	strb	r3, [r2, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	e00c      	b.n	8002c28 <set_wave+0x30>
    the_synth.wavetables[i].wave = v;
 8002c0e:	490b      	ldr	r1, [pc, #44]	; (8002c3c <set_wave+0x44>)
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	440b      	add	r3, r1
 8002c1c:	3324      	adds	r3, #36	; 0x24
 8002c1e:	79fa      	ldrb	r2, [r7, #7]
 8002c20:	701a      	strb	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3301      	adds	r3, #1
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	ddef      	ble.n	8002c0e <set_wave+0x16>
  }
}
 8002c2e:	bf00      	nop
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	200070f8 	.word	0x200070f8

08002c40 <set_attack>:
{

  the_synth.voices = v;  // FIXME use this
}
void set_attack(float v)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	ed87 0a01 	vstr	s0, [r7, #4]

  the_synth.attack = v;
 8002c4a:	4a0e      	ldr	r2, [pc, #56]	; (8002c84 <set_attack+0x44>)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6053      	str	r3, [r2, #4]
  for(int i=0; i < MAX_VOICES; i++) {
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	e00c      	b.n	8002c70 <set_attack+0x30>
    the_synth.envelopes[i].attack = v;
 8002c56:	490b      	ldr	r1, [pc, #44]	; (8002c84 <set_attack+0x44>)
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	440b      	add	r3, r1
 8002c64:	334c      	adds	r3, #76	; 0x4c
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	601a      	str	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	ddef      	ble.n	8002c56 <set_attack+0x16>
  }
}
 8002c76:	bf00      	nop
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr
 8002c84:	200070f8 	.word	0x200070f8

08002c88 <set_decay>:
void set_decay(float v)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	ed87 0a01 	vstr	s0, [r7, #4]

  the_synth.decay = v;
 8002c92:	4a0e      	ldr	r2, [pc, #56]	; (8002ccc <set_decay+0x44>)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6093      	str	r3, [r2, #8]
  for(int i=0; i < MAX_VOICES; i++) {
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	e00c      	b.n	8002cb8 <set_decay+0x30>
    the_synth.envelopes[i].decay = v;
 8002c9e:	490b      	ldr	r1, [pc, #44]	; (8002ccc <set_decay+0x44>)
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	440b      	add	r3, r1
 8002cac:	3350      	adds	r3, #80	; 0x50
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	601a      	str	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	ddef      	ble.n	8002c9e <set_decay+0x16>
  }
}
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	200070f8 	.word	0x200070f8

08002cd0 <set_sustain>:
void set_sustain(float v)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	ed87 0a01 	vstr	s0, [r7, #4]

  the_synth.sustain = v;
 8002cda:	4a0e      	ldr	r2, [pc, #56]	; (8002d14 <set_sustain+0x44>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	60d3      	str	r3, [r2, #12]
  for(int i=0; i < MAX_VOICES; i++) {
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	e00c      	b.n	8002d00 <set_sustain+0x30>
    the_synth.envelopes[i].sustain = v;
 8002ce6:	490b      	ldr	r1, [pc, #44]	; (8002d14 <set_sustain+0x44>)
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	440b      	add	r3, r1
 8002cf4:	3354      	adds	r3, #84	; 0x54
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	601a      	str	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	ddef      	ble.n	8002ce6 <set_sustain+0x16>
  }
}
 8002d06:	bf00      	nop
 8002d08:	bf00      	nop
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	200070f8 	.word	0x200070f8

08002d18 <set_release>:
void set_release(float v)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	ed87 0a01 	vstr	s0, [r7, #4]

  the_synth.release = v;
 8002d22:	4a0e      	ldr	r2, [pc, #56]	; (8002d5c <set_release+0x44>)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6113      	str	r3, [r2, #16]
  for(int i=0; i < MAX_VOICES; i++) {
 8002d28:	2300      	movs	r3, #0
 8002d2a:	60fb      	str	r3, [r7, #12]
 8002d2c:	e00c      	b.n	8002d48 <set_release+0x30>
    the_synth.envelopes[i].release = v;
 8002d2e:	490b      	ldr	r1, [pc, #44]	; (8002d5c <set_release+0x44>)
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	4613      	mov	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4413      	add	r3, r2
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	440b      	add	r3, r1
 8002d3c:	3358      	adds	r3, #88	; 0x58
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	601a      	str	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	3301      	adds	r3, #1
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	ddef      	ble.n	8002d2e <set_release+0x16>
  }
}
 8002d4e:	bf00      	nop
 8002d50:	bf00      	nop
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	200070f8 	.word	0x200070f8

08002d60 <set_scale>:
void set_scale(float v)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	ed87 0a01 	vstr	s0, [r7, #4]

  the_synth.scale = v;
 8002d6a:	4a0e      	ldr	r2, [pc, #56]	; (8002da4 <set_scale+0x44>)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6153      	str	r3, [r2, #20]
  for(int i=0; i < MAX_VOICES; i++) {
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	e00c      	b.n	8002d90 <set_scale+0x30>
    the_synth.envelopes[i].scale = v;
 8002d76:	490b      	ldr	r1, [pc, #44]	; (8002da4 <set_scale+0x44>)
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	440b      	add	r3, r1
 8002d84:	335c      	adds	r3, #92	; 0x5c
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	601a      	str	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	ddef      	ble.n	8002d76 <set_scale+0x16>
  }
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	200070f8 	.word	0x200070f8

08002da8 <audio_init>:
}*/

// ======================================================================
// Call this after synthesizer has been initialized
void audio_init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES);
 8002dac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002db0:	2000      	movs	r0, #0
 8002db2:	f000 f8d1 	bl	8002f58 <update_audio_buffer>

  if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, HARDWARE_VOLUME, FRAME_RATE) != AUDIO_OK) {
 8002db6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002dba:	2156      	movs	r1, #86	; 0x56
 8002dbc:	2002      	movs	r0, #2
 8002dbe:	f003 fcef 	bl	80067a0 <BSP_AUDIO_OUT_Init>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <audio_init+0x24>
    Error_Handler();
 8002dc8:	f7ff fad8 	bl	800237c <Error_Handler>
  }

  // tell the chip to start DMA from audio_buffer
  BSP_AUDIO_OUT_Play(&(audio_buffer[0]), AUDIO_BUFFER_BYTES);
 8002dcc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd0:	4802      	ldr	r0, [pc, #8]	; (8002ddc <audio_init+0x34>)
 8002dd2:	f003 fd33 	bl	800683c <BSP_AUDIO_OUT_Play>

}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	200071cc 	.word	0x200071cc

08002de0 <note_on>:
    adsr_reset(&(the_synth.envelopes[i]));
  }
}

void note_on(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
 8002dea:	460b      	mov	r3, r1
 8002dec:	71bb      	strb	r3, [r7, #6]
 8002dee:	4613      	mov	r3, r2
 8002df0:	717b      	strb	r3, [r7, #5]


  int8_t cur_idx = MAX_VOICES;
 8002df2:	2302      	movs	r3, #2
 8002df4:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8002df6:	2300      	movs	r3, #0
 8002df8:	73bb      	strb	r3, [r7, #14]
 8002dfa:	e01d      	b.n	8002e38 <note_on+0x58>
    if(0 == adsr_active(&(the_synth.envelopes[j]), the_synth.synth_time)) {
 8002dfc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	3348      	adds	r3, #72	; 0x48
 8002e0a:	4a24      	ldr	r2, [pc, #144]	; (8002e9c <note_on+0xbc>)
 8002e0c:	4413      	add	r3, r2
 8002e0e:	3304      	adds	r3, #4
 8002e10:	4a22      	ldr	r2, [pc, #136]	; (8002e9c <note_on+0xbc>)
 8002e12:	edd2 7a34 	vldr	s15, [r2, #208]	; 0xd0
 8002e16:	eeb0 0a67 	vmov.f32	s0, s15
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fe fa38 	bl	8001290 <adsr_active>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d102      	bne.n	8002e2c <note_on+0x4c>
	//if(the_synth.wavetables[j].pitch == 0) {
      // Find a space to store the note
      cur_idx = j;
 8002e26:	7bbb      	ldrb	r3, [r7, #14]
 8002e28:	73fb      	strb	r3, [r7, #15]
      break;
 8002e2a:	e009      	b.n	8002e40 <note_on+0x60>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8002e2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	3301      	adds	r3, #1
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	73bb      	strb	r3, [r7, #14]
 8002e38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	dddd      	ble.n	8002dfc <note_on+0x1c>
    }

  }
  if(cur_idx < MAX_VOICES) {
 8002e40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	dc25      	bgt.n	8002e94 <note_on+0xb4>
    wavetable_note_on(&(the_synth.wavetables[cur_idx]), midi_param0, midi_param1);
 8002e48:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	3320      	adds	r3, #32
 8002e56:	4a11      	ldr	r2, [pc, #68]	; (8002e9c <note_on+0xbc>)
 8002e58:	4413      	add	r3, r2
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8002e60:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 fce1 	bl	800382c <wavetable_note_on>
    adsr_note_on(&(the_synth.envelopes[cur_idx]), midi_param1, the_synth.synth_time);
 8002e6a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	00db      	lsls	r3, r3, #3
 8002e76:	3348      	adds	r3, #72	; 0x48
 8002e78:	4a08      	ldr	r2, [pc, #32]	; (8002e9c <note_on+0xbc>)
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8002e82:	4906      	ldr	r1, [pc, #24]	; (8002e9c <note_on+0xbc>)
 8002e84:	edd1 7a34 	vldr	s15, [r1, #208]	; 0xd0
 8002e88:	eeb0 0a67 	vmov.f32	s0, s15
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe f89c 	bl	8000fcc <adsr_note_on>
  }
/*  else {
    printf("Note on:  [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 8002e94:	bf00      	nop
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	200070f8 	.word	0x200070f8

08002ea0 <note_off>:

void note_off(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
 8002eaa:	460b      	mov	r3, r1
 8002eac:	71bb      	strb	r3, [r7, #6]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	717b      	strb	r3, [r7, #5]

  int8_t cur_idx = MAX_VOICES;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	73bb      	strb	r3, [r7, #14]
 8002eba:	e02d      	b.n	8002f18 <note_off+0x78>
    if(the_synth.wavetables[j].pitch == midi_param0) {
 8002ebc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002ec0:	4924      	ldr	r1, [pc, #144]	; (8002f54 <note_off+0xb4>)
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	440b      	add	r3, r1
 8002ecc:	3330      	adds	r3, #48	; 0x30
 8002ece:	f993 3000 	ldrsb.w	r3, [r3]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	79bb      	ldrb	r3, [r7, #6]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d118      	bne.n	8002f0c <note_off+0x6c>
      if(1 == adsr_releasing(&(the_synth.envelopes[j]), the_synth.synth_time)) {
 8002eda:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	3348      	adds	r3, #72	; 0x48
 8002ee8:	4a1a      	ldr	r2, [pc, #104]	; (8002f54 <note_off+0xb4>)
 8002eea:	4413      	add	r3, r2
 8002eec:	3304      	adds	r3, #4
 8002eee:	4a19      	ldr	r2, [pc, #100]	; (8002f54 <note_off+0xb4>)
 8002ef0:	edd2 7a34 	vldr	s15, [r2, #208]	; 0xd0
 8002ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fe fa07 	bl	800130c <adsr_releasing>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d002      	beq.n	8002f0a <note_off+0x6a>
        // Find which key is being released
        continue;
      }
      cur_idx = j;
 8002f04:	7bbb      	ldrb	r3, [r7, #14]
 8002f06:	73fb      	strb	r3, [r7, #15]
      break;
 8002f08:	e00a      	b.n	8002f20 <note_off+0x80>
        continue;
 8002f0a:	bf00      	nop
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8002f0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	3301      	adds	r3, #1
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	73bb      	strb	r3, [r7, #14]
 8002f18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	ddcd      	ble.n	8002ebc <note_off+0x1c>
    }
  }
  if(cur_idx < MAX_VOICES) {
 8002f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	dc11      	bgt.n	8002f4c <note_off+0xac>
    adsr_note_off(&(the_synth.envelopes[cur_idx]), the_synth.synth_time);
 8002f28:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	3348      	adds	r3, #72	; 0x48
 8002f36:	4a07      	ldr	r2, [pc, #28]	; (8002f54 <note_off+0xb4>)
 8002f38:	4413      	add	r3, r2
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	4a05      	ldr	r2, [pc, #20]	; (8002f54 <note_off+0xb4>)
 8002f3e:	edd2 7a34 	vldr	s15, [r2, #208]	; 0xd0
 8002f42:	eeb0 0a67 	vmov.f32	s0, s15
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe f872 	bl	8001030 <adsr_note_off>
	  //wavetable_note_off(&(the_synth.wavetables[cur_idx]));
  }
/*  else {
    printf("Note off: [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 8002f4c:	bf00      	nop
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	200070f8 	.word	0x200070f8

08002f58 <update_audio_buffer>:




void update_audio_buffer(uint32_t start_frame, uint32_t num_frames)
{
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b08b      	sub	sp, #44	; 0x2c
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_SET);
  static float sample_buffer[3][AUDIO_BUFFER_SAMPLES];

  memset(&(sample_buffer[0][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 8002f62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f66:	2100      	movs	r1, #0
 8002f68:	487b      	ldr	r0, [pc, #492]	; (8003158 <update_audio_buffer+0x200>)
 8002f6a:	f010 fb25 	bl	80135b8 <memset>
  memset(&(sample_buffer[1][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 8002f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f72:	2100      	movs	r1, #0
 8002f74:	4879      	ldr	r0, [pc, #484]	; (800315c <update_audio_buffer+0x204>)
 8002f76:	f010 fb1f 	bl	80135b8 <memset>
  // Osc + Env -> buf1
  for(int note = 0; note < MAX_VOICES; note++) {
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f7e:	e066      	b.n	800304e <update_audio_buffer+0xf6>
    wavetable_get_samples(&(the_synth.wavetables[note]), &(sample_buffer[0][0]), num_frames);
 8002f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f82:	4613      	mov	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	3320      	adds	r3, #32
 8002f8c:	4a74      	ldr	r2, [pc, #464]	; (8003160 <update_audio_buffer+0x208>)
 8002f8e:	4413      	add	r3, r2
 8002f90:	3304      	adds	r3, #4
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	4970      	ldr	r1, [pc, #448]	; (8003158 <update_audio_buffer+0x200>)
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 fc76 	bl	8003888 <wavetable_get_samples>
    adsr_get_samples(&(the_synth.envelopes[note]), &(sample_buffer[0][0]), num_frames, the_synth.synth_time);
 8002f9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	3348      	adds	r3, #72	; 0x48
 8002fa8:	4a6d      	ldr	r2, [pc, #436]	; (8003160 <update_audio_buffer+0x208>)
 8002faa:	4413      	add	r3, r2
 8002fac:	3304      	adds	r3, #4
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	496b      	ldr	r1, [pc, #428]	; (8003160 <update_audio_buffer+0x208>)
 8002fb2:	edd1 7a34 	vldr	s15, [r1, #208]	; 0xd0
 8002fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002fba:	4967      	ldr	r1, [pc, #412]	; (8003158 <update_audio_buffer+0x200>)
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fe f853 	bl	8001068 <adsr_get_samples>
    for(int i = 0; i < num_frames; i++) {
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	623b      	str	r3, [r7, #32]
 8002fc6:	e03b      	b.n	8003040 <update_audio_buffer+0xe8>
      sample_buffer[1][2*i] += sample_buffer[0][2*i];
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	4a62      	ldr	r2, [pc, #392]	; (8003158 <update_audio_buffer+0x200>)
 8002fce:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	ed93 7a00 	vldr	s14, [r3]
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	4a5e      	ldr	r2, [pc, #376]	; (8003158 <update_audio_buffer+0x200>)
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	edd3 7a00 	vldr	s15, [r3]
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff0:	4a59      	ldr	r2, [pc, #356]	; (8003158 <update_audio_buffer+0x200>)
 8002ff2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	edc3 7a00 	vstr	s15, [r3]
      sample_buffer[1][2*i+1] += sample_buffer[0][2*i+1];
 8002ffe:	6a3b      	ldr	r3, [r7, #32]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	3301      	adds	r3, #1
 8003004:	4a54      	ldr	r2, [pc, #336]	; (8003158 <update_audio_buffer+0x200>)
 8003006:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	ed93 7a00 	vldr	s14, [r3]
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	3301      	adds	r3, #1
 8003018:	4a4f      	ldr	r2, [pc, #316]	; (8003158 <update_audio_buffer+0x200>)
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	edd3 7a00 	vldr	s15, [r3]
 8003022:	6a3b      	ldr	r3, [r7, #32]
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	3301      	adds	r3, #1
 8003028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800302c:	4a4a      	ldr	r2, [pc, #296]	; (8003158 <update_audio_buffer+0x200>)
 800302e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < num_frames; i++) {
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	3301      	adds	r3, #1
 800303e:	623b      	str	r3, [r7, #32]
 8003040:	6a3b      	ldr	r3, [r7, #32]
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d8bf      	bhi.n	8002fc8 <update_audio_buffer+0x70>
  for(int note = 0; note < MAX_VOICES; note++) {
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	3301      	adds	r3, #1
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
 800304e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003050:	2b01      	cmp	r3, #1
 8003052:	dd95      	ble.n	8002f80 <update_audio_buffer+0x28>
    }
  }

  sf_biquad_process(&(the_synth.rlpf), num_frames, (sf_sample_st *)&(sample_buffer[1][0]), (sf_sample_st *)&(sample_buffer[2][0]));
 8003054:	6839      	ldr	r1, [r7, #0]
 8003056:	4b43      	ldr	r3, [pc, #268]	; (8003164 <update_audio_buffer+0x20c>)
 8003058:	4a40      	ldr	r2, [pc, #256]	; (800315c <update_audio_buffer+0x204>)
 800305a:	4843      	ldr	r0, [pc, #268]	; (8003168 <update_audio_buffer+0x210>)
 800305c:	f7fe f96e 	bl	800133c <sf_biquad_process>

  // RLPF buf2 -> buf1
  //sf_biquad_process(&(the_synth.rlpf), num_frames, (sf_sample_st *)&(sample_buffer[2][0]), (sf_sample_st *)&(sample_buffer[1][0]));

  // convert buf1 -> uint16 output buffer
  int i = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	61fb      	str	r3, [r7, #28]
  int outidx = 1;
 8003064:	2301      	movs	r3, #1
 8003066:	617b      	str	r3, [r7, #20]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	61bb      	str	r3, [r7, #24]
 800306c:	e069      	b.n	8003142 <update_audio_buffer+0x1ea>
    float sample0_f = sample_buffer[outidx][2*i];
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	4939      	ldr	r1, [pc, #228]	; (8003158 <update_audio_buffer+0x200>)
 8003074:	697a      	ldr	r2, [r7, #20]
 8003076:	0252      	lsls	r2, r2, #9
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	613b      	str	r3, [r7, #16]
    float sample1_f = sample_buffer[outidx][2*i+1];
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	3301      	adds	r3, #1
 8003088:	4933      	ldr	r1, [pc, #204]	; (8003158 <update_audio_buffer+0x200>)
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	0252      	lsls	r2, r2, #9
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	60fb      	str	r3, [r7, #12]
    sample0_f = (sample0_f > 1.0) ? sample0_f = 1.0 : (sample0_f < -1.0) ? -1.0 : sample0_f;
 8003098:	edd7 7a04 	vldr	s15, [r7, #16]
 800309c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80030a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a8:	dd05      	ble.n	80030b6 <update_audio_buffer+0x15e>
 80030aa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030ae:	613b      	str	r3, [r7, #16]
 80030b0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030b4:	e00b      	b.n	80030ce <update_audio_buffer+0x176>
 80030b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80030ba:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80030be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030c6:	d501      	bpl.n	80030cc <update_audio_buffer+0x174>
 80030c8:	4b28      	ldr	r3, [pc, #160]	; (800316c <update_audio_buffer+0x214>)
 80030ca:	e000      	b.n	80030ce <update_audio_buffer+0x176>
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	613b      	str	r3, [r7, #16]
    sample1_f = (sample1_f > 1.0) ? sample1_f = 1.0 : (sample1_f < -1.0) ? -1.0 : sample1_f;
 80030d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80030d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80030d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e0:	dd05      	ble.n	80030ee <update_audio_buffer+0x196>
 80030e2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030e6:	60fb      	str	r3, [r7, #12]
 80030e8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030ec:	e00b      	b.n	8003106 <update_audio_buffer+0x1ae>
 80030ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80030f2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80030f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fe:	d501      	bpl.n	8003104 <update_audio_buffer+0x1ac>
 8003100:	4b1a      	ldr	r3, [pc, #104]	; (800316c <update_audio_buffer+0x214>)
 8003102:	e000      	b.n	8003106 <update_audio_buffer+0x1ae>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	60fb      	str	r3, [r7, #12]
    audio_buffer[2*frame] = float2uint16(sample0_f);
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	005c      	lsls	r4, r3, #1
 800310c:	ed97 0a04 	vldr	s0, [r7, #16]
 8003110:	f000 f8a2 	bl	8003258 <float2uint16>
 8003114:	4603      	mov	r3, r0
 8003116:	461a      	mov	r2, r3
 8003118:	4b15      	ldr	r3, [pc, #84]	; (8003170 <update_audio_buffer+0x218>)
 800311a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    audio_buffer[2*frame+1] = float2uint16(sample1_f);
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	1c5c      	adds	r4, r3, #1
 8003124:	ed97 0a03 	vldr	s0, [r7, #12]
 8003128:	f000 f896 	bl	8003258 <float2uint16>
 800312c:	4603      	mov	r3, r0
 800312e:	461a      	mov	r2, r3
 8003130:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <update_audio_buffer+0x218>)
 8003132:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    i++;
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	3301      	adds	r3, #1
 800313a:	61fb      	str	r3, [r7, #28]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	3301      	adds	r3, #1
 8003140:	61bb      	str	r3, [r7, #24]
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	441a      	add	r2, r3
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	429a      	cmp	r2, r3
 800314c:	d88f      	bhi.n	800306e <update_audio_buffer+0x116>
  }
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_RESET);
}
 800314e:	bf00      	nop
 8003150:	bf00      	nop
 8003152:	372c      	adds	r7, #44	; 0x2c
 8003154:	46bd      	mov	sp, r7
 8003156:	bd90      	pop	{r4, r7, pc}
 8003158:	20000160 	.word	0x20000160
 800315c:	20000960 	.word	0x20000960
 8003160:	200070f8 	.word	0x200070f8
 8003164:	20001160 	.word	0x20001160
 8003168:	20007194 	.word	0x20007194
 800316c:	bf800000 	.word	0xbf800000
 8003170:	200071cc 	.word	0x200071cc

08003174 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

// ======================================================================
// after the first half of the audio_buffer has been transferred, fill
// that portion with new samples while the second half is being played.
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES/2);
 8003178:	2180      	movs	r1, #128	; 0x80
 800317a:	2000      	movs	r0, #0
 800317c:	f7ff feec 	bl	8002f58 <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 8003180:	4b05      	ldr	r3, [pc, #20]	; (8003198 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8003182:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003186:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800319c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x28>
 800318a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800318e:	4b02      	ldr	r3, [pc, #8]	; (8003198 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8003190:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0
}
 8003194:	bf00      	nop
 8003196:	bd80      	pop	{r7, pc}
 8003198:	200070f8 	.word	0x200070f8
 800319c:	3b2ec33e 	.word	0x3b2ec33e

080031a0 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// ======================================================================
// now the second half has been transferred. fill in the second half
// with new samples.
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  update_audio_buffer(AUDIO_BUFFER_FRAMES/2, AUDIO_BUFFER_FRAMES/2);
 80031a4:	2180      	movs	r1, #128	; 0x80
 80031a6:	2080      	movs	r0, #128	; 0x80
 80031a8:	f7ff fed6 	bl	8002f58 <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 80031ac:	4b05      	ldr	r3, [pc, #20]	; (80031c4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80031ae:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 80031b2:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80031c8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x28>
 80031b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031ba:	4b02      	ldr	r3, [pc, #8]	; (80031c4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80031bc:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0
}
 80031c0:	bf00      	nop
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	200070f8 	.word	0x200070f8
 80031c8:	3b2ec33e 	.word	0x3b2ec33e

080031cc <BSP_AUDIO_OUT_Error_CallBack>:


void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  printf("AUDIO OUT Error\r\n");
 80031d0:	4802      	ldr	r0, [pc, #8]	; (80031dc <BSP_AUDIO_OUT_Error_CallBack+0x10>)
 80031d2:	f010 fb5f 	bl	8013894 <puts>
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	080149cc 	.word	0x080149cc

080031e0 <pitch_to_freq>:
float CHROMATIC_BASE = pow(2.0f, 1.0f / 12.0f);

// ======================================================================
// convert midi pitch index to frequency in Hz.  A4 440Hz = midi note 69
float pitch_to_freq(uint8_t pitch)
{
 80031e0:	b5b0      	push	{r4, r5, r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4603      	mov	r3, r0
 80031e8:	71fb      	strb	r3, [r7, #7]
  return 440*pow(CHROMATIC_BASE, (float)pitch - 69);
 80031ea:	4b18      	ldr	r3, [pc, #96]	; (800324c <pitch_to_freq+0x6c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fd f9aa 	bl	8000548 <__aeabi_f2d>
 80031f4:	4604      	mov	r4, r0
 80031f6:	460d      	mov	r5, r1
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003202:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8003250 <pitch_to_freq+0x70>
 8003206:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800320a:	ee17 0a90 	vmov	r0, s15
 800320e:	f7fd f99b 	bl	8000548 <__aeabi_f2d>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	ec43 2b11 	vmov	d1, r2, r3
 800321a:	ec45 4b10 	vmov	d0, r4, r5
 800321e:	f00d faa1 	bl	8010764 <pow>
 8003222:	ec51 0b10 	vmov	r0, r1, d0
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	4b0a      	ldr	r3, [pc, #40]	; (8003254 <pitch_to_freq+0x74>)
 800322c:	f7fd f9e4 	bl	80005f8 <__aeabi_dmul>
 8003230:	4602      	mov	r2, r0
 8003232:	460b      	mov	r3, r1
 8003234:	4610      	mov	r0, r2
 8003236:	4619      	mov	r1, r3
 8003238:	f7fd fcb6 	bl	8000ba8 <__aeabi_d2f>
 800323c:	4603      	mov	r3, r0
 800323e:	ee07 3a90 	vmov	s15, r3
}
 8003242:	eeb0 0a67 	vmov.f32	s0, s15
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bdb0      	pop	{r4, r5, r7, pc}
 800324c:	20000014 	.word	0x20000014
 8003250:	428a0000 	.word	0x428a0000
 8003254:	407b8000 	.word	0x407b8000

08003258 <float2uint16>:
// ======================================================================
// float to uint16 produces two's complement values with -1.0 => 0x8001,
// 0.0 => 0x0000 and 1.0 => 0x7fff.  It also has good rounding behavior
// near 0.0 per https://www.cs.cmu.edu/~rbd/papers/cmj-float-to-int.html
inline uint16_t float2uint16(float f)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	ed87 0a01 	vstr	s0, [r7, #4]
  return (uint16_t)(((int16_t)(32767*f + 32768.5)) - 32768);
 8003262:	edd7 7a01 	vldr	s15, [r7, #4]
 8003266:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80032a8 <float2uint16+0x50>
 800326a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800326e:	ee17 0a90 	vmov	r0, s15
 8003272:	f7fd f969 	bl	8000548 <__aeabi_f2d>
 8003276:	a30a      	add	r3, pc, #40	; (adr r3, 80032a0 <float2uint16+0x48>)
 8003278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327c:	f7fd f806 	bl	800028c <__adddf3>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	4610      	mov	r0, r2
 8003286:	4619      	mov	r1, r3
 8003288:	f7fd fc66 	bl	8000b58 <__aeabi_d2iz>
 800328c:	4603      	mov	r3, r0
 800328e:	b21b      	sxth	r3, r3
 8003290:	b29b      	uxth	r3, r3
 8003292:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8003296:	b29b      	uxth	r3, r3
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	00000000 	.word	0x00000000
 80032a4:	40e00010 	.word	0x40e00010
 80032a8:	46fffe00 	.word	0x46fffe00

080032ac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]
 80032bc:	e00a      	b.n	80032d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032be:	f3af 8000 	nop.w
 80032c2:	4601      	mov	r1, r0
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	60ba      	str	r2, [r7, #8]
 80032ca:	b2ca      	uxtb	r2, r1
 80032cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	3301      	adds	r3, #1
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	429a      	cmp	r2, r3
 80032da:	dbf0      	blt.n	80032be <_read+0x12>
	}

return len;
 80032dc:	687b      	ldr	r3, [r7, #4]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b086      	sub	sp, #24
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	60f8      	str	r0, [r7, #12]
 80032ee:	60b9      	str	r1, [r7, #8]
 80032f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	e009      	b.n	800330c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	1c5a      	adds	r2, r3, #1
 80032fc:	60ba      	str	r2, [r7, #8]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	3301      	adds	r3, #1
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	429a      	cmp	r2, r3
 8003312:	dbf1      	blt.n	80032f8 <_write+0x12>
	}
	return len;
 8003314:	687b      	ldr	r3, [r7, #4]
}
 8003316:	4618      	mov	r0, r3
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <_close>:

int _close(int file)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
	return -1;
 8003326:	f04f 33ff 	mov.w	r3, #4294967295
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003346:	605a      	str	r2, [r3, #4]
	return 0;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <_isatty>:

int _isatty(int file)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
	return 1;
 800335e:	2301      	movs	r3, #1
}
 8003360:	4618      	mov	r0, r3
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
	return 0;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
	...

08003388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003390:	4a14      	ldr	r2, [pc, #80]	; (80033e4 <_sbrk+0x5c>)
 8003392:	4b15      	ldr	r3, [pc, #84]	; (80033e8 <_sbrk+0x60>)
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800339c:	4b13      	ldr	r3, [pc, #76]	; (80033ec <_sbrk+0x64>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d102      	bne.n	80033aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033a4:	4b11      	ldr	r3, [pc, #68]	; (80033ec <_sbrk+0x64>)
 80033a6:	4a12      	ldr	r2, [pc, #72]	; (80033f0 <_sbrk+0x68>)
 80033a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033aa:	4b10      	ldr	r3, [pc, #64]	; (80033ec <_sbrk+0x64>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d207      	bcs.n	80033c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033b8:	f010 f8c4 	bl	8013544 <__errno>
 80033bc:	4603      	mov	r3, r0
 80033be:	220c      	movs	r2, #12
 80033c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295
 80033c6:	e009      	b.n	80033dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033c8:	4b08      	ldr	r3, [pc, #32]	; (80033ec <_sbrk+0x64>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033ce:	4b07      	ldr	r3, [pc, #28]	; (80033ec <_sbrk+0x64>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	4a05      	ldr	r2, [pc, #20]	; (80033ec <_sbrk+0x64>)
 80033d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033da:	68fb      	ldr	r3, [r7, #12]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3718      	adds	r7, #24
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	20020000 	.word	0x20020000
 80033e8:	00000400 	.word	0x00000400
 80033ec:	20001960 	.word	0x20001960
 80033f0:	20008190 	.word	0x20008190

080033f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <SystemInit+0x20>)
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fe:	4a05      	ldr	r2, [pc, #20]	; (8003414 <SystemInit+0x20>)
 8003400:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003404:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <wavetable_sine_init>:
void wavetable_saw_init(void);
void wavetable_square_init(void);
void wavetable_triangle_init(void);
void wavetable_semi_sine_init(void);
void wavetable_sine_init(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
  float phase_inc = (2.0f * (float)M_PI) / (float)WAVE_LENGTH;
 800341e:	4b18      	ldr	r3, [pc, #96]	; (8003480 <wavetable_sine_init+0x68>)
 8003420:	607b      	str	r3, [r7, #4]
  float phase = 0;
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 8003428:	2300      	movs	r3, #0
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	e01f      	b.n	800346e <wavetable_sine_init+0x56>
    sine_wave_table[i] = sin(phase);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f7fd f88a 	bl	8000548 <__aeabi_f2d>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	ec43 2b10 	vmov	d0, r2, r3
 800343c:	f00d f8b0 	bl	80105a0 <sin>
 8003440:	ec53 2b10 	vmov	r2, r3, d0
 8003444:	4610      	mov	r0, r2
 8003446:	4619      	mov	r1, r3
 8003448:	f7fd fbae 	bl	8000ba8 <__aeabi_d2f>
 800344c:	4602      	mov	r2, r0
 800344e:	490d      	ldr	r1, [pc, #52]	; (8003484 <wavetable_sine_init+0x6c>)
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	601a      	str	r2, [r3, #0]
    phase += phase_inc;
 8003458:	ed97 7a03 	vldr	s14, [r7, #12]
 800345c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003464:	edc7 7a03 	vstr	s15, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	3301      	adds	r3, #1
 800346c:	60bb      	str	r3, [r7, #8]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2bff      	cmp	r3, #255	; 0xff
 8003472:	dddc      	ble.n	800342e <wavetable_sine_init+0x16>
  }
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	3cc90fdb 	.word	0x3cc90fdb
 8003484:	20006314 	.word	0x20006314

08003488 <wavetable_saw_init>:

void wavetable_saw_init(void)
{
 8003488:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800348c:	b086      	sub	sp, #24
 800348e:	af00      	add	r7, sp, #0
  memset(saw_wave_table, 0, sizeof(float) * WAVE_LENGTH);
 8003490:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003494:	2100      	movs	r1, #0
 8003496:	4856      	ldr	r0, [pc, #344]	; (80035f0 <wavetable_saw_init+0x168>)
 8003498:	f010 f88e 	bl	80135b8 <memset>
  float num_octaves = (int)(FRAME_RATE / 2.0 / 440.0);
 800349c:	4b55      	ldr	r3, [pc, #340]	; (80035f4 <wavetable_saw_init+0x16c>)
 800349e:	60bb      	str	r3, [r7, #8]
  for (int octave = 1; octave < num_octaves; octave++) {
 80034a0:	2301      	movs	r3, #1
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	e087      	b.n	80035b6 <wavetable_saw_init+0x12e>
    float phase_inc = (octave * 2.0 * (float)M_PI) / (float)WAVE_LENGTH;
 80034a6:	6978      	ldr	r0, [r7, #20]
 80034a8:	f7fd f83c 	bl	8000524 <__aeabi_i2d>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	f7fc feec 	bl	800028c <__adddf3>
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4610      	mov	r0, r2
 80034ba:	4619      	mov	r1, r3
 80034bc:	a348      	add	r3, pc, #288	; (adr r3, 80035e0 <wavetable_saw_init+0x158>)
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	f7fd f899 	bl	80005f8 <__aeabi_dmul>
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	4b49      	ldr	r3, [pc, #292]	; (80035f8 <wavetable_saw_init+0x170>)
 80034d4:	f7fd f9ba 	bl	800084c <__aeabi_ddiv>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4610      	mov	r0, r2
 80034de:	4619      	mov	r1, r3
 80034e0:	f7fd fb62 	bl	8000ba8 <__aeabi_d2f>
 80034e4:	4603      	mov	r3, r0
 80034e6:	607b      	str	r3, [r7, #4]
    float phase = 0;
 80034e8:	f04f 0300 	mov.w	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
    float sign = (octave & 1) ? -1.0f : 1.0f;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <wavetable_saw_init+0x74>
 80034f8:	4b40      	ldr	r3, [pc, #256]	; (80035fc <wavetable_saw_init+0x174>)
 80034fa:	e001      	b.n	8003500 <wavetable_saw_init+0x78>
 80034fc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003500:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8003502:	2300      	movs	r3, #0
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	e050      	b.n	80035aa <wavetable_saw_init+0x122>
      saw_wave_table[i] += (sign * sin(phase) / octave) * (2.0f / (float)M_PI);
 8003508:	4a39      	ldr	r2, [pc, #228]	; (80035f0 <wavetable_saw_init+0x168>)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7fd f818 	bl	8000548 <__aeabi_f2d>
 8003518:	4604      	mov	r4, r0
 800351a:	460d      	mov	r5, r1
 800351c:	6838      	ldr	r0, [r7, #0]
 800351e:	f7fd f813 	bl	8000548 <__aeabi_f2d>
 8003522:	4680      	mov	r8, r0
 8003524:	4689      	mov	r9, r1
 8003526:	6938      	ldr	r0, [r7, #16]
 8003528:	f7fd f80e 	bl	8000548 <__aeabi_f2d>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	ec43 2b10 	vmov	d0, r2, r3
 8003534:	f00d f834 	bl	80105a0 <sin>
 8003538:	ec53 2b10 	vmov	r2, r3, d0
 800353c:	4640      	mov	r0, r8
 800353e:	4649      	mov	r1, r9
 8003540:	f7fd f85a 	bl	80005f8 <__aeabi_dmul>
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4690      	mov	r8, r2
 800354a:	4699      	mov	r9, r3
 800354c:	6978      	ldr	r0, [r7, #20]
 800354e:	f7fc ffe9 	bl	8000524 <__aeabi_i2d>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4640      	mov	r0, r8
 8003558:	4649      	mov	r1, r9
 800355a:	f7fd f977 	bl	800084c <__aeabi_ddiv>
 800355e:	4602      	mov	r2, r0
 8003560:	460b      	mov	r3, r1
 8003562:	4610      	mov	r0, r2
 8003564:	4619      	mov	r1, r3
 8003566:	a320      	add	r3, pc, #128	; (adr r3, 80035e8 <wavetable_saw_init+0x160>)
 8003568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800356c:	f7fd f844 	bl	80005f8 <__aeabi_dmul>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4620      	mov	r0, r4
 8003576:	4629      	mov	r1, r5
 8003578:	f7fc fe88 	bl	800028c <__adddf3>
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	4610      	mov	r0, r2
 8003582:	4619      	mov	r1, r3
 8003584:	f7fd fb10 	bl	8000ba8 <__aeabi_d2f>
 8003588:	4602      	mov	r2, r0
 800358a:	4919      	ldr	r1, [pc, #100]	; (80035f0 <wavetable_saw_init+0x168>)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	440b      	add	r3, r1
 8003592:	601a      	str	r2, [r3, #0]
      phase += phase_inc;
 8003594:	ed97 7a04 	vldr	s14, [r7, #16]
 8003598:	edd7 7a01 	vldr	s15, [r7, #4]
 800359c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035a0:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	3301      	adds	r3, #1
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2bff      	cmp	r3, #255	; 0xff
 80035ae:	ddab      	ble.n	8003508 <wavetable_saw_init+0x80>
  for (int octave = 1; octave < num_octaves; octave++) {
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	3301      	adds	r3, #1
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	ee07 3a90 	vmov	s15, r3
 80035bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80035c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035cc:	f73f af6b 	bgt.w	80034a6 <wavetable_saw_init+0x1e>
    }
  }
}
 80035d0:	bf00      	nop
 80035d2:	bf00      	nop
 80035d4:	3718      	adds	r7, #24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035dc:	f3af 8000 	nop.w
 80035e0:	60000000 	.word	0x60000000
 80035e4:	400921fb 	.word	0x400921fb
 80035e8:	60000000 	.word	0x60000000
 80035ec:	3fe45f30 	.word	0x3fe45f30
 80035f0:	20005ab8 	.word	0x20005ab8
 80035f4:	42580000 	.word	0x42580000
 80035f8:	40700000 	.word	0x40700000
 80035fc:	bf800000 	.word	0xbf800000

08003600 <wavetable_square_init>:

//Implement Square and trinagle wave here
void wavetable_square_init(void)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8003606:	2300      	movs	r3, #0
 8003608:	607b      	str	r3, [r7, #4]
 800360a:	e013      	b.n	8003634 <wavetable_square_init+0x34>
        // Set half of the wave to a high value and half to a low value
        if (i < WAVE_LENGTH / 2) {
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b7f      	cmp	r3, #127	; 0x7f
 8003610:	dc07      	bgt.n	8003622 <wavetable_square_init+0x22>
            square_wave_table[i] = 1.0f;  // High amplitude
 8003612:	4a0d      	ldr	r2, [pc, #52]	; (8003648 <wavetable_square_init+0x48>)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	e005      	b.n	800362e <wavetable_square_init+0x2e>
        } else {
            square_wave_table[i] = -1.0f; // Low amplitude
 8003622:	4a09      	ldr	r2, [pc, #36]	; (8003648 <wavetable_square_init+0x48>)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	4a08      	ldr	r2, [pc, #32]	; (800364c <wavetable_square_init+0x4c>)
 800362c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	3301      	adds	r3, #1
 8003632:	607b      	str	r3, [r7, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2bff      	cmp	r3, #255	; 0xff
 8003638:	dde8      	ble.n	800360c <wavetable_square_init+0xc>
        }
    }
}
 800363a:	bf00      	nop
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	20005f0c 	.word	0x20005f0c
 800364c:	bf800000 	.word	0xbf800000

08003650 <wavetable_triangle_init>:

void wavetable_triangle_init(void)
{
 8003650:	b480      	push	{r7}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
    int half_wave_length = WAVE_LENGTH / 2;
 8003656:	2380      	movs	r3, #128	; 0x80
 8003658:	60bb      	str	r3, [r7, #8]
    float increment = 2.0f / half_wave_length;  // Increment for the rising edge
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	ee07 3a90 	vmov	s15, r3
 8003660:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003664:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003668:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800366c:	edc7 7a01 	vstr	s15, [r7, #4]
    float decrement = -increment;               // Decrement for the falling edge
 8003670:	edd7 7a01 	vldr	s15, [r7, #4]
 8003674:	eef1 7a67 	vneg.f32	s15, s15
 8003678:	edc7 7a00 	vstr	s15, [r7]
    float value = -1.0f;                        // Start from the lowest value
 800367c:	4b1b      	ldr	r3, [pc, #108]	; (80036ec <wavetable_triangle_init+0x9c>)
 800367e:	617b      	str	r3, [r7, #20]

    // First half: rising edge
    for (int i = 0; i < half_wave_length; i++) {
 8003680:	2300      	movs	r3, #0
 8003682:	613b      	str	r3, [r7, #16]
 8003684:	e010      	b.n	80036a8 <wavetable_triangle_init+0x58>
        triangle_wave_table[i] = value;
 8003686:	4a1a      	ldr	r2, [pc, #104]	; (80036f0 <wavetable_triangle_init+0xa0>)
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	601a      	str	r2, [r3, #0]
        value += increment;
 8003692:	ed97 7a05 	vldr	s14, [r7, #20]
 8003696:	edd7 7a01 	vldr	s15, [r7, #4]
 800369a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800369e:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < half_wave_length; i++) {
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	3301      	adds	r3, #1
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	dbea      	blt.n	8003686 <wavetable_triangle_init+0x36>
    }

    // Second half: falling edge
    for (int i = half_wave_length; i < WAVE_LENGTH; i++) {
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	e010      	b.n	80036d8 <wavetable_triangle_init+0x88>
        triangle_wave_table[i] = value;
 80036b6:	4a0e      	ldr	r2, [pc, #56]	; (80036f0 <wavetable_triangle_init+0xa0>)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	4413      	add	r3, r2
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	601a      	str	r2, [r3, #0]
        value += decrement;
 80036c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80036c6:	edd7 7a00 	vldr	s15, [r7]
 80036ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ce:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = half_wave_length; i < WAVE_LENGTH; i++) {
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	3301      	adds	r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2bff      	cmp	r3, #255	; 0xff
 80036dc:	ddeb      	ble.n	80036b6 <wavetable_triangle_init+0x66>
    }
}
 80036de:	bf00      	nop
 80036e0:	bf00      	nop
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	bf800000 	.word	0xbf800000
 80036f0:	20006714 	.word	0x20006714
 80036f4:	00000000 	.word	0x00000000

080036f8 <wavetable_semi_sine_init>:

void wavetable_semi_sine_init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
    float phase_inc = (float)M_PI / (float)WAVE_LENGTH; // Increment to cover half a sine wave
 80036fe:	4b28      	ldr	r3, [pc, #160]	; (80037a0 <wavetable_semi_sine_init+0xa8>)
 8003700:	607b      	str	r3, [r7, #4]
    float phase = 0;
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8003708:	2300      	movs	r3, #0
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	e03a      	b.n	8003784 <wavetable_semi_sine_init+0x8c>
        // Use the sine of the phase to generate wave values
        semi_sine_wave_table[i] = sin(phase);
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f7fc ff1a 	bl	8000548 <__aeabi_f2d>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	ec43 2b10 	vmov	d0, r2, r3
 800371c:	f00c ff40 	bl	80105a0 <sin>
 8003720:	ec53 2b10 	vmov	r2, r3, d0
 8003724:	4610      	mov	r0, r2
 8003726:	4619      	mov	r1, r3
 8003728:	f7fd fa3e 	bl	8000ba8 <__aeabi_d2f>
 800372c:	4602      	mov	r2, r0
 800372e:	491d      	ldr	r1, [pc, #116]	; (80037a4 <wavetable_semi_sine_init+0xac>)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	601a      	str	r2, [r3, #0]
        phase += phase_inc;
 8003738:	ed97 7a03 	vldr	s14, [r7, #12]
 800373c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003740:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003744:	edc7 7a03 	vstr	s15, [r7, #12]

        // Reset the phase after reaching  to repeat the semi-sine wave
        if (phase > M_PI) {
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f7fc fefd 	bl	8000548 <__aeabi_f2d>
 800374e:	a312      	add	r3, pc, #72	; (adr r3, 8003798 <wavetable_semi_sine_init+0xa0>)
 8003750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003754:	f7fd f9e0 	bl	8000b18 <__aeabi_dcmpgt>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00f      	beq.n	800377e <wavetable_semi_sine_init+0x86>
            phase -= M_PI;
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f7fc fef2 	bl	8000548 <__aeabi_f2d>
 8003764:	a30c      	add	r3, pc, #48	; (adr r3, 8003798 <wavetable_semi_sine_init+0xa0>)
 8003766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376a:	f7fc fd8d 	bl	8000288 <__aeabi_dsub>
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4610      	mov	r0, r2
 8003774:	4619      	mov	r1, r3
 8003776:	f7fd fa17 	bl	8000ba8 <__aeabi_d2f>
 800377a:	4603      	mov	r3, r0
 800377c:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	3301      	adds	r3, #1
 8003782:	60bb      	str	r3, [r7, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	2bff      	cmp	r3, #255	; 0xff
 8003788:	ddc1      	ble.n	800370e <wavetable_semi_sine_init+0x16>
        }
    }
}
 800378a:	bf00      	nop
 800378c:	bf00      	nop
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	f3af 8000 	nop.w
 8003798:	54442d18 	.word	0x54442d18
 800379c:	400921fb 	.word	0x400921fb
 80037a0:	3c490fdb 	.word	0x3c490fdb
 80037a4:	20006c10 	.word	0x20006c10

080037a8 <wavetable_init>:

void wavetable_init(wavetable_state_t *self, uint8_t wave)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	460b      	mov	r3, r1
 80037b2:	70fb      	strb	r3, [r7, #3]
  if(!wavetables_initialized) {
 80037b4:	4b1a      	ldr	r3, [pc, #104]	; (8003820 <wavetable_init+0x78>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10c      	bne.n	80037d6 <wavetable_init+0x2e>
    wavetable_sine_init();
 80037bc:	f7ff fe2c 	bl	8003418 <wavetable_sine_init>
    wavetable_saw_init();
 80037c0:	f7ff fe62 	bl	8003488 <wavetable_saw_init>
    wavetable_square_init();
 80037c4:	f7ff ff1c 	bl	8003600 <wavetable_square_init>
    wavetable_triangle_init();
 80037c8:	f7ff ff42 	bl	8003650 <wavetable_triangle_init>
    wavetable_semi_sine_init();
 80037cc:	f7ff ff94 	bl	80036f8 <wavetable_semi_sine_init>
    wavetables_initialized = 1;
 80037d0:	4b13      	ldr	r3, [pc, #76]	; (8003820 <wavetable_init+0x78>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
  }
  self->wave      = wave;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	78fa      	ldrb	r2, [r7, #3]
 80037da:	701a      	strb	r2, [r3, #0]
  self->phase     = 0;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f04f 0200 	mov.w	r2, #0
 80037e2:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 80037ea:	2020      	movs	r0, #32
 80037ec:	f7ff fcf8 	bl	80031e0 <pitch_to_freq>
 80037f0:	eef0 7a40 	vmov.f32	s15, s0
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	ed93 7a04 	vldr	s14, [r3, #16]
 8003800:	eddf 6a08 	vldr	s13, [pc, #32]	; 8003824 <wavetable_init+0x7c>
 8003804:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003808:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8003828 <wavetable_init+0x80>
 800380c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20001964 	.word	0x20001964
 8003824:	473b8000 	.word	0x473b8000
 8003828:	43800000 	.word	0x43800000

0800382c <wavetable_note_on>:


void wavetable_note_on(wavetable_state_t *self, int8_t pitch, int8_t velocity)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	70fb      	strb	r3, [r7, #3]
 8003838:	4613      	mov	r3, r2
 800383a:	70bb      	strb	r3, [r7, #2]
  self->phase     = 0;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f04f 0200 	mov.w	r2, #0
 8003842:	605a      	str	r2, [r3, #4]
  self->pitch     = pitch;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	78fa      	ldrb	r2, [r7, #3]
 8003848:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(pitch);
 800384a:	78fb      	ldrb	r3, [r7, #3]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fcc7 	bl	80031e0 <pitch_to_freq>
 8003852:	eef0 7a40 	vmov.f32	s15, s0
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	ed93 7a04 	vldr	s14, [r3, #16]
 8003862:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003880 <wavetable_note_on+0x54>
 8003866:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800386a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8003884 <wavetable_note_on+0x58>
 800386e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	473b8000 	.word	0x473b8000
 8003884:	43800000 	.word	0x43800000

08003888 <wavetable_get_samples>:
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
}


void wavetable_get_samples(wavetable_state_t *self, float *out_samples, int frame_count)
{
 8003888:	b480      	push	{r7}
 800388a:	b087      	sub	sp, #28
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	e08d      	b.n	80039b6 <wavetable_get_samples+0x12e>
    float sample_f;
    switch(self->wave) {
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d84d      	bhi.n	800393e <wavetable_get_samples+0xb6>
 80038a2:	a201      	add	r2, pc, #4	; (adr r2, 80038a8 <wavetable_get_samples+0x20>)
 80038a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a8:	080038bd 	.word	0x080038bd
 80038ac:	080038d7 	.word	0x080038d7
 80038b0:	080038f1 	.word	0x080038f1
 80038b4:	0800390b 	.word	0x0800390b
 80038b8:	08003925 	.word	0x08003925
    case 0:
      sample_f = sine_wave_table[(uint32_t)self->phase];
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	edd3 7a01 	vldr	s15, [r3, #4]
 80038c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038c6:	ee17 3a90 	vmov	r3, s15
 80038ca:	4a41      	ldr	r2, [pc, #260]	; (80039d0 <wavetable_get_samples+0x148>)
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	613b      	str	r3, [r7, #16]
      break;
 80038d4:	e040      	b.n	8003958 <wavetable_get_samples+0xd0>
    case 1:
      sample_f = saw_wave_table[(uint32_t)self->phase];
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80038dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038e0:	ee17 3a90 	vmov	r3, s15
 80038e4:	4a3b      	ldr	r2, [pc, #236]	; (80039d4 <wavetable_get_samples+0x14c>)
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	613b      	str	r3, [r7, #16]
      break;
 80038ee:	e033      	b.n	8003958 <wavetable_get_samples+0xd0>
    case 2:
    	sample_f = square_wave_table[(uint32_t)self->phase];
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80038f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038fa:	ee17 3a90 	vmov	r3, s15
 80038fe:	4a36      	ldr	r2, [pc, #216]	; (80039d8 <wavetable_get_samples+0x150>)
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	613b      	str	r3, [r7, #16]
    	break;
 8003908:	e026      	b.n	8003958 <wavetable_get_samples+0xd0>
    case 3:
    	sample_f = triangle_wave_table[(uint32_t)self->phase];
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003910:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003914:	ee17 3a90 	vmov	r3, s15
 8003918:	4a30      	ldr	r2, [pc, #192]	; (80039dc <wavetable_get_samples+0x154>)
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	613b      	str	r3, [r7, #16]
    	break;
 8003922:	e019      	b.n	8003958 <wavetable_get_samples+0xd0>
    case 4:
    	sample_f = semi_sine_wave_table[(uint32_t)self->phase];
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	edd3 7a01 	vldr	s15, [r3, #4]
 800392a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800392e:	ee17 3a90 	vmov	r3, s15
 8003932:	4a2b      	ldr	r2, [pc, #172]	; (80039e0 <wavetable_get_samples+0x158>)
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	613b      	str	r3, [r7, #16]
    	break;
 800393c:	e00c      	b.n	8003958 <wavetable_get_samples+0xd0>
    default:
    	sample_f = saw_wave_table[(uint32_t)self->phase];
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	edd3 7a01 	vldr	s15, [r3, #4]
 8003944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003948:	ee17 3a90 	vmov	r3, s15
 800394c:	4a21      	ldr	r2, [pc, #132]	; (80039d4 <wavetable_get_samples+0x14c>)
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	613b      	str	r3, [r7, #16]
    	break;
 8003956:	bf00      	nop
    }
    out_samples[2*frame]   = sample_f;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	4413      	add	r3, r2
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	601a      	str	r2, [r3, #0]
    out_samples[2*frame+1] = sample_f;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	3304      	adds	r3, #4
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	4413      	add	r3, r2
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	601a      	str	r2, [r3, #0]
    self->phase += self->phase_inc;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	ed93 7a01 	vldr	s14, [r3, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	edd3 7a02 	vldr	s15, [r3, #8]
 800397e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	edc3 7a01 	vstr	s15, [r3, #4]
    if(self->phase > WAVE_LENGTH) {
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	edd3 7a01 	vldr	s15, [r3, #4]
 800398e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80039e4 <wavetable_get_samples+0x15c>
 8003992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800399a:	dd09      	ble.n	80039b0 <wavetable_get_samples+0x128>
      self->phase -= WAVE_LENGTH;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	edd3 7a01 	vldr	s15, [r3, #4]
 80039a2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80039e4 <wavetable_get_samples+0x15c>
 80039a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	edc3 7a01 	vstr	s15, [r3, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	3301      	adds	r3, #1
 80039b4:	617b      	str	r3, [r7, #20]
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	f6ff af6d 	blt.w	800389a <wavetable_get_samples+0x12>
    }
  }
}
 80039c0:	bf00      	nop
 80039c2:	bf00      	nop
 80039c4:	371c      	adds	r7, #28
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	20006314 	.word	0x20006314
 80039d4:	20005ab8 	.word	0x20005ab8
 80039d8:	20005f0c 	.word	0x20005f0c
 80039dc:	20006714 	.word	0x20006714
 80039e0:	20006c10 	.word	0x20006c10
 80039e4:	43800000 	.word	0x43800000

080039e8 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 80039ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039f0:	4810      	ldr	r0, [pc, #64]	; (8003a34 <Displ_Select+0x4c>)
 80039f2:	f004 f941 	bl	8007c78 <HAL_GPIO_ReadPin>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d018      	beq.n	8003a2e <Displ_Select+0x46>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 80039fc:	2201      	movs	r2, #1
 80039fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a02:	480c      	ldr	r0, [pc, #48]	; (8003a34 <Displ_Select+0x4c>)
 8003a04:	f004 f950 	bl	8007ca8 <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 8003a08:	4b0b      	ldr	r3, [pc, #44]	; (8003a38 <Displ_Select+0x50>)
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	490a      	ldr	r1, [pc, #40]	; (8003a38 <Displ_Select+0x50>)
 8003a0e:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 8003a12:	4013      	ands	r3, r2
 8003a14:	600b      	str	r3, [r1, #0]
 8003a16:	4b08      	ldr	r3, [pc, #32]	; (8003a38 <Displ_Select+0x50>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a07      	ldr	r2, [pc, #28]	; (8003a38 <Displ_Select+0x50>)
 8003a1c:	f043 0308 	orr.w	r3, r3, #8
 8003a20:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 8003a22:	2200      	movs	r2, #0
 8003a24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a28:	4802      	ldr	r0, [pc, #8]	; (8003a34 <Displ_Select+0x4c>)
 8003a2a:	f004 f93d 	bl	8007ca8 <HAL_GPIO_WritePin>
		}
	}
}
 8003a2e:	bf00      	nop
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000
 8003a38:	40003800 	.word	0x40003800

08003a3c <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6039      	str	r1, [r7, #0]
 8003a44:	4611      	mov	r1, r2
 8003a46:	461a      	mov	r2, r3
 8003a48:	4603      	mov	r3, r0
 8003a4a:	71fb      	strb	r3, [r7, #7]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	80bb      	strh	r3, [r7, #4]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8003a54:	bf00      	nop
 8003a56:	4b3a      	ldr	r3, [pc, #232]	; (8003b40 <Displ_Transmit+0x104>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0fa      	beq.n	8003a56 <Displ_Transmit+0x1a>

	Displ_Select();
 8003a60:	f7ff ffc2 	bl	80039e8 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	461a      	mov	r2, r3
 8003a68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a6c:	4835      	ldr	r0, [pc, #212]	; (8003b44 <Displ_Transmit+0x108>)
 8003a6e:	f004 f91b 	bl	8007ca8 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 8003a72:	79bb      	ldrb	r3, [r7, #6]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d044      	beq.n	8003b02 <Displ_Transmit+0xc6>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 8003a78:	4b33      	ldr	r3, [pc, #204]	; (8003b48 <Displ_Transmit+0x10c>)
 8003a7a:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 8003a7c:	88bb      	ldrh	r3, [r7, #4]
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	4413      	add	r3, r2
 8003a82:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	e020      	b.n	8003acc <Displ_Transmit+0x90>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	121b      	asrs	r3, r3, #8
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	1c59      	adds	r1, r3, #1
 8003a96:	6179      	str	r1, [r7, #20]
 8003a98:	f022 0207 	bic.w	r2, r2, #7
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	881b      	ldrh	r3, [r3, #0]
 8003aa4:	10db      	asrs	r3, r3, #3
 8003aa6:	b2da      	uxtb	r2, r3
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	1c59      	adds	r1, r3, #1
 8003aac:	6179      	str	r1, [r7, #20]
 8003aae:	f022 0203 	bic.w	r2, r2, #3
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	00d9      	lsls	r1, r3, #3
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	1c5a      	adds	r2, r3, #1
 8003ac0:	617a      	str	r2, [r7, #20]
 8003ac2:	b2ca      	uxtb	r2, r1
 8003ac4:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	3302      	adds	r3, #2
 8003aca:	613b      	str	r3, [r7, #16]
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	bf34      	ite	cc
 8003ad4:	2301      	movcc	r3, #1
 8003ad6:	2300      	movcs	r3, #0
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	491a      	ldr	r1, [pc, #104]	; (8003b48 <Displ_Transmit+0x10c>)
 8003ade:	1a5b      	subs	r3, r3, r1
 8003ae0:	f641 71fc 	movw	r1, #8188	; 0x1ffc
 8003ae4:	428b      	cmp	r3, r1
 8003ae6:	bfd4      	ite	le
 8003ae8:	2301      	movle	r3, #1
 8003aea:	2300      	movgt	r3, #0
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	4013      	ands	r3, r2
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1c9      	bne.n	8003a8a <Displ_Transmit+0x4e>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 8003af6:	4b14      	ldr	r3, [pc, #80]	; (8003b48 <Displ_Transmit+0x10c>)
 8003af8:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	4a12      	ldr	r2, [pc, #72]	; (8003b48 <Displ_Transmit+0x10c>)
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	80bb      	strh	r3, [r7, #4]
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 8003b02:	88bb      	ldrh	r3, [r7, #4]
 8003b04:	2b13      	cmp	r3, #19
 8003b06:	d80d      	bhi.n	8003b24 <Displ_Transmit+0xe8>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8003b08:	4b0d      	ldr	r3, [pc, #52]	; (8003b40 <Displ_Transmit+0x104>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 8003b0e:	88ba      	ldrh	r2, [r7, #4]
 8003b10:	f04f 33ff 	mov.w	r3, #4294967295
 8003b14:	6839      	ldr	r1, [r7, #0]
 8003b16:	480d      	ldr	r0, [pc, #52]	; (8003b4c <Displ_Transmit+0x110>)
 8003b18:	f008 f919 	bl	800bd4e <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 8003b1c:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <Displ_Transmit+0x104>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 8003b22:	e008      	b.n	8003b36 <Displ_Transmit+0xfa>
			Displ_SpiAvailable=0;
 8003b24:	4b06      	ldr	r3, [pc, #24]	; (8003b40 <Displ_Transmit+0x104>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 8003b2a:	88bb      	ldrh	r3, [r7, #4]
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	6839      	ldr	r1, [r7, #0]
 8003b30:	4806      	ldr	r0, [pc, #24]	; (8003b4c <Displ_Transmit+0x110>)
 8003b32:	f008 fa49 	bl	800bfc8 <HAL_SPI_Transmit_DMA>
	}
 8003b36:	bf00      	nop
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	2000001c 	.word	0x2000001c
 8003b44:	40021000 	.word	0x40021000
 8003b48:	20001968 	.word	0x20001968
 8003b4c:	20005a60 	.word	0x20005a60

08003b50 <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8003b5a:	1df9      	adds	r1, r7, #7
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	2201      	movs	r2, #1
 8003b60:	2000      	movs	r0, #0
 8003b62:	f7ff ff6b 	bl	8003a3c <Displ_Transmit>
}
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b084      	sub	sp, #16
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	60f8      	str	r0, [r7, #12]
 8003b76:	60b9      	str	r1, [r7, #8]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d007      	beq.n	8003b92 <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	68f9      	ldr	r1, [r7, #12]
 8003b8a:	2001      	movs	r0, #1
 8003b8c:	f7ff ff56 	bl	8003a3c <Displ_Transmit>
 8003b90:	e000      	b.n	8003b94 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 8003b92:	bf00      	nop
}
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
	...

08003b9c <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
	Displ_Select();
 8003ba0:	f7ff ff22 	bl	80039e8 <Displ_Select>

	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003baa:	481a      	ldr	r0, [pc, #104]	; (8003c14 <ILI9XXX_Init+0x78>)
 8003bac:	f004 f87c 	bl	8007ca8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8003bb0:	2001      	movs	r0, #1
 8003bb2:	f003 f887 	bl	8006cc4 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bbc:	4815      	ldr	r0, [pc, #84]	; (8003c14 <ILI9XXX_Init+0x78>)
 8003bbe:	f004 f873 	bl	8007ca8 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8003bc2:	2096      	movs	r0, #150	; 0x96
 8003bc4:	f003 f87e 	bl	8006cc4 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8003bc8:	203a      	movs	r0, #58	; 0x3a
 8003bca:	f7ff ffc1 	bl	8003b50 <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8003bce:	2200      	movs	r2, #0
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	4811      	ldr	r0, [pc, #68]	; (8003c18 <ILI9XXX_Init+0x7c>)
 8003bd4:	f7ff ffcb 	bl	8003b6e <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8003bd8:	20b0      	movs	r0, #176	; 0xb0
 8003bda:	f7ff ffb9 	bl	8003b50 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8003bde:	2200      	movs	r2, #0
 8003be0:	2101      	movs	r1, #1
 8003be2:	480e      	ldr	r0, [pc, #56]	; (8003c1c <ILI9XXX_Init+0x80>)
 8003be4:	f7ff ffc3 	bl	8003b6e <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8003be8:	20b0      	movs	r0, #176	; 0xb0
 8003bea:	f7ff ffb1 	bl	8003b50 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8003bee:	2200      	movs	r2, #0
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	480a      	ldr	r0, [pc, #40]	; (8003c1c <ILI9XXX_Init+0x80>)
 8003bf4:	f7ff ffbb 	bl	8003b6e <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8003bf8:	2011      	movs	r0, #17
 8003bfa:	f7ff ffa9 	bl	8003b50 <Displ_WriteCommand>
	HAL_Delay(120);
 8003bfe:	2078      	movs	r0, #120	; 0x78
 8003c00:	f003 f860 	bl	8006cc4 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8003c04:	2029      	movs	r0, #41	; 0x29
 8003c06:	f7ff ffa3 	bl	8003b50 <Displ_WriteCommand>
	HAL_Delay(5);
 8003c0a:	2005      	movs	r0, #5
 8003c0c:	f003 f85a 	bl	8006cc4 <HAL_Delay>

}
 8003c10:	bf00      	nop
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	080149e0 	.word	0x080149e0
 8003c1c:	080149e4 	.word	0x080149e4

08003c20 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003c20:	b590      	push	{r4, r7, lr}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4604      	mov	r4, r0
 8003c28:	4608      	mov	r0, r1
 8003c2a:	4611      	mov	r1, r2
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4623      	mov	r3, r4
 8003c30:	80fb      	strh	r3, [r7, #6]
 8003c32:	4603      	mov	r3, r0
 8003c34:	80bb      	strh	r3, [r7, #4]
 8003c36:	460b      	mov	r3, r1
 8003c38:	807b      	strh	r3, [r7, #2]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 8003c3e:	887b      	ldrh	r3, [r7, #2]
 8003c40:	061a      	lsls	r2, r3, #24
 8003c42:	887b      	ldrh	r3, [r7, #2]
 8003c44:	021b      	lsls	r3, r3, #8
 8003c46:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003c4a:	431a      	orrs	r2, r3
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	021b      	lsls	r3, r3, #8
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	4313      	orrs	r3, r2
 8003c54:	88fa      	ldrh	r2, [r7, #6]
 8003c56:	0a12      	lsrs	r2, r2, #8
 8003c58:	b292      	uxth	r2, r2
 8003c5a:	431a      	orrs	r2, r3
 8003c5c:	4b14      	ldr	r3, [pc, #80]	; (8003cb0 <Displ_SetAddressWindow+0x90>)
 8003c5e:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8003c60:	202a      	movs	r0, #42	; 0x2a
 8003c62:	f7ff ff75 	bl	8003b50 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8003c66:	2200      	movs	r2, #0
 8003c68:	2104      	movs	r1, #4
 8003c6a:	4811      	ldr	r0, [pc, #68]	; (8003cb0 <Displ_SetAddressWindow+0x90>)
 8003c6c:	f7ff ff7f 	bl	8003b6e <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8003c70:	883b      	ldrh	r3, [r7, #0]
 8003c72:	061a      	lsls	r2, r3, #24
 8003c74:	883b      	ldrh	r3, [r7, #0]
 8003c76:	021b      	lsls	r3, r3, #8
 8003c78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	88bb      	ldrh	r3, [r7, #4]
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	4313      	orrs	r3, r2
 8003c86:	88ba      	ldrh	r2, [r7, #4]
 8003c88:	0a12      	lsrs	r2, r2, #8
 8003c8a:	b292      	uxth	r2, r2
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	4b08      	ldr	r3, [pc, #32]	; (8003cb0 <Displ_SetAddressWindow+0x90>)
 8003c90:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8003c92:	202b      	movs	r0, #43	; 0x2b
 8003c94:	f7ff ff5c 	bl	8003b50 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2104      	movs	r1, #4
 8003c9c:	4804      	ldr	r0, [pc, #16]	; (8003cb0 <Displ_SetAddressWindow+0x90>)
 8003c9e:	f7ff ff66 	bl	8003b6e <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8003ca2:	202c      	movs	r0, #44	; 0x2c
 8003ca4:	f7ff ff54 	bl	8003b50 <Displ_WriteCommand>
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd90      	pop	{r4, r7, pc}
 8003cb0:	20005968 	.word	0x20005968

08003cb4 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cc4:	4809      	ldr	r0, [pc, #36]	; (8003cec <Displ_Init+0x38>)
 8003cc6:	f003 ffef 	bl	8007ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003cd0:	4806      	ldr	r0, [pc, #24]	; (8003cec <Displ_Init+0x38>)
 8003cd2:	f003 ffe9 	bl	8007ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8003cd6:	f7ff ff61 	bl	8003b9c <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 f807 	bl	8003cf0 <Displ_Orientation>
}
 8003ce2:	bf00      	nop
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40021000 	.word	0x40021000

08003cf0 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d83b      	bhi.n	8003d78 <Displ_Orientation+0x88>
 8003d00:	a201      	add	r2, pc, #4	; (adr r2, 8003d08 <Displ_Orientation+0x18>)
 8003d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d06:	bf00      	nop
 8003d08:	08003d19 	.word	0x08003d19
 8003d0c:	08003d31 	.word	0x08003d31
 8003d10:	08003d49 	.word	0x08003d49
 8003d14:	08003d61 	.word	0x08003d61
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8003d18:	4b1f      	ldr	r3, [pc, #124]	; (8003d98 <Displ_Orientation+0xa8>)
 8003d1a:	2288      	movs	r2, #136	; 0x88
 8003d1c:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8003d1e:	4b1f      	ldr	r3, [pc, #124]	; (8003d9c <Displ_Orientation+0xac>)
 8003d20:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003d24:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8003d26:	4b1e      	ldr	r3, [pc, #120]	; (8003da0 <Displ_Orientation+0xb0>)
 8003d28:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003d2c:	801a      	strh	r2, [r3, #0]
			break;
 8003d2e:	e023      	b.n	8003d78 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8003d30:	4b19      	ldr	r3, [pc, #100]	; (8003d98 <Displ_Orientation+0xa8>)
 8003d32:	22e8      	movs	r2, #232	; 0xe8
 8003d34:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8003d36:	4b19      	ldr	r3, [pc, #100]	; (8003d9c <Displ_Orientation+0xac>)
 8003d38:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003d3c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8003d3e:	4b18      	ldr	r3, [pc, #96]	; (8003da0 <Displ_Orientation+0xb0>)
 8003d40:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003d44:	801a      	strh	r2, [r3, #0]
			break;
 8003d46:	e017      	b.n	8003d78 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8003d48:	4b13      	ldr	r3, [pc, #76]	; (8003d98 <Displ_Orientation+0xa8>)
 8003d4a:	2248      	movs	r2, #72	; 0x48
 8003d4c:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8003d4e:	4b13      	ldr	r3, [pc, #76]	; (8003d9c <Displ_Orientation+0xac>)
 8003d50:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003d54:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8003d56:	4b12      	ldr	r3, [pc, #72]	; (8003da0 <Displ_Orientation+0xb0>)
 8003d58:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003d5c:	801a      	strh	r2, [r3, #0]
			break;
 8003d5e:	e00b      	b.n	8003d78 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8003d60:	4b0d      	ldr	r3, [pc, #52]	; (8003d98 <Displ_Orientation+0xa8>)
 8003d62:	2228      	movs	r2, #40	; 0x28
 8003d64:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8003d66:	4b0d      	ldr	r3, [pc, #52]	; (8003d9c <Displ_Orientation+0xac>)
 8003d68:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003d6c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8003d6e:	4b0c      	ldr	r3, [pc, #48]	; (8003da0 <Displ_Orientation+0xb0>)
 8003d70:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003d74:	801a      	strh	r2, [r3, #0]
			break;
 8003d76:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8003d78:	2036      	movs	r0, #54	; 0x36
 8003d7a:	f7ff fee9 	bl	8003b50 <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8003d7e:	2200      	movs	r2, #0
 8003d80:	2101      	movs	r1, #1
 8003d82:	4805      	ldr	r0, [pc, #20]	; (8003d98 <Displ_Orientation+0xa8>)
 8003d84:	f7ff fef3 	bl	8003b6e <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8003d88:	4a06      	ldr	r2, [pc, #24]	; (8003da4 <Displ_Orientation+0xb4>)
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	7013      	strb	r3, [r2, #0]
}
 8003d8e:	bf00      	nop
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	2000596c 	.word	0x2000596c
 8003d9c:	200075d0 	.word	0x200075d0
 8003da0:	200075ce 	.word	0x200075ce
 8003da4:	200075cc 	.word	0x200075cc

08003da8 <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a05      	ldr	r2, [pc, #20]	; (8003dcc <HAL_SPI_ErrorCallback+0x24>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d102      	bne.n	8003dc0 <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 8003dba:	4b05      	ldr	r3, [pc, #20]	; (8003dd0 <HAL_SPI_ErrorCallback+0x28>)
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	701a      	strb	r2, [r3, #0]
	}
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	40003800 	.word	0x40003800
 8003dd0:	2000001c 	.word	0x2000001c

08003dd4 <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a05      	ldr	r2, [pc, #20]	; (8003df8 <HAL_SPI_TxCpltCallback+0x24>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d102      	bne.n	8003dec <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 8003de6:	4b05      	ldr	r3, [pc, #20]	; (8003dfc <HAL_SPI_TxCpltCallback+0x28>)
 8003de8:	2201      	movs	r2, #1
 8003dea:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr
 8003df8:	40003800 	.word	0x40003800
 8003dfc:	2000001c 	.word	0x2000001c

08003e00 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8003e00:	b590      	push	{r4, r7, lr}
 8003e02:	b08b      	sub	sp, #44	; 0x2c
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4604      	mov	r4, r0
 8003e08:	4608      	mov	r0, r1
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4623      	mov	r3, r4
 8003e10:	80fb      	strh	r3, [r7, #6]
 8003e12:	4603      	mov	r3, r0
 8003e14:	80bb      	strh	r3, [r7, #4]
 8003e16:	460b      	mov	r3, r1
 8003e18:	807b      	strh	r3, [r7, #2]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8003e1e:	88fb      	ldrh	r3, [r7, #6]
 8003e20:	4a59      	ldr	r2, [pc, #356]	; (8003f88 <Displ_FillArea+0x188>)
 8003e22:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003e26:	4293      	cmp	r3, r2
 8003e28:	f280 80aa 	bge.w	8003f80 <Displ_FillArea+0x180>
 8003e2c:	88bb      	ldrh	r3, [r7, #4]
 8003e2e:	4a57      	ldr	r2, [pc, #348]	; (8003f8c <Displ_FillArea+0x18c>)
 8003e30:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003e34:	4293      	cmp	r3, r2
 8003e36:	f280 80a3 	bge.w	8003f80 <Displ_FillArea+0x180>
 8003e3a:	887b      	ldrh	r3, [r7, #2]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 809f 	beq.w	8003f80 <Displ_FillArea+0x180>
 8003e42:	883b      	ldrh	r3, [r7, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 809b 	beq.w	8003f80 <Displ_FillArea+0x180>

	x1=x + w - 1;
 8003e4a:	88fa      	ldrh	r2, [r7, #6]
 8003e4c:	887b      	ldrh	r3, [r7, #2]
 8003e4e:	4413      	add	r3, r2
 8003e50:	3b01      	subs	r3, #1
 8003e52:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8003e54:	4b4c      	ldr	r3, [pc, #304]	; (8003f88 <Displ_FillArea+0x188>)
 8003e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d903      	bls.n	8003e6a <Displ_FillArea+0x6a>
		x1=_width;
 8003e62:	4b49      	ldr	r3, [pc, #292]	; (8003f88 <Displ_FillArea+0x188>)
 8003e64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e68:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8003e6a:	88ba      	ldrh	r2, [r7, #4]
 8003e6c:	883b      	ldrh	r3, [r7, #0]
 8003e6e:	4413      	add	r3, r2
 8003e70:	3b01      	subs	r3, #1
 8003e72:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8003e74:	4b45      	ldr	r3, [pc, #276]	; (8003f8c <Displ_FillArea+0x18c>)
 8003e76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d903      	bls.n	8003e8a <Displ_FillArea+0x8a>
		y1=_height;
 8003e82:	4b42      	ldr	r3, [pc, #264]	; (8003f8c <Displ_FillArea+0x18c>)
 8003e84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e88:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8003e8a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003e8c:	121b      	asrs	r3, r3, #8
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	f023 0307 	bic.w	r3, r3, #7
 8003e94:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 8003e96:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003e98:	10db      	asrs	r3, r3, #3
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	f023 0303 	bic.w	r3, r3, #3
 8003ea0:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 8003ea2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 8003ea8:	88bb      	ldrh	r3, [r7, #4]
 8003eaa:	69fa      	ldr	r2, [r7, #28]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	3301      	adds	r3, #1
 8003eb0:	88fa      	ldrh	r2, [r7, #6]
 8003eb2:	6a39      	ldr	r1, [r7, #32]
 8003eb4:	1a8a      	subs	r2, r1, r2
 8003eb6:	3201      	adds	r2, #1
 8003eb8:	fb03 f202 	mul.w	r2, r3, r2
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	4413      	add	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 8003ec4:	4b32      	ldr	r3, [pc, #200]	; (8003f90 <Displ_FillArea+0x190>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	f641 72fd 	movw	r2, #8189	; 0x1ffd
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	bf28      	it	cs
 8003ed4:	4613      	movcs	r3, r2
 8003ed6:	60fb      	str	r3, [r7, #12]

	k=0;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	627b      	str	r3, [r7, #36]	; 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8003edc:	e00e      	b.n	8003efc <Displ_FillArea+0xfc>
		*(buf8Pos++)=Rbyte;
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	1c5a      	adds	r2, r3, #1
 8003ee2:	61ba      	str	r2, [r7, #24]
 8003ee4:	7dfa      	ldrb	r2, [r7, #23]
 8003ee6:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	1c5a      	adds	r2, r3, #1
 8003eec:	61ba      	str	r2, [r7, #24]
 8003eee:	7dba      	ldrb	r2, [r7, #22]
 8003ef0:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	61ba      	str	r2, [r7, #24]
 8003ef8:	7d7a      	ldrb	r2, [r7, #21]
 8003efa:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8003efc:	4b24      	ldr	r3, [pc, #144]	; (8003f90 <Displ_FillArea+0x190>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	461a      	mov	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d2e8      	bcs.n	8003ede <Displ_FillArea+0xde>
	}
	datasize=(buf8Pos-dispBuffer);
 8003f0c:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <Displ_FillArea+0x190>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	88b9      	ldrh	r1, [r7, #4]
 8003f20:	88f8      	ldrh	r0, [r7, #6]
 8003f22:	f7ff fe7d 	bl	8003c20 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2e:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 8003f30:	2300      	movs	r3, #0
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
 8003f34:	e009      	b.n	8003f4a <Displ_FillArea+0x14a>
		Displ_WriteData(dispBuffer,datasize,0);
 8003f36:	4b16      	ldr	r3, [pc, #88]	; (8003f90 <Displ_FillArea+0x190>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	68f9      	ldr	r1, [r7, #12]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7ff fe15 	bl	8003b6e <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8003f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f46:	3301      	adds	r3, #1
 8003f48:	627b      	str	r3, [r7, #36]	; 0x24
 8003f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d3f1      	bcc.n	8003f36 <Displ_FillArea+0x136>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 8003f52:	4b0f      	ldr	r3, [pc, #60]	; (8003f90 <Displ_FillArea+0x190>)
 8003f54:	6818      	ldr	r0, [r3, #0]
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	fb02 f303 	mul.w	r3, r2, r3
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2200      	movs	r2, #0
 8003f64:	4619      	mov	r1, r3
 8003f66:	f7ff fe02 	bl	8003b6e <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8003f6a:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <Displ_FillArea+0x190>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a09      	ldr	r2, [pc, #36]	; (8003f94 <Displ_FillArea+0x194>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d101      	bne.n	8003f78 <Displ_FillArea+0x178>
 8003f74:	4b08      	ldr	r3, [pc, #32]	; (8003f98 <Displ_FillArea+0x198>)
 8003f76:	e000      	b.n	8003f7a <Displ_FillArea+0x17a>
 8003f78:	4b06      	ldr	r3, [pc, #24]	; (8003f94 <Displ_FillArea+0x194>)
 8003f7a:	4a05      	ldr	r2, [pc, #20]	; (8003f90 <Displ_FillArea+0x190>)
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e000      	b.n	8003f82 <Displ_FillArea+0x182>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8003f80:	bf00      	nop

}
 8003f82:	372c      	adds	r7, #44	; 0x2c
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd90      	pop	{r4, r7, pc}
 8003f88:	200075ce 	.word	0x200075ce
 8003f8c:	200075d0 	.word	0x200075d0
 8003f90:	20000020 	.word	0x20000020
 8003f94:	20001968 	.word	0x20001968
 8003f98:	20003968 	.word	0x20003968

08003f9c <Displ_Pixel>:
/***********************
 * @brief	print a single pixel
 * @params	x, y	pixel position on display
 * 			color	... to be printed
 ***********************/
void Displ_Pixel(uint16_t x, uint16_t y, uint16_t color) {
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af02      	add	r7, sp, #8
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	80fb      	strh	r3, [r7, #6]
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	80bb      	strh	r3, [r7, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8003fae:	88fb      	ldrh	r3, [r7, #6]
 8003fb0:	4a0b      	ldr	r2, [pc, #44]	; (8003fe0 <Displ_Pixel+0x44>)
 8003fb2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	da0e      	bge.n	8003fd8 <Displ_Pixel+0x3c>
 8003fba:	88bb      	ldrh	r3, [r7, #4]
 8003fbc:	4a09      	ldr	r2, [pc, #36]	; (8003fe4 <Displ_Pixel+0x48>)
 8003fbe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	da08      	bge.n	8003fd8 <Displ_Pixel+0x3c>
        return;
    Displ_FillArea(x, y, 1, 1, color);
 8003fc6:	88b9      	ldrh	r1, [r7, #4]
 8003fc8:	88f8      	ldrh	r0, [r7, #6]
 8003fca:	887b      	ldrh	r3, [r7, #2]
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	2301      	movs	r3, #1
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f7ff ff15 	bl	8003e00 <Displ_FillArea>
 8003fd6:	e000      	b.n	8003fda <Displ_Pixel+0x3e>
        return;
 8003fd8:	bf00      	nop

}
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	200075ce 	.word	0x200075ce
 8003fe4:	200075d0 	.word	0x200075d0

08003fe8 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	4603      	mov	r3, r0
 8003ff0:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 8003ff2:	4b09      	ldr	r3, [pc, #36]	; (8004018 <Displ_CLS+0x30>)
 8003ff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	4b08      	ldr	r3, [pc, #32]	; (800401c <Displ_CLS+0x34>)
 8003ffc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004000:	b299      	uxth	r1, r3
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	460b      	mov	r3, r1
 8004008:	2100      	movs	r1, #0
 800400a:	2000      	movs	r0, #0
 800400c:	f7ff fef8 	bl	8003e00 <Displ_FillArea>
}
 8004010:	bf00      	nop
 8004012:	3708      	adds	r7, #8
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	200075ce 	.word	0x200075ce
 800401c:	200075d0 	.word	0x200075d0

08004020 <drawCircleHelper>:




void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8004020:	b590      	push	{r4, r7, lr}
 8004022:	b087      	sub	sp, #28
 8004024:	af00      	add	r7, sp, #0
 8004026:	4604      	mov	r4, r0
 8004028:	4608      	mov	r0, r1
 800402a:	4611      	mov	r1, r2
 800402c:	461a      	mov	r2, r3
 800402e:	4623      	mov	r3, r4
 8004030:	80fb      	strh	r3, [r7, #6]
 8004032:	4603      	mov	r3, r0
 8004034:	80bb      	strh	r3, [r7, #4]
 8004036:	460b      	mov	r3, r1
 8004038:	807b      	strh	r3, [r7, #2]
 800403a:	4613      	mov	r3, r2
 800403c:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 800403e:	887b      	ldrh	r3, [r7, #2]
 8004040:	f1c3 0301 	rsb	r3, r3, #1
 8004044:	b29b      	uxth	r3, r3
 8004046:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8004048:	2301      	movs	r3, #1
 800404a:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 800404c:	887b      	ldrh	r3, [r7, #2]
 800404e:	461a      	mov	r2, r3
 8004050:	03d2      	lsls	r2, r2, #15
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	b29b      	uxth	r3, r3
 8004058:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 800405a:	2300      	movs	r3, #0
 800405c:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 800405e:	887b      	ldrh	r3, [r7, #2]
 8004060:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 8004062:	e095      	b.n	8004190 <drawCircleHelper+0x170>
        if (f >= 0) {
 8004064:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004068:	2b00      	cmp	r3, #0
 800406a:	db0e      	blt.n	800408a <drawCircleHelper+0x6a>
            y--;
 800406c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29b      	uxth	r3, r3
 8004076:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8004078:	8a7b      	ldrh	r3, [r7, #18]
 800407a:	3302      	adds	r3, #2
 800407c:	b29b      	uxth	r3, r3
 800407e:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8004080:	8afa      	ldrh	r2, [r7, #22]
 8004082:	8a7b      	ldrh	r3, [r7, #18]
 8004084:	4413      	add	r3, r2
 8004086:	b29b      	uxth	r3, r3
 8004088:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800408a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800408e:	b29b      	uxth	r3, r3
 8004090:	3301      	adds	r3, #1
 8004092:	b29b      	uxth	r3, r3
 8004094:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8004096:	8abb      	ldrh	r3, [r7, #20]
 8004098:	3302      	adds	r3, #2
 800409a:	b29b      	uxth	r3, r3
 800409c:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 800409e:	8afa      	ldrh	r2, [r7, #22]
 80040a0:	8abb      	ldrh	r3, [r7, #20]
 80040a2:	4413      	add	r3, r2
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 80040a8:	787b      	ldrb	r3, [r7, #1]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d017      	beq.n	80040e2 <drawCircleHelper+0xc2>
            Displ_Pixel(x0 + x, y0 + y, color);
 80040b2:	88fa      	ldrh	r2, [r7, #6]
 80040b4:	8a3b      	ldrh	r3, [r7, #16]
 80040b6:	4413      	add	r3, r2
 80040b8:	b298      	uxth	r0, r3
 80040ba:	88ba      	ldrh	r2, [r7, #4]
 80040bc:	89fb      	ldrh	r3, [r7, #14]
 80040be:	4413      	add	r3, r2
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80040c4:	4619      	mov	r1, r3
 80040c6:	f7ff ff69 	bl	8003f9c <Displ_Pixel>
            Displ_Pixel(x0 + y, y0 + x, color);
 80040ca:	88fa      	ldrh	r2, [r7, #6]
 80040cc:	89fb      	ldrh	r3, [r7, #14]
 80040ce:	4413      	add	r3, r2
 80040d0:	b298      	uxth	r0, r3
 80040d2:	88ba      	ldrh	r2, [r7, #4]
 80040d4:	8a3b      	ldrh	r3, [r7, #16]
 80040d6:	4413      	add	r3, r2
 80040d8:	b29b      	uxth	r3, r3
 80040da:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80040dc:	4619      	mov	r1, r3
 80040de:	f7ff ff5d 	bl	8003f9c <Displ_Pixel>
        }
        if (cornername & 0x2) {
 80040e2:	787b      	ldrb	r3, [r7, #1]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d017      	beq.n	800411c <drawCircleHelper+0xfc>
        	Displ_Pixel(x0 + x, y0 - y, color);
 80040ec:	88fa      	ldrh	r2, [r7, #6]
 80040ee:	8a3b      	ldrh	r3, [r7, #16]
 80040f0:	4413      	add	r3, r2
 80040f2:	b298      	uxth	r0, r3
 80040f4:	88ba      	ldrh	r2, [r7, #4]
 80040f6:	89fb      	ldrh	r3, [r7, #14]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80040fe:	4619      	mov	r1, r3
 8004100:	f7ff ff4c 	bl	8003f9c <Displ_Pixel>
        	Displ_Pixel(x0 + y, y0 - x, color);
 8004104:	88fa      	ldrh	r2, [r7, #6]
 8004106:	89fb      	ldrh	r3, [r7, #14]
 8004108:	4413      	add	r3, r2
 800410a:	b298      	uxth	r0, r3
 800410c:	88ba      	ldrh	r2, [r7, #4]
 800410e:	8a3b      	ldrh	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	b29b      	uxth	r3, r3
 8004114:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004116:	4619      	mov	r1, r3
 8004118:	f7ff ff40 	bl	8003f9c <Displ_Pixel>
        }
        if (cornername & 0x8) {
 800411c:	787b      	ldrb	r3, [r7, #1]
 800411e:	f003 0308 	and.w	r3, r3, #8
 8004122:	2b00      	cmp	r3, #0
 8004124:	d017      	beq.n	8004156 <drawCircleHelper+0x136>
        	Displ_Pixel(x0 - y, y0 + x, color);
 8004126:	88fa      	ldrh	r2, [r7, #6]
 8004128:	89fb      	ldrh	r3, [r7, #14]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	b298      	uxth	r0, r3
 800412e:	88ba      	ldrh	r2, [r7, #4]
 8004130:	8a3b      	ldrh	r3, [r7, #16]
 8004132:	4413      	add	r3, r2
 8004134:	b29b      	uxth	r3, r3
 8004136:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004138:	4619      	mov	r1, r3
 800413a:	f7ff ff2f 	bl	8003f9c <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 + y, color);
 800413e:	88fa      	ldrh	r2, [r7, #6]
 8004140:	8a3b      	ldrh	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	b298      	uxth	r0, r3
 8004146:	88ba      	ldrh	r2, [r7, #4]
 8004148:	89fb      	ldrh	r3, [r7, #14]
 800414a:	4413      	add	r3, r2
 800414c:	b29b      	uxth	r3, r3
 800414e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004150:	4619      	mov	r1, r3
 8004152:	f7ff ff23 	bl	8003f9c <Displ_Pixel>
        }
        if (cornername & 0x1) {
 8004156:	787b      	ldrb	r3, [r7, #1]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d017      	beq.n	8004190 <drawCircleHelper+0x170>
        	Displ_Pixel(x0 - y, y0 - x, color);
 8004160:	88fa      	ldrh	r2, [r7, #6]
 8004162:	89fb      	ldrh	r3, [r7, #14]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	b298      	uxth	r0, r3
 8004168:	88ba      	ldrh	r2, [r7, #4]
 800416a:	8a3b      	ldrh	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	b29b      	uxth	r3, r3
 8004170:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004172:	4619      	mov	r1, r3
 8004174:	f7ff ff12 	bl	8003f9c <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 - y, color);
 8004178:	88fa      	ldrh	r2, [r7, #6]
 800417a:	8a3b      	ldrh	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	b298      	uxth	r0, r3
 8004180:	88ba      	ldrh	r2, [r7, #4]
 8004182:	89fb      	ldrh	r3, [r7, #14]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	b29b      	uxth	r3, r3
 8004188:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800418a:	4619      	mov	r1, r3
 800418c:	f7ff ff06 	bl	8003f9c <Displ_Pixel>
    while (x<y) {
 8004190:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004194:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004198:	429a      	cmp	r2, r3
 800419a:	f6ff af63 	blt.w	8004064 <drawCircleHelper+0x44>
        }
    }
}
 800419e:	bf00      	nop
 80041a0:	bf00      	nop
 80041a2:	371c      	adds	r7, #28
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd90      	pop	{r4, r7, pc}

080041a8 <fillCircleHelper>:




void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 80041a8:	b590      	push	{r4, r7, lr}
 80041aa:	b089      	sub	sp, #36	; 0x24
 80041ac:	af02      	add	r7, sp, #8
 80041ae:	4604      	mov	r4, r0
 80041b0:	4608      	mov	r0, r1
 80041b2:	4611      	mov	r1, r2
 80041b4:	461a      	mov	r2, r3
 80041b6:	4623      	mov	r3, r4
 80041b8:	80fb      	strh	r3, [r7, #6]
 80041ba:	4603      	mov	r3, r0
 80041bc:	80bb      	strh	r3, [r7, #4]
 80041be:	460b      	mov	r3, r1
 80041c0:	807b      	strh	r3, [r7, #2]
 80041c2:	4613      	mov	r3, r2
 80041c4:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 80041c6:	887b      	ldrh	r3, [r7, #2]
 80041c8:	f1c3 0301 	rsb	r3, r3, #1
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 80041d0:	2301      	movs	r3, #1
 80041d2:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 80041d4:	887b      	ldrh	r3, [r7, #2]
 80041d6:	461a      	mov	r2, r3
 80041d8:	03d2      	lsls	r2, r2, #15
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	b29b      	uxth	r3, r3
 80041e0:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 80041e2:	2300      	movs	r3, #0
 80041e4:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 80041e6:	887b      	ldrh	r3, [r7, #2]
 80041e8:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 80041ea:	e0a7      	b.n	800433c <fillCircleHelper+0x194>
    if (f >= 0) {
 80041ec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	db0e      	blt.n	8004212 <fillCircleHelper+0x6a>
      y--;
 80041f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8004200:	8a7b      	ldrh	r3, [r7, #18]
 8004202:	3302      	adds	r3, #2
 8004204:	b29b      	uxth	r3, r3
 8004206:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8004208:	8afa      	ldrh	r2, [r7, #22]
 800420a:	8a7b      	ldrh	r3, [r7, #18]
 800420c:	4413      	add	r3, r2
 800420e:	b29b      	uxth	r3, r3
 8004210:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8004212:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004216:	b29b      	uxth	r3, r3
 8004218:	3301      	adds	r3, #1
 800421a:	b29b      	uxth	r3, r3
 800421c:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 800421e:	8abb      	ldrh	r3, [r7, #20]
 8004220:	3302      	adds	r3, #2
 8004222:	b29b      	uxth	r3, r3
 8004224:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8004226:	8afa      	ldrh	r2, [r7, #22]
 8004228:	8abb      	ldrh	r3, [r7, #20]
 800422a:	4413      	add	r3, r2
 800422c:	b29b      	uxth	r3, r3
 800422e:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 8004230:	787b      	ldrb	r3, [r7, #1]
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	d03d      	beq.n	80042b6 <fillCircleHelper+0x10e>
    	 Displ_Line(x0+x, y0-y, x0+x, y0+y+1+delta, color);
 800423a:	88fa      	ldrh	r2, [r7, #6]
 800423c:	8a3b      	ldrh	r3, [r7, #16]
 800423e:	4413      	add	r3, r2
 8004240:	b29b      	uxth	r3, r3
 8004242:	b218      	sxth	r0, r3
 8004244:	88ba      	ldrh	r2, [r7, #4]
 8004246:	89fb      	ldrh	r3, [r7, #14]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	b29b      	uxth	r3, r3
 800424c:	b219      	sxth	r1, r3
 800424e:	88fa      	ldrh	r2, [r7, #6]
 8004250:	8a3b      	ldrh	r3, [r7, #16]
 8004252:	4413      	add	r3, r2
 8004254:	b29b      	uxth	r3, r3
 8004256:	b21c      	sxth	r4, r3
 8004258:	88ba      	ldrh	r2, [r7, #4]
 800425a:	89fb      	ldrh	r3, [r7, #14]
 800425c:	4413      	add	r3, r2
 800425e:	b29a      	uxth	r2, r3
 8004260:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004262:	4413      	add	r3, r2
 8004264:	b29b      	uxth	r3, r3
 8004266:	3301      	adds	r3, #1
 8004268:	b29b      	uxth	r3, r3
 800426a:	b21a      	sxth	r2, r3
 800426c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	4622      	mov	r2, r4
 8004274:	f000 f86e 	bl	8004354 <Displ_Line>
    	 Displ_Line(x0+y, y0-x,x0+y, y0+x+1+delta, color);
 8004278:	88fa      	ldrh	r2, [r7, #6]
 800427a:	89fb      	ldrh	r3, [r7, #14]
 800427c:	4413      	add	r3, r2
 800427e:	b29b      	uxth	r3, r3
 8004280:	b218      	sxth	r0, r3
 8004282:	88ba      	ldrh	r2, [r7, #4]
 8004284:	8a3b      	ldrh	r3, [r7, #16]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	b29b      	uxth	r3, r3
 800428a:	b219      	sxth	r1, r3
 800428c:	88fa      	ldrh	r2, [r7, #6]
 800428e:	89fb      	ldrh	r3, [r7, #14]
 8004290:	4413      	add	r3, r2
 8004292:	b29b      	uxth	r3, r3
 8004294:	b21c      	sxth	r4, r3
 8004296:	88ba      	ldrh	r2, [r7, #4]
 8004298:	8a3b      	ldrh	r3, [r7, #16]
 800429a:	4413      	add	r3, r2
 800429c:	b29a      	uxth	r2, r3
 800429e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80042a0:	4413      	add	r3, r2
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	3301      	adds	r3, #1
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	b21a      	sxth	r2, r3
 80042aa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	4613      	mov	r3, r2
 80042b0:	4622      	mov	r2, r4
 80042b2:	f000 f84f 	bl	8004354 <Displ_Line>
    }
    if (cornername & 0x2) {
 80042b6:	787b      	ldrb	r3, [r7, #1]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d03d      	beq.n	800433c <fillCircleHelper+0x194>
      Displ_Line(x0-x, y0-y, x0-x, y0+y+1+delta, color);
 80042c0:	88fa      	ldrh	r2, [r7, #6]
 80042c2:	8a3b      	ldrh	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	b218      	sxth	r0, r3
 80042ca:	88ba      	ldrh	r2, [r7, #4]
 80042cc:	89fb      	ldrh	r3, [r7, #14]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	b219      	sxth	r1, r3
 80042d4:	88fa      	ldrh	r2, [r7, #6]
 80042d6:	8a3b      	ldrh	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	b29b      	uxth	r3, r3
 80042dc:	b21c      	sxth	r4, r3
 80042de:	88ba      	ldrh	r2, [r7, #4]
 80042e0:	89fb      	ldrh	r3, [r7, #14]
 80042e2:	4413      	add	r3, r2
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80042e8:	4413      	add	r3, r2
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3301      	adds	r3, #1
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	b21a      	sxth	r2, r3
 80042f2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	4613      	mov	r3, r2
 80042f8:	4622      	mov	r2, r4
 80042fa:	f000 f82b 	bl	8004354 <Displ_Line>
      Displ_Line(x0-y, y0-x, x0-y, y0+x+1+delta, color);
 80042fe:	88fa      	ldrh	r2, [r7, #6]
 8004300:	89fb      	ldrh	r3, [r7, #14]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	b29b      	uxth	r3, r3
 8004306:	b218      	sxth	r0, r3
 8004308:	88ba      	ldrh	r2, [r7, #4]
 800430a:	8a3b      	ldrh	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	b29b      	uxth	r3, r3
 8004310:	b219      	sxth	r1, r3
 8004312:	88fa      	ldrh	r2, [r7, #6]
 8004314:	89fb      	ldrh	r3, [r7, #14]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	b29b      	uxth	r3, r3
 800431a:	b21c      	sxth	r4, r3
 800431c:	88ba      	ldrh	r2, [r7, #4]
 800431e:	8a3b      	ldrh	r3, [r7, #16]
 8004320:	4413      	add	r3, r2
 8004322:	b29a      	uxth	r2, r3
 8004324:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004326:	4413      	add	r3, r2
 8004328:	b29b      	uxth	r3, r3
 800432a:	3301      	adds	r3, #1
 800432c:	b29b      	uxth	r3, r3
 800432e:	b21a      	sxth	r2, r3
 8004330:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	4613      	mov	r3, r2
 8004336:	4622      	mov	r2, r4
 8004338:	f000 f80c 	bl	8004354 <Displ_Line>
  while (x<y) {
 800433c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004340:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004344:	429a      	cmp	r2, r3
 8004346:	f6ff af51 	blt.w	80041ec <fillCircleHelper+0x44>
    }
  }
}
 800434a:	bf00      	nop
 800434c:	bf00      	nop
 800434e:	371c      	adds	r7, #28
 8004350:	46bd      	mov	sp, r7
 8004352:	bd90      	pop	{r4, r7, pc}

08004354 <Displ_Line>:

/************************************************************************
 * @brief	draws a line from "x0","y0" to "x1","y1" of the given "color"
 ************************************************************************/
void Displ_Line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8004354:	b590      	push	{r4, r7, lr}
 8004356:	b08b      	sub	sp, #44	; 0x2c
 8004358:	af02      	add	r7, sp, #8
 800435a:	4604      	mov	r4, r0
 800435c:	4608      	mov	r0, r1
 800435e:	4611      	mov	r1, r2
 8004360:	461a      	mov	r2, r3
 8004362:	4623      	mov	r3, r4
 8004364:	80fb      	strh	r3, [r7, #6]
 8004366:	4603      	mov	r3, r0
 8004368:	80bb      	strh	r3, [r7, #4]
 800436a:	460b      	mov	r3, r1
 800436c:	807b      	strh	r3, [r7, #2]
 800436e:	4613      	mov	r3, r2
 8004370:	803b      	strh	r3, [r7, #0]
	int16_t l,x,steep,ystep,err,dx, dy;

    if (x0==x1){  // fast solve vertical lines
 8004372:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004376:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800437a:	429a      	cmp	r2, r3
 800437c:	d123      	bne.n	80043c6 <Displ_Line+0x72>
    	if (y1>y0){
 800437e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004382:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004386:	429a      	cmp	r2, r3
 8004388:	dd0e      	ble.n	80043a8 <Displ_Line+0x54>
    		Displ_FillArea(x0, y0, 1, y1-y0+1, color);
 800438a:	88f8      	ldrh	r0, [r7, #6]
 800438c:	88b9      	ldrh	r1, [r7, #4]
 800438e:	883a      	ldrh	r2, [r7, #0]
 8004390:	88bb      	ldrh	r3, [r7, #4]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	b29b      	uxth	r3, r3
 8004396:	3301      	adds	r3, #1
 8004398:	b29a      	uxth	r2, r3
 800439a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	2201      	movs	r2, #1
 80043a2:	f7ff fd2d 	bl	8003e00 <Displ_FillArea>
    	}
    	else {
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
    	}
    	return;
 80043a6:	e103      	b.n	80045b0 <Displ_Line+0x25c>
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
 80043a8:	88f8      	ldrh	r0, [r7, #6]
 80043aa:	8839      	ldrh	r1, [r7, #0]
 80043ac:	88ba      	ldrh	r2, [r7, #4]
 80043ae:	883b      	ldrh	r3, [r7, #0]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	3301      	adds	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	4613      	mov	r3, r2
 80043be:	2201      	movs	r2, #1
 80043c0:	f7ff fd1e 	bl	8003e00 <Displ_FillArea>
    	return;
 80043c4:	e0f4      	b.n	80045b0 <Displ_Line+0x25c>
    }
    if (y0==y1){ // fast solve horizontal lines
 80043c6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80043ca:	f9b7 3000 	ldrsh.w	r3, [r7]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d121      	bne.n	8004416 <Displ_Line+0xc2>
    	if (x1>x0)
 80043d2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80043d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043da:	429a      	cmp	r2, r3
 80043dc:	dd0d      	ble.n	80043fa <Displ_Line+0xa6>
    		Displ_FillArea(x0, y0, x1-x0+1, 1, color);
 80043de:	88f8      	ldrh	r0, [r7, #6]
 80043e0:	88b9      	ldrh	r1, [r7, #4]
 80043e2:	887a      	ldrh	r2, [r7, #2]
 80043e4:	88fb      	ldrh	r3, [r7, #6]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3301      	adds	r3, #1
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	2301      	movs	r3, #1
 80043f4:	f7ff fd04 	bl	8003e00 <Displ_FillArea>
    	else
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
    	return;
 80043f8:	e0da      	b.n	80045b0 <Displ_Line+0x25c>
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
 80043fa:	8878      	ldrh	r0, [r7, #2]
 80043fc:	8839      	ldrh	r1, [r7, #0]
 80043fe:	88fa      	ldrh	r2, [r7, #6]
 8004400:	887b      	ldrh	r3, [r7, #2]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	b29b      	uxth	r3, r3
 8004406:	3301      	adds	r3, #1
 8004408:	b29a      	uxth	r2, r3
 800440a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	2301      	movs	r3, #1
 8004410:	f7ff fcf6 	bl	8003e00 <Displ_FillArea>
    	return;
 8004414:	e0cc      	b.n	80045b0 <Displ_Line+0x25c>
    }

    steep = (y1>y0 ? y1-y0 : y0-y1) > (x1>x0 ? x1-x0 : x0-x1);
 8004416:	f9b7 2000 	ldrsh.w	r2, [r7]
 800441a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800441e:	429a      	cmp	r2, r3
 8004420:	dd05      	ble.n	800442e <Displ_Line+0xda>
 8004422:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004426:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800442a:	1ad2      	subs	r2, r2, r3
 800442c:	e004      	b.n	8004438 <Displ_Line+0xe4>
 800442e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004432:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004436:	1ad2      	subs	r2, r2, r3
 8004438:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800443c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004440:	4299      	cmp	r1, r3
 8004442:	dd05      	ble.n	8004450 <Displ_Line+0xfc>
 8004444:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004448:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800444c:	1acb      	subs	r3, r1, r3
 800444e:	e004      	b.n	800445a <Displ_Line+0x106>
 8004450:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8004454:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004458:	1acb      	subs	r3, r1, r3
 800445a:	429a      	cmp	r2, r3
 800445c:	bfcc      	ite	gt
 800445e:	2301      	movgt	r3, #1
 8004460:	2300      	movle	r3, #0
 8004462:	b2db      	uxtb	r3, r3
 8004464:	82bb      	strh	r3, [r7, #20]

    if (steep) {
 8004466:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00b      	beq.n	8004486 <Displ_Line+0x132>
        _swap_int16_t(x0, y0);
 800446e:	88fb      	ldrh	r3, [r7, #6]
 8004470:	827b      	strh	r3, [r7, #18]
 8004472:	88bb      	ldrh	r3, [r7, #4]
 8004474:	80fb      	strh	r3, [r7, #6]
 8004476:	8a7b      	ldrh	r3, [r7, #18]
 8004478:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	823b      	strh	r3, [r7, #16]
 800447e:	883b      	ldrh	r3, [r7, #0]
 8004480:	807b      	strh	r3, [r7, #2]
 8004482:	8a3b      	ldrh	r3, [r7, #16]
 8004484:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8004486:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800448a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800448e:	429a      	cmp	r2, r3
 8004490:	dd0b      	ble.n	80044aa <Displ_Line+0x156>
        _swap_int16_t(x0, x1);
 8004492:	88fb      	ldrh	r3, [r7, #6]
 8004494:	81fb      	strh	r3, [r7, #14]
 8004496:	887b      	ldrh	r3, [r7, #2]
 8004498:	80fb      	strh	r3, [r7, #6]
 800449a:	89fb      	ldrh	r3, [r7, #14]
 800449c:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 800449e:	88bb      	ldrh	r3, [r7, #4]
 80044a0:	81bb      	strh	r3, [r7, #12]
 80044a2:	883b      	ldrh	r3, [r7, #0]
 80044a4:	80bb      	strh	r3, [r7, #4]
 80044a6:	89bb      	ldrh	r3, [r7, #12]
 80044a8:	803b      	strh	r3, [r7, #0]
    }

    dx = x1 - x0;
 80044aa:	887a      	ldrh	r2, [r7, #2]
 80044ac:	88fb      	ldrh	r3, [r7, #6]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	817b      	strh	r3, [r7, #10]
    err = dx >> 1;
 80044b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80044b8:	105b      	asrs	r3, r3, #1
 80044ba:	833b      	strh	r3, [r7, #24]
    if (y0 < y1) {
 80044bc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80044c0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	da07      	bge.n	80044d8 <Displ_Line+0x184>
        dy = y1-y0;
 80044c8:	883a      	ldrh	r2, [r7, #0]
 80044ca:	88bb      	ldrh	r3, [r7, #4]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	82fb      	strh	r3, [r7, #22]
        ystep =  1 ;
 80044d2:	2301      	movs	r3, #1
 80044d4:	837b      	strh	r3, [r7, #26]
 80044d6:	e007      	b.n	80044e8 <Displ_Line+0x194>
    } else {
        dy = y0-y1;
 80044d8:	88ba      	ldrh	r2, [r7, #4]
 80044da:	883b      	ldrh	r3, [r7, #0]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	b29b      	uxth	r3, r3
 80044e0:	82fb      	strh	r3, [r7, #22]
        ystep =  -1 ;
 80044e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044e6:	837b      	strh	r3, [r7, #26]
    }

    l=00;
 80044e8:	2300      	movs	r3, #0
 80044ea:	83fb      	strh	r3, [r7, #30]
    for (x=x0; x<=x1; x++) {
 80044ec:	88fb      	ldrh	r3, [r7, #6]
 80044ee:	83bb      	strh	r3, [r7, #28]
 80044f0:	e03a      	b.n	8004568 <Displ_Line+0x214>
    	l++;
 80044f2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	3301      	adds	r3, #1
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	83fb      	strh	r3, [r7, #30]
        err -= dy;
 80044fe:	8b3a      	ldrh	r2, [r7, #24]
 8004500:	8afb      	ldrh	r3, [r7, #22]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	b29b      	uxth	r3, r3
 8004506:	833b      	strh	r3, [r7, #24]
        if (err < 0) {
 8004508:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800450c:	2b00      	cmp	r3, #0
 800450e:	da25      	bge.n	800455c <Displ_Line+0x208>
        	if (steep) {
 8004510:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d009      	beq.n	800452c <Displ_Line+0x1d8>
        		Displ_FillArea(y0, x0, 1, l, color);
 8004518:	88b8      	ldrh	r0, [r7, #4]
 800451a:	88f9      	ldrh	r1, [r7, #6]
 800451c:	8bfa      	ldrh	r2, [r7, #30]
 800451e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	4613      	mov	r3, r2
 8004524:	2201      	movs	r2, #1
 8004526:	f7ff fc6b 	bl	8003e00 <Displ_FillArea>
 800452a:	e007      	b.n	800453c <Displ_Line+0x1e8>
            } else {
            	Displ_FillArea(x0, y0, l, 1, color);
 800452c:	88f8      	ldrh	r0, [r7, #6]
 800452e:	88b9      	ldrh	r1, [r7, #4]
 8004530:	8bfa      	ldrh	r2, [r7, #30]
 8004532:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004534:	9300      	str	r3, [sp, #0]
 8004536:	2301      	movs	r3, #1
 8004538:	f7ff fc62 	bl	8003e00 <Displ_FillArea>
            }
            y0 += ystep;
 800453c:	88ba      	ldrh	r2, [r7, #4]
 800453e:	8b7b      	ldrh	r3, [r7, #26]
 8004540:	4413      	add	r3, r2
 8004542:	b29b      	uxth	r3, r3
 8004544:	80bb      	strh	r3, [r7, #4]
            l=0;
 8004546:	2300      	movs	r3, #0
 8004548:	83fb      	strh	r3, [r7, #30]
            x0=x+1;
 800454a:	8bbb      	ldrh	r3, [r7, #28]
 800454c:	3301      	adds	r3, #1
 800454e:	b29b      	uxth	r3, r3
 8004550:	80fb      	strh	r3, [r7, #6]
            err += dx;
 8004552:	8b3a      	ldrh	r2, [r7, #24]
 8004554:	897b      	ldrh	r3, [r7, #10]
 8004556:	4413      	add	r3, r2
 8004558:	b29b      	uxth	r3, r3
 800455a:	833b      	strh	r3, [r7, #24]
    for (x=x0; x<=x1; x++) {
 800455c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004560:	b29b      	uxth	r3, r3
 8004562:	3301      	adds	r3, #1
 8004564:	b29b      	uxth	r3, r3
 8004566:	83bb      	strh	r3, [r7, #28]
 8004568:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800456c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004570:	429a      	cmp	r2, r3
 8004572:	ddbe      	ble.n	80044f2 <Displ_Line+0x19e>
        }
    }
    if (l!=0){
 8004574:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d019      	beq.n	80045b0 <Displ_Line+0x25c>
    	if (steep) {
 800457c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00b      	beq.n	800459c <Displ_Line+0x248>
    		Displ_FillArea(y0, x0, 1, l-1, color);
 8004584:	88b8      	ldrh	r0, [r7, #4]
 8004586:	88f9      	ldrh	r1, [r7, #6]
 8004588:	8bfb      	ldrh	r3, [r7, #30]
 800458a:	3b01      	subs	r3, #1
 800458c:	b29a      	uxth	r2, r3
 800458e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	4613      	mov	r3, r2
 8004594:	2201      	movs	r2, #1
 8004596:	f7ff fc33 	bl	8003e00 <Displ_FillArea>
 800459a:	e009      	b.n	80045b0 <Displ_Line+0x25c>
    	} else {
    		Displ_FillArea(x0, y0, l-1,1, color);
 800459c:	88f8      	ldrh	r0, [r7, #6]
 800459e:	88b9      	ldrh	r1, [r7, #4]
 80045a0:	8bfb      	ldrh	r3, [r7, #30]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	2301      	movs	r3, #1
 80045ac:	f7ff fc28 	bl	8003e00 <Displ_FillArea>
    	}
    }
}
 80045b0:	3724      	adds	r7, #36	; 0x24
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd90      	pop	{r4, r7, pc}

080045b6 <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 80045b6:	b590      	push	{r4, r7, lr}
 80045b8:	b085      	sub	sp, #20
 80045ba:	af02      	add	r7, sp, #8
 80045bc:	4604      	mov	r4, r0
 80045be:	4608      	mov	r0, r1
 80045c0:	4611      	mov	r1, r2
 80045c2:	461a      	mov	r2, r3
 80045c4:	4623      	mov	r3, r4
 80045c6:	80fb      	strh	r3, [r7, #6]
 80045c8:	4603      	mov	r3, r0
 80045ca:	80bb      	strh	r3, [r7, #4]
 80045cc:	460b      	mov	r3, r1
 80045ce:	807b      	strh	r3, [r7, #2]
 80045d0:	4613      	mov	r3, r2
 80045d2:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 80045d4:	88f8      	ldrh	r0, [r7, #6]
 80045d6:	88b9      	ldrh	r1, [r7, #4]
 80045d8:	887a      	ldrh	r2, [r7, #2]
 80045da:	8b3c      	ldrh	r4, [r7, #24]
 80045dc:	8bbb      	ldrh	r3, [r7, #28]
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	4623      	mov	r3, r4
 80045e2:	f7ff fc0d 	bl	8003e00 <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 80045e6:	88f8      	ldrh	r0, [r7, #6]
 80045e8:	88ba      	ldrh	r2, [r7, #4]
 80045ea:	883b      	ldrh	r3, [r7, #0]
 80045ec:	4413      	add	r3, r2
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	8b3b      	ldrh	r3, [r7, #24]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	b299      	uxth	r1, r3
 80045f6:	887a      	ldrh	r2, [r7, #2]
 80045f8:	8b3c      	ldrh	r4, [r7, #24]
 80045fa:	8bbb      	ldrh	r3, [r7, #28]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	4623      	mov	r3, r4
 8004600:	f7ff fbfe 	bl	8003e00 <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 8004604:	88f8      	ldrh	r0, [r7, #6]
 8004606:	88b9      	ldrh	r1, [r7, #4]
 8004608:	8b3a      	ldrh	r2, [r7, #24]
 800460a:	883c      	ldrh	r4, [r7, #0]
 800460c:	8bbb      	ldrh	r3, [r7, #28]
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	4623      	mov	r3, r4
 8004612:	f7ff fbf5 	bl	8003e00 <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 8004616:	88fa      	ldrh	r2, [r7, #6]
 8004618:	887b      	ldrh	r3, [r7, #2]
 800461a:	4413      	add	r3, r2
 800461c:	b29a      	uxth	r2, r3
 800461e:	8b3b      	ldrh	r3, [r7, #24]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	b298      	uxth	r0, r3
 8004624:	88b9      	ldrh	r1, [r7, #4]
 8004626:	8b3a      	ldrh	r2, [r7, #24]
 8004628:	883c      	ldrh	r4, [r7, #0]
 800462a:	8bbb      	ldrh	r3, [r7, #28]
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	4623      	mov	r3, r4
 8004630:	f7ff fbe6 	bl	8003e00 <Displ_FillArea>
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	bd90      	pop	{r4, r7, pc}

0800463c <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 800463c:	b082      	sub	sp, #8
 800463e:	b590      	push	{r4, r7, lr}
 8004640:	b08d      	sub	sp, #52	; 0x34
 8004642:	af00      	add	r7, sp, #0
 8004644:	647b      	str	r3, [r7, #68]	; 0x44
 8004646:	4603      	mov	r3, r0
 8004648:	80fb      	strh	r3, [r7, #6]
 800464a:	460b      	mov	r3, r1
 800464c:	80bb      	strh	r3, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 8004652:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004656:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 8004658:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800465c:	2b02      	cmp	r3, #2
 800465e:	d102      	bne.n	8004666 <Displ_WChar+0x2a>
		wsize<<= 1;
 8004660:	7efb      	ldrb	r3, [r7, #27]
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 8004666:	2300      	movs	r3, #0
 8004668:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 800466a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800466e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8004672:	fb02 f303 	mul.w	r3, r2, r3
 8004676:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8004678:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800467a:	78fb      	ldrb	r3, [r7, #3]
 800467c:	3b20      	subs	r3, #32
 800467e:	4619      	mov	r1, r3
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	fb01 f303 	mul.w	r3, r1, r3
 8004686:	4413      	add	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 800468a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800468e:	2b02      	cmp	r3, #2
 8004690:	d005      	beq.n	800469e <Displ_WChar+0x62>
 8004692:	2b03      	cmp	r3, #3
 8004694:	d107      	bne.n	80046a6 <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8004696:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800469a:	61fb      	str	r3, [r7, #28]
			break;
 800469c:	e005      	b.n	80046aa <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 800469e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046a2:	61fb      	str	r3, [r7, #28]
			break;
 80046a4:	e001      	b.n	80046aa <Displ_WChar+0x6e>
		default:
			mask=0x80;
 80046a6:	2380      	movs	r3, #128	; 0x80
 80046a8:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 80046aa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046ae:	121b      	asrs	r3, r3, #8
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f023 0307 	bic.w	r3, r3, #7
 80046b6:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 80046b8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046bc:	10db      	asrs	r3, r3, #3
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	f023 0303 	bic.w	r3, r3, #3
 80046c4:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 80046c6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 80046ce:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80046d2:	121b      	asrs	r3, r3, #8
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	f023 0307 	bic.w	r3, r3, #7
 80046da:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 80046dc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80046e0:	10db      	asrs	r3, r3, #3
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	f023 0303 	bic.w	r3, r3, #3
 80046e8:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 80046ea:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 80046f2:	2300      	movs	r3, #0
 80046f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046f6:	e0af      	b.n	8004858 <Displ_WChar+0x21c>
		b=0;
 80046f8:	2300      	movs	r3, #0
 80046fa:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 80046fc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004700:	2b02      	cmp	r3, #2
 8004702:	d015      	beq.n	8004730 <Displ_WChar+0xf4>
 8004704:	2b03      	cmp	r3, #3
 8004706:	d120      	bne.n	800474a <Displ_WChar+0x10e>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800470c:	4413      	add	r3, r2
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	041a      	lsls	r2, r3, #16
 8004712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004714:	3301      	adds	r3, #1
 8004716:	6939      	ldr	r1, [r7, #16]
 8004718:	440b      	add	r3, r1
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	021b      	lsls	r3, r3, #8
 800471e:	4313      	orrs	r3, r2
 8004720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004722:	3202      	adds	r2, #2
 8004724:	6939      	ldr	r1, [r7, #16]
 8004726:	440a      	add	r2, r1
 8004728:	7812      	ldrb	r2, [r2, #0]
 800472a:	4313      	orrs	r3, r2
 800472c:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 800472e:	e011      	b.n	8004754 <Displ_WChar+0x118>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004734:	4413      	add	r3, r2
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	021b      	lsls	r3, r3, #8
 800473a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800473c:	3201      	adds	r2, #1
 800473e:	6939      	ldr	r1, [r7, #16]
 8004740:	440a      	add	r2, r1
 8004742:	7812      	ldrb	r2, [r2, #0]
 8004744:	4313      	orrs	r3, r2
 8004746:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8004748:	e004      	b.n	8004754 <Displ_WChar+0x118>
			default:
				b=pos[i];
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800474e:	4413      	add	r3, r2
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 8004754:	2300      	movs	r3, #0
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
 8004758:	e072      	b.n	8004840 <Displ_WChar+0x204>
			if((b << j) & mask)  {
 800475a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	409a      	lsls	r2, r3
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	4013      	ands	r3, r2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d034      	beq.n	80047d2 <Displ_WChar+0x196>
				dispBuffer[bufSize++] = Rcol;
 8004768:	4b53      	ldr	r3, [pc, #332]	; (80048b8 <Displ_WChar+0x27c>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	1c59      	adds	r1, r3, #1
 8004770:	6239      	str	r1, [r7, #32]
 8004772:	4413      	add	r3, r2
 8004774:	7bfa      	ldrb	r2, [r7, #15]
 8004776:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 8004778:	4b4f      	ldr	r3, [pc, #316]	; (80048b8 <Displ_WChar+0x27c>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	6a3b      	ldr	r3, [r7, #32]
 800477e:	1c59      	adds	r1, r3, #1
 8004780:	6239      	str	r1, [r7, #32]
 8004782:	4413      	add	r3, r2
 8004784:	7bba      	ldrb	r2, [r7, #14]
 8004786:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 8004788:	4b4b      	ldr	r3, [pc, #300]	; (80048b8 <Displ_WChar+0x27c>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	6a3b      	ldr	r3, [r7, #32]
 800478e:	1c59      	adds	r1, r3, #1
 8004790:	6239      	str	r1, [r7, #32]
 8004792:	4413      	add	r3, r2
 8004794:	7b7a      	ldrb	r2, [r7, #13]
 8004796:	701a      	strb	r2, [r3, #0]

				if (size==2){
 8004798:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800479c:	2b02      	cmp	r3, #2
 800479e:	d14c      	bne.n	800483a <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rcol;
 80047a0:	4b45      	ldr	r3, [pc, #276]	; (80048b8 <Displ_WChar+0x27c>)
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	6a3b      	ldr	r3, [r7, #32]
 80047a6:	1c59      	adds	r1, r3, #1
 80047a8:	6239      	str	r1, [r7, #32]
 80047aa:	4413      	add	r3, r2
 80047ac:	7bfa      	ldrb	r2, [r7, #15]
 80047ae:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 80047b0:	4b41      	ldr	r3, [pc, #260]	; (80048b8 <Displ_WChar+0x27c>)
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	1c59      	adds	r1, r3, #1
 80047b8:	6239      	str	r1, [r7, #32]
 80047ba:	4413      	add	r3, r2
 80047bc:	7bba      	ldrb	r2, [r7, #14]
 80047be:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 80047c0:	4b3d      	ldr	r3, [pc, #244]	; (80048b8 <Displ_WChar+0x27c>)
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	6a3b      	ldr	r3, [r7, #32]
 80047c6:	1c59      	adds	r1, r3, #1
 80047c8:	6239      	str	r1, [r7, #32]
 80047ca:	4413      	add	r3, r2
 80047cc:	7b7a      	ldrb	r2, [r7, #13]
 80047ce:	701a      	strb	r2, [r3, #0]
 80047d0:	e033      	b.n	800483a <Displ_WChar+0x1fe>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 80047d2:	4b39      	ldr	r3, [pc, #228]	; (80048b8 <Displ_WChar+0x27c>)
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	1c59      	adds	r1, r3, #1
 80047da:	6239      	str	r1, [r7, #32]
 80047dc:	4413      	add	r3, r2
 80047de:	7b3a      	ldrb	r2, [r7, #12]
 80047e0:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 80047e2:	4b35      	ldr	r3, [pc, #212]	; (80048b8 <Displ_WChar+0x27c>)
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	1c59      	adds	r1, r3, #1
 80047ea:	6239      	str	r1, [r7, #32]
 80047ec:	4413      	add	r3, r2
 80047ee:	7afa      	ldrb	r2, [r7, #11]
 80047f0:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 80047f2:	4b31      	ldr	r3, [pc, #196]	; (80048b8 <Displ_WChar+0x27c>)
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	1c59      	adds	r1, r3, #1
 80047fa:	6239      	str	r1, [r7, #32]
 80047fc:	4413      	add	r3, r2
 80047fe:	7aba      	ldrb	r2, [r7, #10]
 8004800:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 8004802:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8004806:	2b02      	cmp	r3, #2
 8004808:	d117      	bne.n	800483a <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rbak;
 800480a:	4b2b      	ldr	r3, [pc, #172]	; (80048b8 <Displ_WChar+0x27c>)
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	1c59      	adds	r1, r3, #1
 8004812:	6239      	str	r1, [r7, #32]
 8004814:	4413      	add	r3, r2
 8004816:	7b3a      	ldrb	r2, [r7, #12]
 8004818:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 800481a:	4b27      	ldr	r3, [pc, #156]	; (80048b8 <Displ_WChar+0x27c>)
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	6a3b      	ldr	r3, [r7, #32]
 8004820:	1c59      	adds	r1, r3, #1
 8004822:	6239      	str	r1, [r7, #32]
 8004824:	4413      	add	r3, r2
 8004826:	7afa      	ldrb	r2, [r7, #11]
 8004828:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 800482a:	4b23      	ldr	r3, [pc, #140]	; (80048b8 <Displ_WChar+0x27c>)
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	6a3b      	ldr	r3, [r7, #32]
 8004830:	1c59      	adds	r1, r3, #1
 8004832:	6239      	str	r1, [r7, #32]
 8004834:	4413      	add	r3, r2
 8004836:	7aba      	ldrb	r2, [r7, #10]
 8004838:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	3301      	adds	r3, #1
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
 8004840:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004844:	461a      	mov	r2, r3
 8004846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004848:	4293      	cmp	r3, r2
 800484a:	d386      	bcc.n	800475a <Displ_WChar+0x11e>
	for(i = 0; i < (bytes); i+=font.Size){
 800484c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004850:	461a      	mov	r2, r3
 8004852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004854:	4413      	add	r3, r2
 8004856:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004858:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	429a      	cmp	r2, r3
 800485e:	f4ff af4b 	bcc.w	80046f8 <Displ_WChar+0xbc>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 8004862:	7efb      	ldrb	r3, [r7, #27]
 8004864:	b29a      	uxth	r2, r3
 8004866:	88fb      	ldrh	r3, [r7, #6]
 8004868:	4413      	add	r3, r2
 800486a:	b29b      	uxth	r3, r3
 800486c:	3b01      	subs	r3, #1
 800486e:	b29c      	uxth	r4, r3
 8004870:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8004874:	88bb      	ldrh	r3, [r7, #4]
 8004876:	4413      	add	r3, r2
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29b      	uxth	r3, r3
 800487e:	88b9      	ldrh	r1, [r7, #4]
 8004880:	88f8      	ldrh	r0, [r7, #6]
 8004882:	4622      	mov	r2, r4
 8004884:	f7ff f9cc 	bl	8003c20 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 8004888:	4b0b      	ldr	r3, [pc, #44]	; (80048b8 <Displ_WChar+0x27c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2200      	movs	r2, #0
 800488e:	6a39      	ldr	r1, [r7, #32]
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff f96c 	bl	8003b6e <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8004896:	4b08      	ldr	r3, [pc, #32]	; (80048b8 <Displ_WChar+0x27c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a08      	ldr	r2, [pc, #32]	; (80048bc <Displ_WChar+0x280>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d101      	bne.n	80048a4 <Displ_WChar+0x268>
 80048a0:	4b07      	ldr	r3, [pc, #28]	; (80048c0 <Displ_WChar+0x284>)
 80048a2:	e000      	b.n	80048a6 <Displ_WChar+0x26a>
 80048a4:	4b05      	ldr	r3, [pc, #20]	; (80048bc <Displ_WChar+0x280>)
 80048a6:	4a04      	ldr	r2, [pc, #16]	; (80048b8 <Displ_WChar+0x27c>)
 80048a8:	6013      	str	r3, [r2, #0]

}
 80048aa:	bf00      	nop
 80048ac:	3734      	adds	r7, #52	; 0x34
 80048ae:	46bd      	mov	sp, r7
 80048b0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80048b4:	b002      	add	sp, #8
 80048b6:	4770      	bx	lr
 80048b8:	20000020 	.word	0x20000020
 80048bc:	20001968 	.word	0x20001968
 80048c0:	20003968 	.word	0x20003968

080048c4 <Displ_drawRoundRect>:




void Displ_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 80048c4:	b590      	push	{r4, r7, lr}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	4604      	mov	r4, r0
 80048cc:	4608      	mov	r0, r1
 80048ce:	4611      	mov	r1, r2
 80048d0:	461a      	mov	r2, r3
 80048d2:	4623      	mov	r3, r4
 80048d4:	80fb      	strh	r3, [r7, #6]
 80048d6:	4603      	mov	r3, r0
 80048d8:	80bb      	strh	r3, [r7, #4]
 80048da:	460b      	mov	r3, r1
 80048dc:	807b      	strh	r3, [r7, #2]
 80048de:	4613      	mov	r3, r2
 80048e0:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 80048e2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80048e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80048ea:	4293      	cmp	r3, r2
 80048ec:	bfa8      	it	ge
 80048ee:	4613      	movge	r3, r2
 80048f0:	b21b      	sxth	r3, r3
 80048f2:	0fda      	lsrs	r2, r3, #31
 80048f4:	4413      	add	r3, r2
 80048f6:	105b      	asrs	r3, r3, #1
 80048f8:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 80048fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80048fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004902:	429a      	cmp	r2, r3
 8004904:	dd01      	ble.n	800490a <Displ_drawRoundRect+0x46>
 8004906:	89fb      	ldrh	r3, [r7, #14]
 8004908:	843b      	strh	r3, [r7, #32]
    Displ_Line(x+r, y, x+w-r-1, y, color);
 800490a:	88fa      	ldrh	r2, [r7, #6]
 800490c:	8c3b      	ldrh	r3, [r7, #32]
 800490e:	4413      	add	r3, r2
 8004910:	b29b      	uxth	r3, r3
 8004912:	b218      	sxth	r0, r3
 8004914:	88fa      	ldrh	r2, [r7, #6]
 8004916:	887b      	ldrh	r3, [r7, #2]
 8004918:	4413      	add	r3, r2
 800491a:	b29a      	uxth	r2, r3
 800491c:	8c3b      	ldrh	r3, [r7, #32]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b29b      	uxth	r3, r3
 8004926:	b21a      	sxth	r2, r3
 8004928:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800492c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004930:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	4623      	mov	r3, r4
 8004936:	f7ff fd0d 	bl	8004354 <Displ_Line>
    Displ_Line(x+r, y+h-1, x-1+w-r, y+h-1, color);
 800493a:	88fa      	ldrh	r2, [r7, #6]
 800493c:	8c3b      	ldrh	r3, [r7, #32]
 800493e:	4413      	add	r3, r2
 8004940:	b29b      	uxth	r3, r3
 8004942:	b218      	sxth	r0, r3
 8004944:	88ba      	ldrh	r2, [r7, #4]
 8004946:	883b      	ldrh	r3, [r7, #0]
 8004948:	4413      	add	r3, r2
 800494a:	b29b      	uxth	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b29b      	uxth	r3, r3
 8004950:	b219      	sxth	r1, r3
 8004952:	88fa      	ldrh	r2, [r7, #6]
 8004954:	887b      	ldrh	r3, [r7, #2]
 8004956:	4413      	add	r3, r2
 8004958:	b29a      	uxth	r2, r3
 800495a:	8c3b      	ldrh	r3, [r7, #32]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29b      	uxth	r3, r3
 8004964:	b21c      	sxth	r4, r3
 8004966:	88ba      	ldrh	r2, [r7, #4]
 8004968:	883b      	ldrh	r3, [r7, #0]
 800496a:	4413      	add	r3, r2
 800496c:	b29b      	uxth	r3, r3
 800496e:	3b01      	subs	r3, #1
 8004970:	b29b      	uxth	r3, r3
 8004972:	b21a      	sxth	r2, r3
 8004974:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	4613      	mov	r3, r2
 800497a:	4622      	mov	r2, r4
 800497c:	f7ff fcea 	bl	8004354 <Displ_Line>
    Displ_Line(x, y+r, x, y-1+h-r, color); // Left
 8004980:	88ba      	ldrh	r2, [r7, #4]
 8004982:	8c3b      	ldrh	r3, [r7, #32]
 8004984:	4413      	add	r3, r2
 8004986:	b29b      	uxth	r3, r3
 8004988:	b219      	sxth	r1, r3
 800498a:	88ba      	ldrh	r2, [r7, #4]
 800498c:	883b      	ldrh	r3, [r7, #0]
 800498e:	4413      	add	r3, r2
 8004990:	b29a      	uxth	r2, r3
 8004992:	8c3b      	ldrh	r3, [r7, #32]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29b      	uxth	r3, r3
 800499c:	b21c      	sxth	r4, r3
 800499e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80049a2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80049a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	4623      	mov	r3, r4
 80049ac:	f7ff fcd2 	bl	8004354 <Displ_Line>
    Displ_Line(x+w-1, y+r, x+w-1, y-1+h-r, color); // Right
 80049b0:	88fa      	ldrh	r2, [r7, #6]
 80049b2:	887b      	ldrh	r3, [r7, #2]
 80049b4:	4413      	add	r3, r2
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	b218      	sxth	r0, r3
 80049be:	88ba      	ldrh	r2, [r7, #4]
 80049c0:	8c3b      	ldrh	r3, [r7, #32]
 80049c2:	4413      	add	r3, r2
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	b219      	sxth	r1, r3
 80049c8:	88fa      	ldrh	r2, [r7, #6]
 80049ca:	887b      	ldrh	r3, [r7, #2]
 80049cc:	4413      	add	r3, r2
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	b21c      	sxth	r4, r3
 80049d6:	88ba      	ldrh	r2, [r7, #4]
 80049d8:	883b      	ldrh	r3, [r7, #0]
 80049da:	4413      	add	r3, r2
 80049dc:	b29a      	uxth	r2, r3
 80049de:	8c3b      	ldrh	r3, [r7, #32]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	b21a      	sxth	r2, r3
 80049ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	4613      	mov	r3, r2
 80049f0:	4622      	mov	r2, r4
 80049f2:	f7ff fcaf 	bl	8004354 <Displ_Line>
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 80049f6:	88fa      	ldrh	r2, [r7, #6]
 80049f8:	8c3b      	ldrh	r3, [r7, #32]
 80049fa:	4413      	add	r3, r2
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	b218      	sxth	r0, r3
 8004a00:	88ba      	ldrh	r2, [r7, #4]
 8004a02:	8c3b      	ldrh	r3, [r7, #32]
 8004a04:	4413      	add	r3, r2
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	b219      	sxth	r1, r3
 8004a0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004a0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	2301      	movs	r3, #1
 8004a14:	f7ff fb04 	bl	8004020 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8004a18:	88fa      	ldrh	r2, [r7, #6]
 8004a1a:	887b      	ldrh	r3, [r7, #2]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	8c3b      	ldrh	r3, [r7, #32]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	b218      	sxth	r0, r3
 8004a2c:	88ba      	ldrh	r2, [r7, #4]
 8004a2e:	8c3b      	ldrh	r3, [r7, #32]
 8004a30:	4413      	add	r3, r2
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	b219      	sxth	r1, r3
 8004a36:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004a3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	2302      	movs	r3, #2
 8004a40:	f7ff faee 	bl	8004020 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8004a44:	88fa      	ldrh	r2, [r7, #6]
 8004a46:	887b      	ldrh	r3, [r7, #2]
 8004a48:	4413      	add	r3, r2
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	8c3b      	ldrh	r3, [r7, #32]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	b218      	sxth	r0, r3
 8004a58:	88ba      	ldrh	r2, [r7, #4]
 8004a5a:	883b      	ldrh	r3, [r7, #0]
 8004a5c:	4413      	add	r3, r2
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	8c3b      	ldrh	r3, [r7, #32]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	b219      	sxth	r1, r3
 8004a6c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004a70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	2304      	movs	r3, #4
 8004a76:	f7ff fad3 	bl	8004020 <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 8004a7a:	88fa      	ldrh	r2, [r7, #6]
 8004a7c:	8c3b      	ldrh	r3, [r7, #32]
 8004a7e:	4413      	add	r3, r2
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	b218      	sxth	r0, r3
 8004a84:	88ba      	ldrh	r2, [r7, #4]
 8004a86:	883b      	ldrh	r3, [r7, #0]
 8004a88:	4413      	add	r3, r2
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	8c3b      	ldrh	r3, [r7, #32]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	b219      	sxth	r1, r3
 8004a98:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004a9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	2308      	movs	r3, #8
 8004aa2:	f7ff fabd 	bl	8004020 <drawCircleHelper>
}
 8004aa6:	bf00      	nop
 8004aa8:	3714      	adds	r7, #20
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd90      	pop	{r4, r7, pc}

08004aae <Displ_fillRoundRect>:




void Displ_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8004aae:	b590      	push	{r4, r7, lr}
 8004ab0:	b087      	sub	sp, #28
 8004ab2:	af02      	add	r7, sp, #8
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	4608      	mov	r0, r1
 8004ab8:	4611      	mov	r1, r2
 8004aba:	461a      	mov	r2, r3
 8004abc:	4623      	mov	r3, r4
 8004abe:	80fb      	strh	r3, [r7, #6]
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	80bb      	strh	r3, [r7, #4]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	807b      	strh	r3, [r7, #2]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8004acc:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004ad0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	bfa8      	it	ge
 8004ad8:	4613      	movge	r3, r2
 8004ada:	b21b      	sxth	r3, r3
 8004adc:	0fda      	lsrs	r2, r3, #31
 8004ade:	4413      	add	r3, r2
 8004ae0:	105b      	asrs	r3, r3, #1
 8004ae2:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8004ae4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004ae8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	dd01      	ble.n	8004af4 <Displ_fillRoundRect+0x46>
 8004af0:	89fb      	ldrh	r3, [r7, #14]
 8004af2:	843b      	strh	r3, [r7, #32]
    Displ_FillArea(x+r, y, w-2*r, h, color);
 8004af4:	88fa      	ldrh	r2, [r7, #6]
 8004af6:	8c3b      	ldrh	r3, [r7, #32]
 8004af8:	4413      	add	r3, r2
 8004afa:	b298      	uxth	r0, r3
 8004afc:	88b9      	ldrh	r1, [r7, #4]
 8004afe:	887a      	ldrh	r2, [r7, #2]
 8004b00:	8c3b      	ldrh	r3, [r7, #32]
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	883c      	ldrh	r4, [r7, #0]
 8004b0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	4623      	mov	r3, r4
 8004b12:	f7ff f975 	bl	8003e00 <Displ_FillArea>
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	887b      	ldrh	r3, [r7, #2]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	8c3b      	ldrh	r3, [r7, #32]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	b218      	sxth	r0, r3
 8004b2a:	88ba      	ldrh	r2, [r7, #4]
 8004b2c:	8c3b      	ldrh	r3, [r7, #32]
 8004b2e:	4413      	add	r3, r2
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	b219      	sxth	r1, r3
 8004b34:	883a      	ldrh	r2, [r7, #0]
 8004b36:	8c3b      	ldrh	r3, [r7, #32]
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	b21b      	sxth	r3, r3
 8004b46:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8004b4a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b4c:	9201      	str	r2, [sp, #4]
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	2301      	movs	r3, #1
 8004b52:	4622      	mov	r2, r4
 8004b54:	f7ff fb28 	bl	80041a8 <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8004b58:	88fa      	ldrh	r2, [r7, #6]
 8004b5a:	8c3b      	ldrh	r3, [r7, #32]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	b218      	sxth	r0, r3
 8004b62:	88ba      	ldrh	r2, [r7, #4]
 8004b64:	8c3b      	ldrh	r3, [r7, #32]
 8004b66:	4413      	add	r3, r2
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	b219      	sxth	r1, r3
 8004b6c:	883a      	ldrh	r2, [r7, #0]
 8004b6e:	8c3b      	ldrh	r3, [r7, #32]
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	b21b      	sxth	r3, r3
 8004b7e:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8004b82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b84:	9201      	str	r2, [sp, #4]
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	2302      	movs	r3, #2
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	f7ff fb0c 	bl	80041a8 <fillCircleHelper>
}
 8004b90:	bf00      	nop
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd90      	pop	{r4, r7, pc}

08004b98 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8004b98:	b082      	sub	sp, #8
 8004b9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b9c:	b08b      	sub	sp, #44	; 0x2c
 8004b9e:	af06      	add	r7, sp, #24
 8004ba0:	603a      	str	r2, [r7, #0]
 8004ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	80fb      	strh	r3, [r7, #6]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8004bac:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004bae:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8004bb0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d922      	bls.n	8004bfe <Displ_WString+0x66>
		delta<<=1;
 8004bb8:	89fb      	ldrh	r3, [r7, #14]
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8004bbe:	e01e      	b.n	8004bfe <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	781a      	ldrb	r2, [r3, #0]
 8004bc4:	88bd      	ldrh	r5, [r7, #4]
 8004bc6:	88fc      	ldrh	r4, [r7, #6]
 8004bc8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004bcc:	9304      	str	r3, [sp, #16]
 8004bce:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004bd0:	9303      	str	r3, [sp, #12]
 8004bd2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004bd6:	9302      	str	r3, [sp, #8]
 8004bd8:	466e      	mov	r6, sp
 8004bda:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bde:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004be2:	e886 0003 	stmia.w	r6, {r0, r1}
 8004be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be8:	4629      	mov	r1, r5
 8004bea:	4620      	mov	r0, r4
 8004bec:	f7ff fd26 	bl	800463c <Displ_WChar>
        x += delta;
 8004bf0:	88fa      	ldrh	r2, [r7, #6]
 8004bf2:	89fb      	ldrh	r3, [r7, #14]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	80fb      	strh	r3, [r7, #6]
        str++;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	603b      	str	r3, [r7, #0]
    while(*str) {
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1dc      	bne.n	8004bc0 <Displ_WString+0x28>
    }
}
 8004c06:	bf00      	nop
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004c12:	b002      	add	sp, #8
 8004c14:	4770      	bx	lr
	...

08004c18 <Displ_CString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_CString(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8004c18:	b5b0      	push	{r4, r5, r7, lr}
 8004c1a:	b08a      	sub	sp, #40	; 0x28
 8004c1c:	af06      	add	r7, sp, #24
 8004c1e:	4604      	mov	r4, r0
 8004c20:	4608      	mov	r0, r1
 8004c22:	4611      	mov	r1, r2
 8004c24:	461a      	mov	r2, r3
 8004c26:	4623      	mov	r3, r4
 8004c28:	80fb      	strh	r3, [r7, #6]
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	80bb      	strh	r3, [r7, #4]
 8004c2e:	460b      	mov	r3, r1
 8004c30:	807b      	strh	r3, [r7, #2]
 8004c32:	4613      	mov	r3, r2
 8004c34:	803b      	strh	r3, [r7, #0]
	uint16_t x,y;
	uint16_t wsize=font.Width;
 8004c36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004c38:	817b      	strh	r3, [r7, #10]
	static uint8_t cambia=0;
	if (size>1)
 8004c3a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d902      	bls.n	8004c48 <Displ_CString+0x30>
		wsize<<=1;
 8004c42:	897b      	ldrh	r3, [r7, #10]
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	817b      	strh	r3, [r7, #10]
	if ((strlen(str)*wsize)>(x1-x0+1))
 8004c48:	6a38      	ldr	r0, [r7, #32]
 8004c4a:	f7fb fac1 	bl	80001d0 <strlen>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	897b      	ldrh	r3, [r7, #10]
 8004c52:	fb02 f303 	mul.w	r3, r2, r3
 8004c56:	8879      	ldrh	r1, [r7, #2]
 8004c58:	88fa      	ldrh	r2, [r7, #6]
 8004c5a:	1a8a      	subs	r2, r1, r2
 8004c5c:	3201      	adds	r2, #1
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d902      	bls.n	8004c68 <Displ_CString+0x50>
		x=x0;
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	81fb      	strh	r3, [r7, #14]
 8004c66:	e00e      	b.n	8004c86 <Displ_CString+0x6e>
	else
		x=(x1+x0+1-strlen(str)*wsize) >> 1;
 8004c68:	887a      	ldrh	r2, [r7, #2]
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	461c      	mov	r4, r3
 8004c70:	6a38      	ldr	r0, [r7, #32]
 8004c72:	f7fb faad 	bl	80001d0 <strlen>
 8004c76:	4602      	mov	r2, r0
 8004c78:	897b      	ldrh	r3, [r7, #10]
 8004c7a:	fb02 f303 	mul.w	r3, r2, r3
 8004c7e:	1ae3      	subs	r3, r4, r3
 8004c80:	3301      	adds	r3, #1
 8004c82:	085b      	lsrs	r3, r3, #1
 8004c84:	81fb      	strh	r3, [r7, #14]
	if (font.Height>(y1-y0+1))
 8004c86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004c88:	4619      	mov	r1, r3
 8004c8a:	883a      	ldrh	r2, [r7, #0]
 8004c8c:	88bb      	ldrh	r3, [r7, #4]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	3301      	adds	r3, #1
 8004c92:	4299      	cmp	r1, r3
 8004c94:	dd02      	ble.n	8004c9c <Displ_CString+0x84>
		y=y0;
 8004c96:	88bb      	ldrh	r3, [r7, #4]
 8004c98:	81bb      	strh	r3, [r7, #12]
 8004c9a:	e007      	b.n	8004cac <Displ_CString+0x94>
	else
		y=(y1+y0+1-font.Height) >> 1;
 8004c9c:	883a      	ldrh	r2, [r7, #0]
 8004c9e:	88bb      	ldrh	r3, [r7, #4]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004ca6:	1a9b      	subs	r3, r3, r2
 8004ca8:	105b      	asrs	r3, r3, #1
 8004caa:	81bb      	strh	r3, [r7, #12]

	if (x>x0){
 8004cac:	89fa      	ldrh	r2, [r7, #14]
 8004cae:	88fb      	ldrh	r3, [r7, #6]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d912      	bls.n	8004cda <Displ_CString+0xc2>
		Displ_FillArea(x0,y0,x-x0,y1-y0+1,bgcolor);
 8004cb4:	89fa      	ldrh	r2, [r7, #14]
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	b29c      	uxth	r4, r3
 8004cbc:	883a      	ldrh	r2, [r7, #0]
 8004cbe:	88bb      	ldrh	r3, [r7, #4]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	88b9      	ldrh	r1, [r7, #4]
 8004cca:	88f8      	ldrh	r0, [r7, #6]
 8004ccc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	f7ff f894 	bl	8003e00 <Displ_FillArea>
 8004cd8:	e001      	b.n	8004cde <Displ_CString+0xc6>
	} else
		x=x0; // fixing here mistake could be due to roundings: x lower than x0.
 8004cda:	88fb      	ldrh	r3, [r7, #6]
 8004cdc:	81fb      	strh	r3, [r7, #14]
	if (x1>(strlen(str)*wsize+x0))
 8004cde:	887c      	ldrh	r4, [r7, #2]
 8004ce0:	6a38      	ldr	r0, [r7, #32]
 8004ce2:	f7fb fa75 	bl	80001d0 <strlen>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	897b      	ldrh	r3, [r7, #10]
 8004cea:	fb03 f202 	mul.w	r2, r3, r2
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	429c      	cmp	r4, r3
 8004cf4:	d91b      	bls.n	8004d2e <Displ_CString+0x116>
		Displ_FillArea(x1-x+x0-1,y0,x-x0+1,y1-y0+1,bgcolor);
 8004cf6:	887a      	ldrh	r2, [r7, #2]
 8004cf8:	89fb      	ldrh	r3, [r7, #14]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	4413      	add	r3, r2
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b298      	uxth	r0, r3
 8004d08:	89fa      	ldrh	r2, [r7, #14]
 8004d0a:	88fb      	ldrh	r3, [r7, #6]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3301      	adds	r3, #1
 8004d12:	b29c      	uxth	r4, r3
 8004d14:	883a      	ldrh	r2, [r7, #0]
 8004d16:	88bb      	ldrh	r3, [r7, #4]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	88b9      	ldrh	r1, [r7, #4]
 8004d22:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	4613      	mov	r3, r2
 8004d28:	4622      	mov	r2, r4
 8004d2a:	f7ff f869 	bl	8003e00 <Displ_FillArea>

	if (y>y0){
 8004d2e:	89ba      	ldrh	r2, [r7, #12]
 8004d30:	88bb      	ldrh	r3, [r7, #4]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d912      	bls.n	8004d5c <Displ_CString+0x144>
		Displ_FillArea(x0,y0,x1-x0+1,y-y0,bgcolor);
 8004d36:	887a      	ldrh	r2, [r7, #2]
 8004d38:	88fb      	ldrh	r3, [r7, #6]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	3301      	adds	r3, #1
 8004d40:	b29c      	uxth	r4, r3
 8004d42:	89ba      	ldrh	r2, [r7, #12]
 8004d44:	88bb      	ldrh	r3, [r7, #4]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	88b9      	ldrh	r1, [r7, #4]
 8004d4c:	88f8      	ldrh	r0, [r7, #6]
 8004d4e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	4613      	mov	r3, r2
 8004d54:	4622      	mov	r2, r4
 8004d56:	f7ff f853 	bl	8003e00 <Displ_FillArea>
 8004d5a:	e001      	b.n	8004d60 <Displ_CString+0x148>
	} else
		y=y0; //same comment as above
 8004d5c:	88bb      	ldrh	r3, [r7, #4]
 8004d5e:	81bb      	strh	r3, [r7, #12]
	if (y1>=(font.Height+y0))
 8004d60:	883a      	ldrh	r2, [r7, #0]
 8004d62:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004d64:	4619      	mov	r1, r3
 8004d66:	88bb      	ldrh	r3, [r7, #4]
 8004d68:	440b      	add	r3, r1
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	db19      	blt.n	8004da2 <Displ_CString+0x18a>
		Displ_FillArea(x0,y1-y+y0,x1-x0+1,y-y0+1,bgcolor);
 8004d6e:	883a      	ldrh	r2, [r7, #0]
 8004d70:	89bb      	ldrh	r3, [r7, #12]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	88bb      	ldrh	r3, [r7, #4]
 8004d78:	4413      	add	r3, r2
 8004d7a:	b299      	uxth	r1, r3
 8004d7c:	887a      	ldrh	r2, [r7, #2]
 8004d7e:	88fb      	ldrh	r3, [r7, #6]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	3301      	adds	r3, #1
 8004d86:	b29c      	uxth	r4, r3
 8004d88:	89ba      	ldrh	r2, [r7, #12]
 8004d8a:	88bb      	ldrh	r3, [r7, #4]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3301      	adds	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	88f8      	ldrh	r0, [r7, #6]
 8004d96:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	4622      	mov	r2, r4
 8004d9e:	f7ff f82f 	bl	8003e00 <Displ_FillArea>

	cambia = !cambia;
 8004da2:	4b12      	ldr	r3, [pc, #72]	; (8004dec <Displ_CString+0x1d4>)
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	bf0c      	ite	eq
 8004daa:	2301      	moveq	r3, #1
 8004dac:	2300      	movne	r3, #0
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	461a      	mov	r2, r3
 8004db2:	4b0e      	ldr	r3, [pc, #56]	; (8004dec <Displ_CString+0x1d4>)
 8004db4:	701a      	strb	r2, [r3, #0]

	Displ_WString(x, y, str, font, size, color, bgcolor);
 8004db6:	89bd      	ldrh	r5, [r7, #12]
 8004db8:	89fc      	ldrh	r4, [r7, #14]
 8004dba:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004dbc:	9304      	str	r3, [sp, #16]
 8004dbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004dc0:	9303      	str	r3, [sp, #12]
 8004dc2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004dc6:	9302      	str	r3, [sp, #8]
 8004dc8:	466a      	mov	r2, sp
 8004dca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004dce:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004dd2:	e882 0003 	stmia.w	r2, {r0, r1}
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	6a3a      	ldr	r2, [r7, #32]
 8004dda:	4629      	mov	r1, r5
 8004ddc:	4620      	mov	r0, r4
 8004dde:	f7ff fedb 	bl	8004b98 <Displ_WString>

}
 8004de2:	bf00      	nop
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dea:	bf00      	nop
 8004dec:	2000596d 	.word	0x2000596d

08004df0 <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	4603      	mov	r3, r0
 8004df8:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	2b51      	cmp	r3, #81	; 0x51
 8004dfe:	d00a      	beq.n	8004e16 <Displ_BackLight+0x26>
 8004e00:	2b51      	cmp	r3, #81	; 0x51
 8004e02:	dc18      	bgt.n	8004e36 <Displ_BackLight+0x46>
 8004e04:	2b46      	cmp	r3, #70	; 0x46
 8004e06:	d008      	beq.n	8004e1a <Displ_BackLight+0x2a>
 8004e08:	2b46      	cmp	r3, #70	; 0x46
 8004e0a:	dc14      	bgt.n	8004e36 <Displ_BackLight+0x46>
 8004e0c:	2b30      	cmp	r3, #48	; 0x30
 8004e0e:	d00b      	beq.n	8004e28 <Displ_BackLight+0x38>
 8004e10:	2b31      	cmp	r3, #49	; 0x31
 8004e12:	d002      	beq.n	8004e1a <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8004e14:	e00f      	b.n	8004e36 <Displ_BackLight+0x46>
		__NOP();
 8004e16:	bf00      	nop
		break;
 8004e18:	e00e      	b.n	8004e38 <Displ_BackLight+0x48>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e20:	480a      	ldr	r0, [pc, #40]	; (8004e4c <Displ_BackLight+0x5c>)
 8004e22:	f002 ff41 	bl	8007ca8 <HAL_GPIO_WritePin>
		break;
 8004e26:	e007      	b.n	8004e38 <Displ_BackLight+0x48>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e2e:	4807      	ldr	r0, [pc, #28]	; (8004e4c <Displ_BackLight+0x5c>)
 8004e30:	f002 ff3a 	bl	8007ca8 <HAL_GPIO_WritePin>
		break;
 8004e34:	e000      	b.n	8004e38 <Displ_BackLight+0x48>
		break;
 8004e36:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8004e38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e3c:	4803      	ldr	r0, [pc, #12]	; (8004e4c <Displ_BackLight+0x5c>)
 8004e3e:	f002 ff1b 	bl	8007c78 <HAL_GPIO_ReadPin>
 8004e42:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3708      	adds	r7, #8
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	40020400 	.word	0x40020400

08004e50 <Touch_HandlePenDownInterrupt>:
volatile uint8_t Touch_PenDown=0;						// set to 1 by pendown interrupt callback, reset to 0 by sw
volatile uint8_t Touch_Int_Enabled=1;					// while reading touch sensor touch interrupt handling is disabled through this flag



void Touch_HandlePenDownInterrupt (){
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
	if (Touch_Int_Enabled) {
 8004e54:	4b06      	ldr	r3, [pc, #24]	; (8004e70 <Touch_HandlePenDownInterrupt+0x20>)
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d002      	beq.n	8004e64 <Touch_HandlePenDownInterrupt+0x14>
		Touch_PenDown=1;
 8004e5e:	4b05      	ldr	r3, [pc, #20]	; (8004e74 <Touch_HandlePenDownInterrupt+0x24>)
 8004e60:	2201      	movs	r2, #1
 8004e62:	701a      	strb	r2, [r3, #0]
	}
}
 8004e64:	bf00      	nop
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	20000024 	.word	0x20000024
 8004e74:	2000596e 	.word	0x2000596e

08004e78 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==TOUCH_INT_Pin){
 8004e82:	88fb      	ldrh	r3, [r7, #6]
 8004e84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e88:	d101      	bne.n	8004e8e <HAL_GPIO_EXTI_Callback+0x16>
		Touch_HandlePenDownInterrupt();
 8004e8a:	f7ff ffe1 	bl	8004e50 <Touch_HandlePenDownInterrupt>
	}
}
 8004e8e:	bf00      	nop
 8004e90:	3708      	adds	r7, #8
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
	...

08004e98 <InitMenu>:
sMenuItem Menu3[Menu3Size];




void InitMenu(){
 8004e98:	b490      	push	{r4, r7}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
#ifdef ILI9488
	const uint16_t eGap=30;
 8004e9e:	231e      	movs	r3, #30
 8004ea0:	817b      	strh	r3, [r7, #10]
	const uint16_t vGap=20;
 8004ea2:	2314      	movs	r3, #20
 8004ea4:	813b      	strh	r3, [r7, #8]
	const uint16_t vBord=20;
 8004ea6:	2314      	movs	r3, #20
 8004ea8:	80fb      	strh	r3, [r7, #6]
	const uint16_t vGap=15;
	const uint16_t vBord=10;
#endif

// Menu1
	for (uint8_t k=0;k<Menu1Size;k++){
 8004eaa:	2300      	movs	r3, #0
 8004eac:	73fb      	strb	r3, [r7, #15]
 8004eae:	e0a1      	b.n	8004ff4 <InitMenu+0x15c>
		Menu1[k].X=eGap;
 8004eb0:	7bfa      	ldrb	r2, [r7, #15]
 8004eb2:	495f      	ldr	r1, [pc, #380]	; (8005030 <InitMenu+0x198>)
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	1a9b      	subs	r3, r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	440b      	add	r3, r1
 8004ebe:	897a      	ldrh	r2, [r7, #10]
 8004ec0:	801a      	strh	r2, [r3, #0]
		Menu1[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 8004ec2:	88fb      	ldrh	r3, [r7, #6]
 8004ec4:	005a      	lsls	r2, r3, #1
 8004ec6:	893b      	ldrh	r3, [r7, #8]
 8004ec8:	4413      	add	r3, r2
 8004eca:	4a5a      	ldr	r2, [pc, #360]	; (8005034 <InitMenu+0x19c>)
 8004ecc:	88d2      	ldrh	r2, [r2, #6]
 8004ece:	4413      	add	r3, r2
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	7bfb      	ldrb	r3, [r7, #15]
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	fb12 f303 	smulbb	r3, r2, r3
 8004eda:	b299      	uxth	r1, r3
 8004edc:	7bfa      	ldrb	r2, [r7, #15]
 8004ede:	897b      	ldrh	r3, [r7, #10]
 8004ee0:	440b      	add	r3, r1
 8004ee2:	b298      	uxth	r0, r3
 8004ee4:	4952      	ldr	r1, [pc, #328]	; (8005030 <InitMenu+0x198>)
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	1a9b      	subs	r3, r3, r2
 8004eec:	00db      	lsls	r3, r3, #3
 8004eee:	440b      	add	r3, r1
 8004ef0:	3302      	adds	r3, #2
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	801a      	strh	r2, [r3, #0]
		Menu1[k].W=_width-2*eGap;
 8004ef6:	4b50      	ldr	r3, [pc, #320]	; (8005038 <InitMenu+0x1a0>)
 8004ef8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004efc:	b299      	uxth	r1, r3
 8004efe:	897b      	ldrh	r3, [r7, #10]
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	7bfa      	ldrb	r2, [r7, #15]
 8004f06:	1acb      	subs	r3, r1, r3
 8004f08:	b298      	uxth	r0, r3
 8004f0a:	4949      	ldr	r1, [pc, #292]	; (8005030 <InitMenu+0x198>)
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	440b      	add	r3, r1
 8004f16:	3304      	adds	r3, #4
 8004f18:	4602      	mov	r2, r0
 8004f1a:	801a      	strh	r2, [r3, #0]
		Menu1[k].H=Font24.Height+2*vBord;
 8004f1c:	4b45      	ldr	r3, [pc, #276]	; (8005034 <InitMenu+0x19c>)
 8004f1e:	88d9      	ldrh	r1, [r3, #6]
 8004f20:	88fb      	ldrh	r3, [r7, #6]
 8004f22:	005b      	lsls	r3, r3, #1
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	7bfa      	ldrb	r2, [r7, #15]
 8004f28:	440b      	add	r3, r1
 8004f2a:	b298      	uxth	r0, r3
 8004f2c:	4940      	ldr	r1, [pc, #256]	; (8005030 <InitMenu+0x198>)
 8004f2e:	4613      	mov	r3, r2
 8004f30:	00db      	lsls	r3, r3, #3
 8004f32:	1a9b      	subs	r3, r3, r2
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	440b      	add	r3, r1
 8004f38:	3306      	adds	r3, #6
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	801a      	strh	r2, [r3, #0]
		Menu1[k].BkgUnsel=DD_BLUE;
 8004f3e:	7bfa      	ldrb	r2, [r7, #15]
 8004f40:	493b      	ldr	r1, [pc, #236]	; (8005030 <InitMenu+0x198>)
 8004f42:	4613      	mov	r3, r2
 8004f44:	00db      	lsls	r3, r3, #3
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	440b      	add	r3, r1
 8004f4c:	332a      	adds	r3, #42	; 0x2a
 8004f4e:	2210      	movs	r2, #16
 8004f50:	801a      	strh	r2, [r3, #0]
		Menu1[k].BorUnsel=D_CYAN;
 8004f52:	7bfa      	ldrb	r2, [r7, #15]
 8004f54:	4936      	ldr	r1, [pc, #216]	; (8005030 <InitMenu+0x198>)
 8004f56:	4613      	mov	r3, r2
 8004f58:	00db      	lsls	r3, r3, #3
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	440b      	add	r3, r1
 8004f60:	332c      	adds	r3, #44	; 0x2c
 8004f62:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 8004f66:	801a      	strh	r2, [r3, #0]
		Menu1[k].InkUnsel=WHITE;
 8004f68:	7bfa      	ldrb	r2, [r7, #15]
 8004f6a:	4931      	ldr	r1, [pc, #196]	; (8005030 <InitMenu+0x198>)
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	00db      	lsls	r3, r3, #3
 8004f70:	1a9b      	subs	r3, r3, r2
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	440b      	add	r3, r1
 8004f76:	332e      	adds	r3, #46	; 0x2e
 8004f78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f7c:	801a      	strh	r2, [r3, #0]
		Menu1[k].BkgSel=ORANGE;
 8004f7e:	7bfa      	ldrb	r2, [r7, #15]
 8004f80:	492b      	ldr	r1, [pc, #172]	; (8005030 <InitMenu+0x198>)
 8004f82:	4613      	mov	r3, r2
 8004f84:	00db      	lsls	r3, r3, #3
 8004f86:	1a9b      	subs	r3, r3, r2
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	440b      	add	r3, r1
 8004f8c:	3330      	adds	r3, #48	; 0x30
 8004f8e:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 8004f92:	801a      	strh	r2, [r3, #0]
		Menu1[k].BorSel=YELLOW;
 8004f94:	7bfa      	ldrb	r2, [r7, #15]
 8004f96:	4926      	ldr	r1, [pc, #152]	; (8005030 <InitMenu+0x198>)
 8004f98:	4613      	mov	r3, r2
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	1a9b      	subs	r3, r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	440b      	add	r3, r1
 8004fa2:	3332      	adds	r3, #50	; 0x32
 8004fa4:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8004fa8:	801a      	strh	r2, [r3, #0]
		Menu1[k].InkSel=WHITE;
 8004faa:	7bfa      	ldrb	r2, [r7, #15]
 8004fac:	4920      	ldr	r1, [pc, #128]	; (8005030 <InitMenu+0x198>)
 8004fae:	4613      	mov	r3, r2
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	1a9b      	subs	r3, r3, r2
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	440b      	add	r3, r1
 8004fb8:	3334      	adds	r3, #52	; 0x34
 8004fba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fbe:	801a      	strh	r2, [r3, #0]
		Menu1[k].font=Font24;
 8004fc0:	7bfa      	ldrb	r2, [r7, #15]
 8004fc2:	491b      	ldr	r1, [pc, #108]	; (8005030 <InitMenu+0x198>)
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	1a9b      	subs	r3, r3, r2
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	440b      	add	r3, r1
 8004fce:	3318      	adds	r3, #24
 8004fd0:	4a18      	ldr	r2, [pc, #96]	; (8005034 <InitMenu+0x19c>)
 8004fd2:	3304      	adds	r3, #4
 8004fd4:	ca07      	ldmia	r2, {r0, r1, r2}
 8004fd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Menu1[k].fontSize=1;
 8004fda:	7bfa      	ldrb	r2, [r7, #15]
 8004fdc:	4914      	ldr	r1, [pc, #80]	; (8005030 <InitMenu+0x198>)
 8004fde:	4613      	mov	r3, r2
 8004fe0:	00db      	lsls	r3, r3, #3
 8004fe2:	1a9b      	subs	r3, r3, r2
 8004fe4:	00db      	lsls	r3, r3, #3
 8004fe6:	440b      	add	r3, r1
 8004fe8:	3328      	adds	r3, #40	; 0x28
 8004fea:	2201      	movs	r2, #1
 8004fec:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu1Size;k++){
 8004fee:	7bfb      	ldrb	r3, [r7, #15]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
 8004ff4:	7bfb      	ldrb	r3, [r7, #15]
 8004ff6:	2b02      	cmp	r3, #2
 8004ff8:	f67f af5a 	bls.w	8004eb0 <InitMenu+0x18>

	}
	strcpy(Menu1[0].Desc,"Wave");
 8004ffc:	4b0f      	ldr	r3, [pc, #60]	; (800503c <InitMenu+0x1a4>)
 8004ffe:	4a10      	ldr	r2, [pc, #64]	; (8005040 <InitMenu+0x1a8>)
 8005000:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005004:	6018      	str	r0, [r3, #0]
 8005006:	3304      	adds	r3, #4
 8005008:	7019      	strb	r1, [r3, #0]
	strcpy(Menu1[1].Desc,"ADSR");
 800500a:	4b0e      	ldr	r3, [pc, #56]	; (8005044 <InitMenu+0x1ac>)
 800500c:	4a0e      	ldr	r2, [pc, #56]	; (8005048 <InitMenu+0x1b0>)
 800500e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005012:	6018      	str	r0, [r3, #0]
 8005014:	3304      	adds	r3, #4
 8005016:	7019      	strb	r1, [r3, #0]
	strcpy(Menu1[2].Desc,"Scale_ADSR");
 8005018:	4b0c      	ldr	r3, [pc, #48]	; (800504c <InitMenu+0x1b4>)
 800501a:	4a0d      	ldr	r2, [pc, #52]	; (8005050 <InitMenu+0x1b8>)
 800501c:	ca07      	ldmia	r2, {r0, r1, r2}
 800501e:	c303      	stmia	r3!, {r0, r1}
 8005020:	801a      	strh	r2, [r3, #0]
 8005022:	3302      	adds	r3, #2
 8005024:	0c12      	lsrs	r2, r2, #16
 8005026:	701a      	strb	r2, [r3, #0]




// Menu2
	for (uint8_t k=0;k<Menu2Size;k++){
 8005028:	2300      	movs	r3, #0
 800502a:	73bb      	strb	r3, [r7, #14]
 800502c:	e0b4      	b.n	8005198 <InitMenu+0x300>
 800502e:	bf00      	nop
 8005030:	20007804 	.word	0x20007804
 8005034:	20000000 	.word	0x20000000
 8005038:	200075ce 	.word	0x200075ce
 800503c:	2000780c 	.word	0x2000780c
 8005040:	080149e8 	.word	0x080149e8
 8005044:	20007844 	.word	0x20007844
 8005048:	080149f0 	.word	0x080149f0
 800504c:	2000787c 	.word	0x2000787c
 8005050:	080149f8 	.word	0x080149f8
		Menu2[k].X=eGap;
 8005054:	7bba      	ldrb	r2, [r7, #14]
 8005056:	4962      	ldr	r1, [pc, #392]	; (80051e0 <InitMenu+0x348>)
 8005058:	4613      	mov	r3, r2
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	1a9b      	subs	r3, r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	440b      	add	r3, r1
 8005062:	897a      	ldrh	r2, [r7, #10]
 8005064:	801a      	strh	r2, [r3, #0]
		Menu2[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	005a      	lsls	r2, r3, #1
 800506a:	893b      	ldrh	r3, [r7, #8]
 800506c:	4413      	add	r3, r2
 800506e:	4a5d      	ldr	r2, [pc, #372]	; (80051e4 <InitMenu+0x34c>)
 8005070:	88d2      	ldrh	r2, [r2, #6]
 8005072:	4413      	add	r3, r2
 8005074:	b29a      	uxth	r2, r3
 8005076:	7bbb      	ldrb	r3, [r7, #14]
 8005078:	b29b      	uxth	r3, r3
 800507a:	fb12 f303 	smulbb	r3, r2, r3
 800507e:	b299      	uxth	r1, r3
 8005080:	7bba      	ldrb	r2, [r7, #14]
 8005082:	897b      	ldrh	r3, [r7, #10]
 8005084:	440b      	add	r3, r1
 8005086:	b298      	uxth	r0, r3
 8005088:	4955      	ldr	r1, [pc, #340]	; (80051e0 <InitMenu+0x348>)
 800508a:	4613      	mov	r3, r2
 800508c:	00db      	lsls	r3, r3, #3
 800508e:	1a9b      	subs	r3, r3, r2
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	440b      	add	r3, r1
 8005094:	3302      	adds	r3, #2
 8005096:	4602      	mov	r2, r0
 8005098:	801a      	strh	r2, [r3, #0]
		Menu2[k].W=_width-2*eGap;
 800509a:	4b53      	ldr	r3, [pc, #332]	; (80051e8 <InitMenu+0x350>)
 800509c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050a0:	b299      	uxth	r1, r3
 80050a2:	897b      	ldrh	r3, [r7, #10]
 80050a4:	005b      	lsls	r3, r3, #1
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	7bba      	ldrb	r2, [r7, #14]
 80050aa:	1acb      	subs	r3, r1, r3
 80050ac:	b298      	uxth	r0, r3
 80050ae:	494c      	ldr	r1, [pc, #304]	; (80051e0 <InitMenu+0x348>)
 80050b0:	4613      	mov	r3, r2
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	1a9b      	subs	r3, r3, r2
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	440b      	add	r3, r1
 80050ba:	3304      	adds	r3, #4
 80050bc:	4602      	mov	r2, r0
 80050be:	801a      	strh	r2, [r3, #0]
		Menu2[k].H=Font24.Height+2*vBord;
 80050c0:	4b48      	ldr	r3, [pc, #288]	; (80051e4 <InitMenu+0x34c>)
 80050c2:	88d9      	ldrh	r1, [r3, #6]
 80050c4:	88fb      	ldrh	r3, [r7, #6]
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	7bba      	ldrb	r2, [r7, #14]
 80050cc:	440b      	add	r3, r1
 80050ce:	b298      	uxth	r0, r3
 80050d0:	4943      	ldr	r1, [pc, #268]	; (80051e0 <InitMenu+0x348>)
 80050d2:	4613      	mov	r3, r2
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	1a9b      	subs	r3, r3, r2
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	440b      	add	r3, r1
 80050dc:	3306      	adds	r3, #6
 80050de:	4602      	mov	r2, r0
 80050e0:	801a      	strh	r2, [r3, #0]
		Menu2[k].BkgUnsel=DD_BLUE;
 80050e2:	7bba      	ldrb	r2, [r7, #14]
 80050e4:	493e      	ldr	r1, [pc, #248]	; (80051e0 <InitMenu+0x348>)
 80050e6:	4613      	mov	r3, r2
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	1a9b      	subs	r3, r3, r2
 80050ec:	00db      	lsls	r3, r3, #3
 80050ee:	440b      	add	r3, r1
 80050f0:	332a      	adds	r3, #42	; 0x2a
 80050f2:	2210      	movs	r2, #16
 80050f4:	801a      	strh	r2, [r3, #0]
		Menu2[k].BorUnsel=D_CYAN;
 80050f6:	7bba      	ldrb	r2, [r7, #14]
 80050f8:	4939      	ldr	r1, [pc, #228]	; (80051e0 <InitMenu+0x348>)
 80050fa:	4613      	mov	r3, r2
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	1a9b      	subs	r3, r3, r2
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	440b      	add	r3, r1
 8005104:	332c      	adds	r3, #44	; 0x2c
 8005106:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 800510a:	801a      	strh	r2, [r3, #0]
		Menu2[k].InkUnsel=WHITE;
 800510c:	7bba      	ldrb	r2, [r7, #14]
 800510e:	4934      	ldr	r1, [pc, #208]	; (80051e0 <InitMenu+0x348>)
 8005110:	4613      	mov	r3, r2
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	440b      	add	r3, r1
 800511a:	332e      	adds	r3, #46	; 0x2e
 800511c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005120:	801a      	strh	r2, [r3, #0]
		Menu2[k].BkgSel=ORANGE;
 8005122:	7bba      	ldrb	r2, [r7, #14]
 8005124:	492e      	ldr	r1, [pc, #184]	; (80051e0 <InitMenu+0x348>)
 8005126:	4613      	mov	r3, r2
 8005128:	00db      	lsls	r3, r3, #3
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	00db      	lsls	r3, r3, #3
 800512e:	440b      	add	r3, r1
 8005130:	3330      	adds	r3, #48	; 0x30
 8005132:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 8005136:	801a      	strh	r2, [r3, #0]
		Menu2[k].BorSel=YELLOW;
 8005138:	7bba      	ldrb	r2, [r7, #14]
 800513a:	4929      	ldr	r1, [pc, #164]	; (80051e0 <InitMenu+0x348>)
 800513c:	4613      	mov	r3, r2
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	1a9b      	subs	r3, r3, r2
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	440b      	add	r3, r1
 8005146:	3332      	adds	r3, #50	; 0x32
 8005148:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800514c:	801a      	strh	r2, [r3, #0]
		Menu2[k].InkSel=WHITE;
 800514e:	7bba      	ldrb	r2, [r7, #14]
 8005150:	4923      	ldr	r1, [pc, #140]	; (80051e0 <InitMenu+0x348>)
 8005152:	4613      	mov	r3, r2
 8005154:	00db      	lsls	r3, r3, #3
 8005156:	1a9b      	subs	r3, r3, r2
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	440b      	add	r3, r1
 800515c:	3334      	adds	r3, #52	; 0x34
 800515e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005162:	801a      	strh	r2, [r3, #0]
		Menu2[k].font=Font24;
 8005164:	7bba      	ldrb	r2, [r7, #14]
 8005166:	491e      	ldr	r1, [pc, #120]	; (80051e0 <InitMenu+0x348>)
 8005168:	4613      	mov	r3, r2
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	440b      	add	r3, r1
 8005172:	3318      	adds	r3, #24
 8005174:	4a1b      	ldr	r2, [pc, #108]	; (80051e4 <InitMenu+0x34c>)
 8005176:	3304      	adds	r3, #4
 8005178:	ca07      	ldmia	r2, {r0, r1, r2}
 800517a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Menu2[k].fontSize=1;
 800517e:	7bba      	ldrb	r2, [r7, #14]
 8005180:	4917      	ldr	r1, [pc, #92]	; (80051e0 <InitMenu+0x348>)
 8005182:	4613      	mov	r3, r2
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	1a9b      	subs	r3, r3, r2
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	440b      	add	r3, r1
 800518c:	3328      	adds	r3, #40	; 0x28
 800518e:	2201      	movs	r2, #1
 8005190:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu2Size;k++){
 8005192:	7bbb      	ldrb	r3, [r7, #14]
 8005194:	3301      	adds	r3, #1
 8005196:	73bb      	strb	r3, [r7, #14]
 8005198:	7bbb      	ldrb	r3, [r7, #14]
 800519a:	2b04      	cmp	r3, #4
 800519c:	f67f af5a 	bls.w	8005054 <InitMenu+0x1bc>
	}
	strcpy(Menu2[0].Desc,"Sine On");
 80051a0:	4b12      	ldr	r3, [pc, #72]	; (80051ec <InitMenu+0x354>)
 80051a2:	4a13      	ldr	r2, [pc, #76]	; (80051f0 <InitMenu+0x358>)
 80051a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80051a8:	e883 0003 	stmia.w	r3, {r0, r1}
	strcpy(Menu2[1].Desc,"Semi_Sine On");
 80051ac:	4a11      	ldr	r2, [pc, #68]	; (80051f4 <InitMenu+0x35c>)
 80051ae:	4b12      	ldr	r3, [pc, #72]	; (80051f8 <InitMenu+0x360>)
 80051b0:	4614      	mov	r4, r2
 80051b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051b4:	c407      	stmia	r4!, {r0, r1, r2}
 80051b6:	7023      	strb	r3, [r4, #0]
	strcpy(Menu2[2].Desc,"Triangle On");
 80051b8:	4b10      	ldr	r3, [pc, #64]	; (80051fc <InitMenu+0x364>)
 80051ba:	4a11      	ldr	r2, [pc, #68]	; (8005200 <InitMenu+0x368>)
 80051bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80051be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	strcpy(Menu2[3].Desc,"Square On");
 80051c2:	4b10      	ldr	r3, [pc, #64]	; (8005204 <InitMenu+0x36c>)
 80051c4:	4a10      	ldr	r2, [pc, #64]	; (8005208 <InitMenu+0x370>)
 80051c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80051c8:	c303      	stmia	r3!, {r0, r1}
 80051ca:	801a      	strh	r2, [r3, #0]
	strcpy(Menu2[4].Desc,"BACK");
 80051cc:	4b0f      	ldr	r3, [pc, #60]	; (800520c <InitMenu+0x374>)
 80051ce:	4a10      	ldr	r2, [pc, #64]	; (8005210 <InitMenu+0x378>)
 80051d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80051d4:	6018      	str	r0, [r3, #0]
 80051d6:	3304      	adds	r3, #4
 80051d8:	7019      	strb	r1, [r3, #0]

	for (uint8_t k=0;k<Menu3Size;k++){
 80051da:	2300      	movs	r3, #0
 80051dc:	737b      	strb	r3, [r7, #13]
 80051de:	e0bb      	b.n	8005358 <InitMenu+0x4c0>
 80051e0:	200076ec 	.word	0x200076ec
 80051e4:	20000000 	.word	0x20000000
 80051e8:	200075ce 	.word	0x200075ce
 80051ec:	200076f4 	.word	0x200076f4
 80051f0:	08014a04 	.word	0x08014a04
 80051f4:	2000772c 	.word	0x2000772c
 80051f8:	08014a0c 	.word	0x08014a0c
 80051fc:	20007764 	.word	0x20007764
 8005200:	08014a1c 	.word	0x08014a1c
 8005204:	2000779c 	.word	0x2000779c
 8005208:	08014a28 	.word	0x08014a28
 800520c:	200077d4 	.word	0x200077d4
 8005210:	08014a34 	.word	0x08014a34
			Menu3[k].X=eGap;
 8005214:	7b7a      	ldrb	r2, [r7, #13]
 8005216:	4967      	ldr	r1, [pc, #412]	; (80053b4 <InitMenu+0x51c>)
 8005218:	4613      	mov	r3, r2
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	1a9b      	subs	r3, r3, r2
 800521e:	00db      	lsls	r3, r3, #3
 8005220:	440b      	add	r3, r1
 8005222:	897a      	ldrh	r2, [r7, #10]
 8005224:	801a      	strh	r2, [r3, #0]
			Menu3[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 8005226:	88fb      	ldrh	r3, [r7, #6]
 8005228:	005a      	lsls	r2, r3, #1
 800522a:	893b      	ldrh	r3, [r7, #8]
 800522c:	4413      	add	r3, r2
 800522e:	4a62      	ldr	r2, [pc, #392]	; (80053b8 <InitMenu+0x520>)
 8005230:	88d2      	ldrh	r2, [r2, #6]
 8005232:	4413      	add	r3, r2
 8005234:	b29a      	uxth	r2, r3
 8005236:	7b7b      	ldrb	r3, [r7, #13]
 8005238:	b29b      	uxth	r3, r3
 800523a:	fb12 f303 	smulbb	r3, r2, r3
 800523e:	b299      	uxth	r1, r3
 8005240:	7b7a      	ldrb	r2, [r7, #13]
 8005242:	897b      	ldrh	r3, [r7, #10]
 8005244:	440b      	add	r3, r1
 8005246:	b298      	uxth	r0, r3
 8005248:	495a      	ldr	r1, [pc, #360]	; (80053b4 <InitMenu+0x51c>)
 800524a:	4613      	mov	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	1a9b      	subs	r3, r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	440b      	add	r3, r1
 8005254:	3302      	adds	r3, #2
 8005256:	4602      	mov	r2, r0
 8005258:	801a      	strh	r2, [r3, #0]
			Menu3[k].W=_width-2*eGap;
 800525a:	4b58      	ldr	r3, [pc, #352]	; (80053bc <InitMenu+0x524>)
 800525c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005260:	b299      	uxth	r1, r3
 8005262:	897b      	ldrh	r3, [r7, #10]
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	b29b      	uxth	r3, r3
 8005268:	7b7a      	ldrb	r2, [r7, #13]
 800526a:	1acb      	subs	r3, r1, r3
 800526c:	b298      	uxth	r0, r3
 800526e:	4951      	ldr	r1, [pc, #324]	; (80053b4 <InitMenu+0x51c>)
 8005270:	4613      	mov	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	00db      	lsls	r3, r3, #3
 8005278:	440b      	add	r3, r1
 800527a:	3304      	adds	r3, #4
 800527c:	4602      	mov	r2, r0
 800527e:	801a      	strh	r2, [r3, #0]
			Menu3[k].H=Font24.Height+2*vBord;
 8005280:	4b4d      	ldr	r3, [pc, #308]	; (80053b8 <InitMenu+0x520>)
 8005282:	88d9      	ldrh	r1, [r3, #6]
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	005b      	lsls	r3, r3, #1
 8005288:	b29b      	uxth	r3, r3
 800528a:	7b7a      	ldrb	r2, [r7, #13]
 800528c:	440b      	add	r3, r1
 800528e:	b298      	uxth	r0, r3
 8005290:	4948      	ldr	r1, [pc, #288]	; (80053b4 <InitMenu+0x51c>)
 8005292:	4613      	mov	r3, r2
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	440b      	add	r3, r1
 800529c:	3306      	adds	r3, #6
 800529e:	4602      	mov	r2, r0
 80052a0:	801a      	strh	r2, [r3, #0]
			Menu3[k].BkgUnsel=DD_BLUE;
 80052a2:	7b7a      	ldrb	r2, [r7, #13]
 80052a4:	4943      	ldr	r1, [pc, #268]	; (80053b4 <InitMenu+0x51c>)
 80052a6:	4613      	mov	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	440b      	add	r3, r1
 80052b0:	332a      	adds	r3, #42	; 0x2a
 80052b2:	2210      	movs	r2, #16
 80052b4:	801a      	strh	r2, [r3, #0]
			Menu3[k].BorUnsel=D_CYAN;
 80052b6:	7b7a      	ldrb	r2, [r7, #13]
 80052b8:	493e      	ldr	r1, [pc, #248]	; (80053b4 <InitMenu+0x51c>)
 80052ba:	4613      	mov	r3, r2
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	1a9b      	subs	r3, r3, r2
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	440b      	add	r3, r1
 80052c4:	332c      	adds	r3, #44	; 0x2c
 80052c6:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 80052ca:	801a      	strh	r2, [r3, #0]
			Menu3[k].InkUnsel=WHITE;
 80052cc:	7b7a      	ldrb	r2, [r7, #13]
 80052ce:	4939      	ldr	r1, [pc, #228]	; (80053b4 <InitMenu+0x51c>)
 80052d0:	4613      	mov	r3, r2
 80052d2:	00db      	lsls	r3, r3, #3
 80052d4:	1a9b      	subs	r3, r3, r2
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	440b      	add	r3, r1
 80052da:	332e      	adds	r3, #46	; 0x2e
 80052dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052e0:	801a      	strh	r2, [r3, #0]
			Menu3[k].BkgSel=ORANGE;
 80052e2:	7b7a      	ldrb	r2, [r7, #13]
 80052e4:	4933      	ldr	r1, [pc, #204]	; (80053b4 <InitMenu+0x51c>)
 80052e6:	4613      	mov	r3, r2
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	1a9b      	subs	r3, r3, r2
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	440b      	add	r3, r1
 80052f0:	3330      	adds	r3, #48	; 0x30
 80052f2:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 80052f6:	801a      	strh	r2, [r3, #0]
			Menu3[k].BorSel=YELLOW;
 80052f8:	7b7a      	ldrb	r2, [r7, #13]
 80052fa:	492e      	ldr	r1, [pc, #184]	; (80053b4 <InitMenu+0x51c>)
 80052fc:	4613      	mov	r3, r2
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	1a9b      	subs	r3, r3, r2
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	440b      	add	r3, r1
 8005306:	3332      	adds	r3, #50	; 0x32
 8005308:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800530c:	801a      	strh	r2, [r3, #0]
			Menu3[k].InkSel=WHITE;
 800530e:	7b7a      	ldrb	r2, [r7, #13]
 8005310:	4928      	ldr	r1, [pc, #160]	; (80053b4 <InitMenu+0x51c>)
 8005312:	4613      	mov	r3, r2
 8005314:	00db      	lsls	r3, r3, #3
 8005316:	1a9b      	subs	r3, r3, r2
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	440b      	add	r3, r1
 800531c:	3334      	adds	r3, #52	; 0x34
 800531e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005322:	801a      	strh	r2, [r3, #0]
			Menu3[k].font=Font24;
 8005324:	7b7a      	ldrb	r2, [r7, #13]
 8005326:	4923      	ldr	r1, [pc, #140]	; (80053b4 <InitMenu+0x51c>)
 8005328:	4613      	mov	r3, r2
 800532a:	00db      	lsls	r3, r3, #3
 800532c:	1a9b      	subs	r3, r3, r2
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	440b      	add	r3, r1
 8005332:	3318      	adds	r3, #24
 8005334:	4a20      	ldr	r2, [pc, #128]	; (80053b8 <InitMenu+0x520>)
 8005336:	3304      	adds	r3, #4
 8005338:	ca07      	ldmia	r2, {r0, r1, r2}
 800533a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			Menu3[k].fontSize=1;
 800533e:	7b7a      	ldrb	r2, [r7, #13]
 8005340:	491c      	ldr	r1, [pc, #112]	; (80053b4 <InitMenu+0x51c>)
 8005342:	4613      	mov	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	1a9b      	subs	r3, r3, r2
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	440b      	add	r3, r1
 800534c:	3328      	adds	r3, #40	; 0x28
 800534e:	2201      	movs	r2, #1
 8005350:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu3Size;k++){
 8005352:	7b7b      	ldrb	r3, [r7, #13]
 8005354:	3301      	adds	r3, #1
 8005356:	737b      	strb	r3, [r7, #13]
 8005358:	7b7b      	ldrb	r3, [r7, #13]
 800535a:	2b04      	cmp	r3, #4
 800535c:	f67f af5a 	bls.w	8005214 <InitMenu+0x37c>
		}
		strcpy(Menu3[0].Desc,"Attack");
 8005360:	4b17      	ldr	r3, [pc, #92]	; (80053c0 <InitMenu+0x528>)
 8005362:	4a18      	ldr	r2, [pc, #96]	; (80053c4 <InitMenu+0x52c>)
 8005364:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005368:	6018      	str	r0, [r3, #0]
 800536a:	3304      	adds	r3, #4
 800536c:	8019      	strh	r1, [r3, #0]
 800536e:	3302      	adds	r3, #2
 8005370:	0c0a      	lsrs	r2, r1, #16
 8005372:	701a      	strb	r2, [r3, #0]
		strcpy(Menu3[1].Desc,"Decay");
 8005374:	4b14      	ldr	r3, [pc, #80]	; (80053c8 <InitMenu+0x530>)
 8005376:	4a15      	ldr	r2, [pc, #84]	; (80053cc <InitMenu+0x534>)
 8005378:	e892 0003 	ldmia.w	r2, {r0, r1}
 800537c:	6018      	str	r0, [r3, #0]
 800537e:	3304      	adds	r3, #4
 8005380:	8019      	strh	r1, [r3, #0]
		strcpy(Menu3[2].Desc,"Sustain");
 8005382:	4b13      	ldr	r3, [pc, #76]	; (80053d0 <InitMenu+0x538>)
 8005384:	4a13      	ldr	r2, [pc, #76]	; (80053d4 <InitMenu+0x53c>)
 8005386:	e892 0003 	ldmia.w	r2, {r0, r1}
 800538a:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(Menu3[3].Desc,"Release");
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <InitMenu+0x540>)
 8005390:	4a12      	ldr	r2, [pc, #72]	; (80053dc <InitMenu+0x544>)
 8005392:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005396:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(Menu3[4].Desc,"BACK");
 800539a:	4b11      	ldr	r3, [pc, #68]	; (80053e0 <InitMenu+0x548>)
 800539c:	4a11      	ldr	r2, [pc, #68]	; (80053e4 <InitMenu+0x54c>)
 800539e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80053a2:	6018      	str	r0, [r3, #0]
 80053a4:	3304      	adds	r3, #4
 80053a6:	7019      	strb	r1, [r3, #0]


}
 80053a8:	bf00      	nop
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bc90      	pop	{r4, r7}
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	200075d4 	.word	0x200075d4
 80053b8:	20000000 	.word	0x20000000
 80053bc:	200075ce 	.word	0x200075ce
 80053c0:	200075dc 	.word	0x200075dc
 80053c4:	08014a3c 	.word	0x08014a3c
 80053c8:	20007614 	.word	0x20007614
 80053cc:	08014a44 	.word	0x08014a44
 80053d0:	2000764c 	.word	0x2000764c
 80053d4:	08014a4c 	.word	0x08014a4c
 80053d8:	20007684 	.word	0x20007684
 80053dc:	08014a54 	.word	0x08014a54
 80053e0:	200076bc 	.word	0x200076bc
 80053e4:	08014a34 	.word	0x08014a34

080053e8 <DrawMenuItem>:
 * 			function of the menu system: you shouldn't need to change it
 * @params  menuItem	menuitem structure to draw
 * 			selected	0 uses unselected colors
 * 						1 uses selected
 ***************************************************************************/
void DrawMenuItem(sMenuItem *item, uint8_t selected){
 80053e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053ec:	b08c      	sub	sp, #48	; 0x30
 80053ee:	af08      	add	r7, sp, #32
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	460b      	mov	r3, r1
 80053f4:	70fb      	strb	r3, [r7, #3]
uint16_t bor,bkg,ink;
	bor=(selected ? item->BorSel : item->BorUnsel);
 80053f6:	78fb      	ldrb	r3, [r7, #3]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d002      	beq.n	8005402 <DrawMenuItem+0x1a>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005400:	e001      	b.n	8005406 <DrawMenuItem+0x1e>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005406:	81fb      	strh	r3, [r7, #14]
	bkg=(selected ? item->BkgSel : item->BkgUnsel);
 8005408:	78fb      	ldrb	r3, [r7, #3]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <DrawMenuItem+0x2c>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8005412:	e001      	b.n	8005418 <DrawMenuItem+0x30>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005418:	81bb      	strh	r3, [r7, #12]
	ink=(selected ? item->InkSel : item->InkUnsel);
 800541a:	78fb      	ldrb	r3, [r7, #3]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <DrawMenuItem+0x3e>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8005424:	e001      	b.n	800542a <DrawMenuItem+0x42>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800542a:	817b      	strh	r3, [r7, #10]
	Displ_CString(item->X, item->Y, item->X+item->W-1, item->Y+item->H-1,item->Desc,item->font,item->fontSize,ink,bkg);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	881e      	ldrh	r6, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	881a      	ldrh	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	889b      	ldrh	r3, [r3, #4]
 800543e:	4413      	add	r3, r2
 8005440:	b29b      	uxth	r3, r3
 8005442:	3b01      	subs	r3, #1
 8005444:	fa1f fe83 	uxth.w	lr, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	885a      	ldrh	r2, [r3, #2]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	88db      	ldrh	r3, [r3, #6]
 8005450:	4413      	add	r3, r2
 8005452:	b29b      	uxth	r3, r3
 8005454:	3b01      	subs	r3, #1
 8005456:	fa1f f883 	uxth.w	r8, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f103 0508 	add.w	r5, r3, #8
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005466:	89ba      	ldrh	r2, [r7, #12]
 8005468:	9206      	str	r2, [sp, #24]
 800546a:	897a      	ldrh	r2, [r7, #10]
 800546c:	9205      	str	r2, [sp, #20]
 800546e:	9304      	str	r3, [sp, #16]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	ac01      	add	r4, sp, #4
 8005474:	331c      	adds	r3, #28
 8005476:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800547a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800547e:	9500      	str	r5, [sp, #0]
 8005480:	4643      	mov	r3, r8
 8005482:	4672      	mov	r2, lr
 8005484:	4661      	mov	r1, ip
 8005486:	4630      	mov	r0, r6
 8005488:	f7ff fbc6 	bl	8004c18 <Displ_CString>
	Displ_Border(item->X, item->Y, item->W, item->H,1,bor);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	881b      	ldrh	r3, [r3, #0]
 8005490:	b218      	sxth	r0, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	885b      	ldrh	r3, [r3, #2]
 8005496:	b219      	sxth	r1, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	889b      	ldrh	r3, [r3, #4]
 800549c:	b21a      	sxth	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	88db      	ldrh	r3, [r3, #6]
 80054a2:	b21c      	sxth	r4, r3
 80054a4:	89fb      	ldrh	r3, [r7, #14]
 80054a6:	9301      	str	r3, [sp, #4]
 80054a8:	2301      	movs	r3, #1
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	4623      	mov	r3, r4
 80054ae:	f7ff f882 	bl	80045b6 <Displ_Border>
}
 80054b2:	bf00      	nop
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080054bc <DrawMenu>:
 * @brief 	full menu drawing
 * 			function of the menu system: you shouldn't need to change it
 * @params  menu		structure to check
 * 			menusize	number of elements into menu
 ***************************************************************************/
void DrawMenu(sMenuItem *menu,uint8_t menusize){
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	460b      	mov	r3, r1
 80054c6:	70fb      	strb	r3, [r7, #3]
uint8_t k;

	Displ_CLS(BLACK);
 80054c8:	2000      	movs	r0, #0
 80054ca:	f7fe fd8d 	bl	8003fe8 <Displ_CLS>
	for (k=0;k<menusize;k++){
 80054ce:	2300      	movs	r3, #0
 80054d0:	73fb      	strb	r3, [r7, #15]
 80054d2:	e00e      	b.n	80054f2 <DrawMenu+0x36>
		DrawMenuItem(&menu[k], 0);
 80054d4:	7bfa      	ldrb	r2, [r7, #15]
 80054d6:	4613      	mov	r3, r2
 80054d8:	00db      	lsls	r3, r3, #3
 80054da:	1a9b      	subs	r3, r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	461a      	mov	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4413      	add	r3, r2
 80054e4:	2100      	movs	r1, #0
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7ff ff7e 	bl	80053e8 <DrawMenuItem>
	for (k=0;k<menusize;k++){
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
 80054ee:	3301      	adds	r3, #1
 80054f0:	73fb      	strb	r3, [r7, #15]
 80054f2:	7bfa      	ldrb	r2, [r7, #15]
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d3ec      	bcc.n	80054d4 <DrawMenu+0x18>
	}
}
 80054fa:	bf00      	nop
 80054fc:	bf00      	nop
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <UpdateMenuItem>:

	Touch_WaitForUntouch(0);
	return result;
}

void UpdateMenuItem(sMenuItem menu[], int itemIndex, int isSelected) {
 8005504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005506:	b08f      	sub	sp, #60	; 0x3c
 8005508:	af06      	add	r7, sp, #24
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
    if (itemIndex < 0) return; // Basic check to avoid invalid index
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	f2c0 809a 	blt.w	800564c <UpdateMenuItem+0x148>

    sMenuItem *item = &menu[itemIndex]; // Pointer to the menu item to be updated
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	4613      	mov	r3, r2
 800551c:	00db      	lsls	r3, r3, #3
 800551e:	1a9b      	subs	r3, r3, r2
 8005520:	00db      	lsls	r3, r3, #3
 8005522:	461a      	mov	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	4413      	add	r3, r2
 8005528:	61fb      	str	r3, [r7, #28]

    // Determine the colors based on the selection status
    uint16_t backgroundColor = isSelected ? item->BkgSel : item->BkgUnsel;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <UpdateMenuItem+0x32>
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8005534:	e001      	b.n	800553a <UpdateMenuItem+0x36>
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553a:	837b      	strh	r3, [r7, #26]
    uint16_t borderColor = isSelected ? item->BorSel : item->BorUnsel;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d002      	beq.n	8005548 <UpdateMenuItem+0x44>
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005546:	e001      	b.n	800554c <UpdateMenuItem+0x48>
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800554c:	833b      	strh	r3, [r7, #24]
    uint16_t textColor = isSelected ? item->InkSel : item->InkUnsel;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <UpdateMenuItem+0x56>
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8005558:	e001      	b.n	800555e <UpdateMenuItem+0x5a>
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800555e:	82fb      	strh	r3, [r7, #22]

    // Draw the rounded rectangle background
    Displ_fillRoundRect(item->X, item->Y, item->W, item->H, 5, backgroundColor); // Assuming a radius of 5 for rounded corners
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	881b      	ldrh	r3, [r3, #0]
 8005564:	b218      	sxth	r0, r3
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	885b      	ldrh	r3, [r3, #2]
 800556a:	b219      	sxth	r1, r3
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	889b      	ldrh	r3, [r3, #4]
 8005570:	b21a      	sxth	r2, r3
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	88db      	ldrh	r3, [r3, #6]
 8005576:	b21c      	sxth	r4, r3
 8005578:	8b7b      	ldrh	r3, [r7, #26]
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	2305      	movs	r3, #5
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	4623      	mov	r3, r4
 8005582:	f7ff fa94 	bl	8004aae <Displ_fillRoundRect>

    // Draw the border around the item
    Displ_drawRoundRect(item->X, item->Y, item->W, item->H, 5, borderColor);
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	881b      	ldrh	r3, [r3, #0]
 800558a:	b218      	sxth	r0, r3
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	885b      	ldrh	r3, [r3, #2]
 8005590:	b219      	sxth	r1, r3
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	889b      	ldrh	r3, [r3, #4]
 8005596:	b21a      	sxth	r2, r3
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	88db      	ldrh	r3, [r3, #6]
 800559c:	b21c      	sxth	r4, r3
 800559e:	8b3b      	ldrh	r3, [r7, #24]
 80055a0:	9301      	str	r3, [sp, #4]
 80055a2:	2305      	movs	r3, #5
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	4623      	mov	r3, r4
 80055a8:	f7ff f98c 	bl	80048c4 <Displ_drawRoundRect>

    // Draw the text centered within the rectangle
    uint16_t textWidth = strlen(item->Desc) * item->font.Width * item->fontSize;
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	3308      	adds	r3, #8
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fa fe0d 	bl	80001d0 <strlen>
 80055b6:	4603      	mov	r3, r0
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	8c1b      	ldrh	r3, [r3, #32]
 80055be:	fb12 f303 	smulbb	r3, r2, r3
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	fb12 f303 	smulbb	r3, r2, r3
 80055d0:	82bb      	strh	r3, [r7, #20]
    uint16_t textX = item->X + (item->W - textWidth) / 2;
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	881a      	ldrh	r2, [r3, #0]
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	889b      	ldrh	r3, [r3, #4]
 80055da:	4619      	mov	r1, r3
 80055dc:	8abb      	ldrh	r3, [r7, #20]
 80055de:	1acb      	subs	r3, r1, r3
 80055e0:	0fd9      	lsrs	r1, r3, #31
 80055e2:	440b      	add	r3, r1
 80055e4:	105b      	asrs	r3, r3, #1
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	4413      	add	r3, r2
 80055ea:	827b      	strh	r3, [r7, #18]
    uint16_t textY = item->Y + (item->H - item->font.Height * item->fontSize) / 2;
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	885a      	ldrh	r2, [r3, #2]
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	88db      	ldrh	r3, [r3, #6]
 80055f4:	4619      	mov	r1, r3
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80055fa:	4618      	mov	r0, r3
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005602:	fb00 f303 	mul.w	r3, r0, r3
 8005606:	1acb      	subs	r3, r1, r3
 8005608:	0fd9      	lsrs	r1, r3, #31
 800560a:	440b      	add	r3, r1
 800560c:	105b      	asrs	r3, r3, #1
 800560e:	b29b      	uxth	r3, r3
 8005610:	4413      	add	r3, r2
 8005612:	823b      	strh	r3, [r7, #16]
    Displ_WString(textX, textY, item->Desc, item->font, item->fontSize, textColor, backgroundColor);
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f103 0608 	add.w	r6, r3, #8
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	8a3d      	ldrh	r5, [r7, #16]
 8005624:	8a7c      	ldrh	r4, [r7, #18]
 8005626:	8b79      	ldrh	r1, [r7, #26]
 8005628:	9104      	str	r1, [sp, #16]
 800562a:	8af9      	ldrh	r1, [r7, #22]
 800562c:	9103      	str	r1, [sp, #12]
 800562e:	9202      	str	r2, [sp, #8]
 8005630:	46ec      	mov	ip, sp
 8005632:	f103 0220 	add.w	r2, r3, #32
 8005636:	e892 0003 	ldmia.w	r2, {r0, r1}
 800563a:	e88c 0003 	stmia.w	ip, {r0, r1}
 800563e:	69db      	ldr	r3, [r3, #28]
 8005640:	4632      	mov	r2, r6
 8005642:	4629      	mov	r1, r5
 8005644:	4620      	mov	r0, r4
 8005646:	f7ff faa7 	bl	8004b98 <Displ_WString>
 800564a:	e000      	b.n	800564e <UpdateMenuItem+0x14a>
    if (itemIndex < 0) return; // Basic check to avoid invalid index
 800564c:	bf00      	nop
}
 800564e:	3724      	adds	r7, #36	; 0x24
 8005650:	46bd      	mov	sp, r7
 8005652:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005654 <RunMenu1>:
extern volatile int Scale_counter;
extern volatile int SCL_BACK;
extern volatile int menu_counter;
extern volatile int menu2_counter;
extern volatile int menu3_counter;
void RunMenu1(int menu_counter, int button_pressed){
 8005654:	b580      	push	{r7, lr}
 8005656:	b088      	sub	sp, #32
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]


	 static uint8_t itemSelected[3] = {0}; // Static array to keep track of the selection state
	    // Loop through all items and update their selection state
	    for (int i = 0; i < 3; i++) {
 800565e:	2300      	movs	r3, #0
 8005660:	61fb      	str	r3, [r7, #28]
 8005662:	e027      	b.n	80056b4 <RunMenu1+0x60>
	        if (i == menu_counter) {
 8005664:	69fa      	ldr	r2, [r7, #28]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	429a      	cmp	r2, r3
 800566a:	d110      	bne.n	800568e <RunMenu1+0x3a>
	            if (itemSelected[i] == 0) { // If it is not already selected
 800566c:	4a56      	ldr	r2, [pc, #344]	; (80057c8 <RunMenu1+0x174>)
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	4413      	add	r3, r2
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d11a      	bne.n	80056ae <RunMenu1+0x5a>
	                UpdateMenuItem(Menu1, i, 1); // Set to selected
 8005678:	2201      	movs	r2, #1
 800567a:	69f9      	ldr	r1, [r7, #28]
 800567c:	4853      	ldr	r0, [pc, #332]	; (80057cc <RunMenu1+0x178>)
 800567e:	f7ff ff41 	bl	8005504 <UpdateMenuItem>
	                itemSelected[i] = 1; // Update the state to selected
 8005682:	4a51      	ldr	r2, [pc, #324]	; (80057c8 <RunMenu1+0x174>)
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	4413      	add	r3, r2
 8005688:	2201      	movs	r2, #1
 800568a:	701a      	strb	r2, [r3, #0]
 800568c:	e00f      	b.n	80056ae <RunMenu1+0x5a>
	            }
	        } else {
	            if (itemSelected[i] != 0) { // If it is not already unselected
 800568e:	4a4e      	ldr	r2, [pc, #312]	; (80057c8 <RunMenu1+0x174>)
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	4413      	add	r3, r2
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d009      	beq.n	80056ae <RunMenu1+0x5a>
	                UpdateMenuItem(Menu1, i, 0); // Set to unselected
 800569a:	2200      	movs	r2, #0
 800569c:	69f9      	ldr	r1, [r7, #28]
 800569e:	484b      	ldr	r0, [pc, #300]	; (80057cc <RunMenu1+0x178>)
 80056a0:	f7ff ff30 	bl	8005504 <UpdateMenuItem>
	                itemSelected[i] = 0; // Update the state to unselected
 80056a4:	4a48      	ldr	r2, [pc, #288]	; (80057c8 <RunMenu1+0x174>)
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	4413      	add	r3, r2
 80056aa:	2200      	movs	r2, #0
 80056ac:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < 3; i++) {
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	3301      	adds	r3, #1
 80056b2:	61fb      	str	r3, [r7, #28]
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	ddd4      	ble.n	8005664 <RunMenu1+0x10>
	            }
	        }
	    }

	    // Handle special cases like touches outside the menu items
	    if(button_pressed == 1){
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d17e      	bne.n	80057be <RunMenu1+0x16a>
	    	button_pressed = 0;
 80056c0:	2300      	movs	r3, #0
 80056c2:	603b      	str	r3, [r7, #0]
	    	char str[16];
	    	switch (menu_counter) {
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d034      	beq.n	8005734 <RunMenu1+0xe0>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	dc75      	bgt.n	80057bc <RunMenu1+0x168>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <RunMenu1+0x8a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d017      	beq.n	800570c <RunMenu1+0xb8>
	        		float SCL = Scale_counter/10.0;
	        		set_scale(SCL);
	        		SCL_BACK = 0;
	        		Scale_running = 0;
	        	default:
	        		break;
 80056dc:	e06e      	b.n	80057bc <RunMenu1+0x168>
	        		menu2_running = 1;
 80056de:	4b3c      	ldr	r3, [pc, #240]	; (80057d0 <RunMenu1+0x17c>)
 80056e0:	2201      	movs	r2, #1
 80056e2:	601a      	str	r2, [r3, #0]
	        	    menu1_running = 0;
 80056e4:	4b3b      	ldr	r3, [pc, #236]	; (80057d4 <RunMenu1+0x180>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	601a      	str	r2, [r3, #0]
	        	    menu2_counter = 0;
 80056ea:	4b3b      	ldr	r3, [pc, #236]	; (80057d8 <RunMenu1+0x184>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
	        	    itemSelected[0] = 0;
 80056f0:	4b35      	ldr	r3, [pc, #212]	; (80057c8 <RunMenu1+0x174>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	701a      	strb	r2, [r3, #0]
	        	    DrawMenu(Menu2,	(sizeof(Menu2)/sizeof(Menu2[0])));
 80056f6:	2105      	movs	r1, #5
 80056f8:	4838      	ldr	r0, [pc, #224]	; (80057dc <RunMenu1+0x188>)
 80056fa:	f7ff fedf 	bl	80054bc <DrawMenu>
	        		RunMenu2(menu2_counter, button_pressed);
 80056fe:	4b36      	ldr	r3, [pc, #216]	; (80057d8 <RunMenu1+0x184>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6839      	ldr	r1, [r7, #0]
 8005704:	4618      	mov	r0, r3
 8005706:	f000 f87f 	bl	8005808 <RunMenu2>
	        		break;
 800570a:	e058      	b.n	80057be <RunMenu1+0x16a>
	        		menu3_running = 1;
 800570c:	4b34      	ldr	r3, [pc, #208]	; (80057e0 <RunMenu1+0x18c>)
 800570e:	2201      	movs	r2, #1
 8005710:	601a      	str	r2, [r3, #0]
	        		menu1_running = 0;
 8005712:	4b30      	ldr	r3, [pc, #192]	; (80057d4 <RunMenu1+0x180>)
 8005714:	2200      	movs	r2, #0
 8005716:	601a      	str	r2, [r3, #0]
	        		menu3_counter = 0;
 8005718:	4b32      	ldr	r3, [pc, #200]	; (80057e4 <RunMenu1+0x190>)
 800571a:	2200      	movs	r2, #0
 800571c:	601a      	str	r2, [r3, #0]
	        		DrawMenu(Menu3,	(sizeof(Menu3)/sizeof(Menu3[0])));
 800571e:	2105      	movs	r1, #5
 8005720:	4831      	ldr	r0, [pc, #196]	; (80057e8 <RunMenu1+0x194>)
 8005722:	f7ff fecb 	bl	80054bc <DrawMenu>
	        		RunMenu3(menu3_counter, button_pressed);
 8005726:	4b2f      	ldr	r3, [pc, #188]	; (80057e4 <RunMenu1+0x190>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6839      	ldr	r1, [r7, #0]
 800572c:	4618      	mov	r0, r3
 800572e:	f000 f9b9 	bl	8005aa4 <RunMenu3>
	        		break;
 8005732:	e044      	b.n	80057be <RunMenu1+0x16a>
	        		Scale_running = 1;
 8005734:	4b2d      	ldr	r3, [pc, #180]	; (80057ec <RunMenu1+0x198>)
 8005736:	2201      	movs	r2, #1
 8005738:	601a      	str	r2, [r3, #0]
	        		while(SCL_BACK == 0){
 800573a:	e01f      	b.n	800577c <RunMenu1+0x128>
	        		if(Scale_counter==10){
 800573c:	4b2c      	ldr	r3, [pc, #176]	; (80057f0 <RunMenu1+0x19c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2b0a      	cmp	r3, #10
 8005742:	d105      	bne.n	8005750 <RunMenu1+0xfc>
	        			strcpy(Menu1[2].Desc,"SCL: 1.0");
 8005744:	4b2b      	ldr	r3, [pc, #172]	; (80057f4 <RunMenu1+0x1a0>)
 8005746:	4a2c      	ldr	r2, [pc, #176]	; (80057f8 <RunMenu1+0x1a4>)
 8005748:	ca07      	ldmia	r2, {r0, r1, r2}
 800574a:	c303      	stmia	r3!, {r0, r1}
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	e00d      	b.n	800576c <RunMenu1+0x118>
	        			sprintf(str, "SCL: 0.%d", Scale_counter);
 8005750:	4b27      	ldr	r3, [pc, #156]	; (80057f0 <RunMenu1+0x19c>)
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	f107 0308 	add.w	r3, r7, #8
 8005758:	4928      	ldr	r1, [pc, #160]	; (80057fc <RunMenu1+0x1a8>)
 800575a:	4618      	mov	r0, r3
 800575c:	f00e f8b2 	bl	80138c4 <siprintf>
	        			strcpy(Menu1[2].Desc,str);
 8005760:	f107 0308 	add.w	r3, r7, #8
 8005764:	4619      	mov	r1, r3
 8005766:	4823      	ldr	r0, [pc, #140]	; (80057f4 <RunMenu1+0x1a0>)
 8005768:	f00e f8cc 	bl	8013904 <strcpy>
	        			UpdateMenuItem(Menu1, 2, 1);
 800576c:	2201      	movs	r2, #1
 800576e:	2102      	movs	r1, #2
 8005770:	4816      	ldr	r0, [pc, #88]	; (80057cc <RunMenu1+0x178>)
 8005772:	f7ff fec7 	bl	8005504 <UpdateMenuItem>
	        			HAL_Delay(50);
 8005776:	2032      	movs	r0, #50	; 0x32
 8005778:	f001 faa4 	bl	8006cc4 <HAL_Delay>
	        		while(SCL_BACK == 0){
 800577c:	4b20      	ldr	r3, [pc, #128]	; (8005800 <RunMenu1+0x1ac>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0db      	beq.n	800573c <RunMenu1+0xe8>
	        		float SCL = Scale_counter/10.0;
 8005784:	4b1a      	ldr	r3, [pc, #104]	; (80057f0 <RunMenu1+0x19c>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4618      	mov	r0, r3
 800578a:	f7fa fecb 	bl	8000524 <__aeabi_i2d>
 800578e:	f04f 0200 	mov.w	r2, #0
 8005792:	4b1c      	ldr	r3, [pc, #112]	; (8005804 <RunMenu1+0x1b0>)
 8005794:	f7fb f85a 	bl	800084c <__aeabi_ddiv>
 8005798:	4602      	mov	r2, r0
 800579a:	460b      	mov	r3, r1
 800579c:	4610      	mov	r0, r2
 800579e:	4619      	mov	r1, r3
 80057a0:	f7fb fa02 	bl	8000ba8 <__aeabi_d2f>
 80057a4:	4603      	mov	r3, r0
 80057a6:	61bb      	str	r3, [r7, #24]
	        		set_scale(SCL);
 80057a8:	ed97 0a06 	vldr	s0, [r7, #24]
 80057ac:	f7fd fad8 	bl	8002d60 <set_scale>
	        		SCL_BACK = 0;
 80057b0:	4b13      	ldr	r3, [pc, #76]	; (8005800 <RunMenu1+0x1ac>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
	        		Scale_running = 0;
 80057b6:	4b0d      	ldr	r3, [pc, #52]	; (80057ec <RunMenu1+0x198>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
	        		break;
 80057bc:	bf00      	nop
	    	}
	    }


}
 80057be:	bf00      	nop
 80057c0:	3720      	adds	r7, #32
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20005980 	.word	0x20005980
 80057cc:	20007804 	.word	0x20007804
 80057d0:	2000012c 	.word	0x2000012c
 80057d4:	20000010 	.word	0x20000010
 80057d8:	20000110 	.word	0x20000110
 80057dc:	200076ec 	.word	0x200076ec
 80057e0:	20000130 	.word	0x20000130
 80057e4:	20000114 	.word	0x20000114
 80057e8:	200075d4 	.word	0x200075d4
 80057ec:	20000144 	.word	0x20000144
 80057f0:	20000128 	.word	0x20000128
 80057f4:	2000787c 	.word	0x2000787c
 80057f8:	08014a5c 	.word	0x08014a5c
 80057fc:	08014a68 	.word	0x08014a68
 8005800:	2000015c 	.word	0x2000015c
 8005804:	40240000 	.word	0x40240000

08005808 <RunMenu2>:
 * 		  0-253 	the menu item chosen
 * 		  254 		kdisplay was clicked outside items menu area
 * 		  255		ther was no touch on the menu
 * 		  after any actions repeat menu unless there is a specific "return"
 ******************************************************/
void RunMenu2(int menu2_counter, int button_pressed){
 8005808:	b590      	push	{r4, r7, lr}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
	//DrawMenu(Menu2,	(sizeof(Menu2)/sizeof(Menu2[0])));
	static uint8_t itemSelected[5] = {0}; // Static array to keep track of the selection state
	    // Loop through all items and update their selection state
	    for (int i = 0; i < 5; i++) {
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	e027      	b.n	8005868 <RunMenu2+0x60>
	        if (i == menu2_counter) {
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	429a      	cmp	r2, r3
 800581e:	d110      	bne.n	8005842 <RunMenu2+0x3a>
	            if (itemSelected[i] == 0) { // If it is not already selected
 8005820:	4a8a      	ldr	r2, [pc, #552]	; (8005a4c <RunMenu2+0x244>)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	4413      	add	r3, r2
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d11a      	bne.n	8005862 <RunMenu2+0x5a>
	                UpdateMenuItem(Menu2, i, 1); // Set to selected
 800582c:	2201      	movs	r2, #1
 800582e:	68f9      	ldr	r1, [r7, #12]
 8005830:	4887      	ldr	r0, [pc, #540]	; (8005a50 <RunMenu2+0x248>)
 8005832:	f7ff fe67 	bl	8005504 <UpdateMenuItem>
	                itemSelected[i] = 1; // Update the state to selected
 8005836:	4a85      	ldr	r2, [pc, #532]	; (8005a4c <RunMenu2+0x244>)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4413      	add	r3, r2
 800583c:	2201      	movs	r2, #1
 800583e:	701a      	strb	r2, [r3, #0]
 8005840:	e00f      	b.n	8005862 <RunMenu2+0x5a>
	            }
	        } else {
	            if (itemSelected[i] != 0) { // If it is not already unselected
 8005842:	4a82      	ldr	r2, [pc, #520]	; (8005a4c <RunMenu2+0x244>)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	4413      	add	r3, r2
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d009      	beq.n	8005862 <RunMenu2+0x5a>
	                UpdateMenuItem(Menu2, i, 0); // Set to unselected
 800584e:	2200      	movs	r2, #0
 8005850:	68f9      	ldr	r1, [r7, #12]
 8005852:	487f      	ldr	r0, [pc, #508]	; (8005a50 <RunMenu2+0x248>)
 8005854:	f7ff fe56 	bl	8005504 <UpdateMenuItem>
	                itemSelected[i] = 0; // Update the state to unselected
 8005858:	4a7c      	ldr	r2, [pc, #496]	; (8005a4c <RunMenu2+0x244>)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	4413      	add	r3, r2
 800585e:	2200      	movs	r2, #0
 8005860:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < 5; i++) {
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	3301      	adds	r3, #1
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b04      	cmp	r3, #4
 800586c:	ddd4      	ble.n	8005818 <RunMenu2+0x10>
	            }
	        }
	    }

	    if(button_pressed == 1){
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b01      	cmp	r3, #1
 8005872:	f040 80e4 	bne.w	8005a3e <RunMenu2+0x236>

	    	    	switch (menu2_counter) {
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b04      	cmp	r3, #4
 800587a:	f200 80e2 	bhi.w	8005a42 <RunMenu2+0x23a>
 800587e:	a201      	add	r2, pc, #4	; (adr r2, 8005884 <RunMenu2+0x7c>)
 8005880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005884:	08005899 	.word	0x08005899
 8005888:	080058f7 	.word	0x080058f7
 800588c:	08005957 	.word	0x08005957
 8005890:	080059b5 	.word	0x080059b5
 8005894:	08005a17 	.word	0x08005a17
	    	        	case 0: // Sine Wave
	    	        		x = x%2;
 8005898:	4b6e      	ldr	r3, [pc, #440]	; (8005a54 <RunMenu2+0x24c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	bfb8      	it	lt
 80058a4:	425b      	neglt	r3, r3
 80058a6:	4a6b      	ldr	r2, [pc, #428]	; (8005a54 <RunMenu2+0x24c>)
 80058a8:	6013      	str	r3, [r2, #0]
	    	        		if(x==0){
 80058aa:	4b6a      	ldr	r3, [pc, #424]	; (8005a54 <RunMenu2+0x24c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10d      	bne.n	80058ce <RunMenu2+0xc6>
	    	        			strcpy(Menu2[0].Desc,"Sine Off");
 80058b2:	4b69      	ldr	r3, [pc, #420]	; (8005a58 <RunMenu2+0x250>)
 80058b4:	4a69      	ldr	r2, [pc, #420]	; (8005a5c <RunMenu2+0x254>)
 80058b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80058b8:	c303      	stmia	r3!, {r0, r1}
 80058ba:	701a      	strb	r2, [r3, #0]
	    	        			UpdateMenuItem(Menu2, 0, 1);
 80058bc:	2201      	movs	r2, #1
 80058be:	2100      	movs	r1, #0
 80058c0:	4863      	ldr	r0, [pc, #396]	; (8005a50 <RunMenu2+0x248>)
 80058c2:	f7ff fe1f 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(0);
 80058c6:	2000      	movs	r0, #0
 80058c8:	f7fd f996 	bl	8002bf8 <set_wave>
 80058cc:	e00d      	b.n	80058ea <RunMenu2+0xe2>
	    	        		}
	    	        		else{
	    	        			strcpy(Menu2[0].Desc,"Sine On");
 80058ce:	4b62      	ldr	r3, [pc, #392]	; (8005a58 <RunMenu2+0x250>)
 80058d0:	4a63      	ldr	r2, [pc, #396]	; (8005a60 <RunMenu2+0x258>)
 80058d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80058d6:	e883 0003 	stmia.w	r3, {r0, r1}
	    	        			UpdateMenuItem(Menu2, 0, 1);
 80058da:	2201      	movs	r2, #1
 80058dc:	2100      	movs	r1, #0
 80058de:	485c      	ldr	r0, [pc, #368]	; (8005a50 <RunMenu2+0x248>)
 80058e0:	f7ff fe10 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(1);
 80058e4:	2001      	movs	r0, #1
 80058e6:	f7fd f987 	bl	8002bf8 <set_wave>
	    	        		}
	    	        		x++;
 80058ea:	4b5a      	ldr	r3, [pc, #360]	; (8005a54 <RunMenu2+0x24c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	3301      	adds	r3, #1
 80058f0:	4a58      	ldr	r2, [pc, #352]	; (8005a54 <RunMenu2+0x24c>)
 80058f2:	6013      	str	r3, [r2, #0]
	    	        		break;
 80058f4:	e0a6      	b.n	8005a44 <RunMenu2+0x23c>
	    	        	case 1: // Semi_Sine Wave
	    	        		y = y%2;
 80058f6:	4b5b      	ldr	r3, [pc, #364]	; (8005a64 <RunMenu2+0x25c>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	bfb8      	it	lt
 8005902:	425b      	neglt	r3, r3
 8005904:	4a57      	ldr	r2, [pc, #348]	; (8005a64 <RunMenu2+0x25c>)
 8005906:	6013      	str	r3, [r2, #0]
	    	        		if(y==0){
 8005908:	4b56      	ldr	r3, [pc, #344]	; (8005a64 <RunMenu2+0x25c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10e      	bne.n	800592e <RunMenu2+0x126>
	    	        			strcpy(Menu2[1].Desc,"Semi_Sine Off");
 8005910:	4a55      	ldr	r2, [pc, #340]	; (8005a68 <RunMenu2+0x260>)
 8005912:	4b56      	ldr	r3, [pc, #344]	; (8005a6c <RunMenu2+0x264>)
 8005914:	4614      	mov	r4, r2
 8005916:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005918:	c407      	stmia	r4!, {r0, r1, r2}
 800591a:	8023      	strh	r3, [r4, #0]
	    	        			UpdateMenuItem(Menu2, 1, 1);
 800591c:	2201      	movs	r2, #1
 800591e:	2101      	movs	r1, #1
 8005920:	484b      	ldr	r0, [pc, #300]	; (8005a50 <RunMenu2+0x248>)
 8005922:	f7ff fdef 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(4);
 8005926:	2004      	movs	r0, #4
 8005928:	f7fd f966 	bl	8002bf8 <set_wave>
 800592c:	e00d      	b.n	800594a <RunMenu2+0x142>
	    	        		}
	    	        		else{
	    	        			strcpy(Menu2[1].Desc,"Semi_Sine On");
 800592e:	4a4e      	ldr	r2, [pc, #312]	; (8005a68 <RunMenu2+0x260>)
 8005930:	4b4f      	ldr	r3, [pc, #316]	; (8005a70 <RunMenu2+0x268>)
 8005932:	4614      	mov	r4, r2
 8005934:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005936:	c407      	stmia	r4!, {r0, r1, r2}
 8005938:	7023      	strb	r3, [r4, #0]
	    	        			UpdateMenuItem(Menu2, 1, 1);
 800593a:	2201      	movs	r2, #1
 800593c:	2101      	movs	r1, #1
 800593e:	4844      	ldr	r0, [pc, #272]	; (8005a50 <RunMenu2+0x248>)
 8005940:	f7ff fde0 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(1);
 8005944:	2001      	movs	r0, #1
 8005946:	f7fd f957 	bl	8002bf8 <set_wave>
	    	        		}
	    	        		y++;
 800594a:	4b46      	ldr	r3, [pc, #280]	; (8005a64 <RunMenu2+0x25c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3301      	adds	r3, #1
 8005950:	4a44      	ldr	r2, [pc, #272]	; (8005a64 <RunMenu2+0x25c>)
 8005952:	6013      	str	r3, [r2, #0]
	    	        		break;
 8005954:	e076      	b.n	8005a44 <RunMenu2+0x23c>
	    	        	case 2: // Triangle Wave
	    	        		z = z%2;
 8005956:	4b47      	ldr	r3, [pc, #284]	; (8005a74 <RunMenu2+0x26c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	f003 0301 	and.w	r3, r3, #1
 8005960:	bfb8      	it	lt
 8005962:	425b      	neglt	r3, r3
 8005964:	4a43      	ldr	r2, [pc, #268]	; (8005a74 <RunMenu2+0x26c>)
 8005966:	6013      	str	r3, [r2, #0]
	    	        		if(z==0){
 8005968:	4b42      	ldr	r3, [pc, #264]	; (8005a74 <RunMenu2+0x26c>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10e      	bne.n	800598e <RunMenu2+0x186>
	    	        			strcpy(Menu2[2].Desc,"Triangle Off");
 8005970:	4a41      	ldr	r2, [pc, #260]	; (8005a78 <RunMenu2+0x270>)
 8005972:	4b42      	ldr	r3, [pc, #264]	; (8005a7c <RunMenu2+0x274>)
 8005974:	4614      	mov	r4, r2
 8005976:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005978:	c407      	stmia	r4!, {r0, r1, r2}
 800597a:	7023      	strb	r3, [r4, #0]
	    	        			UpdateMenuItem(Menu2, 2, 1);
 800597c:	2201      	movs	r2, #1
 800597e:	2102      	movs	r1, #2
 8005980:	4833      	ldr	r0, [pc, #204]	; (8005a50 <RunMenu2+0x248>)
 8005982:	f7ff fdbf 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(3);
 8005986:	2003      	movs	r0, #3
 8005988:	f7fd f936 	bl	8002bf8 <set_wave>
 800598c:	e00c      	b.n	80059a8 <RunMenu2+0x1a0>
	    	        		}
	    	        		else{
								strcpy(Menu2[2].Desc,"Triangle On");
 800598e:	4b3a      	ldr	r3, [pc, #232]	; (8005a78 <RunMenu2+0x270>)
 8005990:	4a3b      	ldr	r2, [pc, #236]	; (8005a80 <RunMenu2+0x278>)
 8005992:	ca07      	ldmia	r2, {r0, r1, r2}
 8005994:	e883 0007 	stmia.w	r3, {r0, r1, r2}
								UpdateMenuItem(Menu2, 2, 1);
 8005998:	2201      	movs	r2, #1
 800599a:	2102      	movs	r1, #2
 800599c:	482c      	ldr	r0, [pc, #176]	; (8005a50 <RunMenu2+0x248>)
 800599e:	f7ff fdb1 	bl	8005504 <UpdateMenuItem>
								set_wave(1);
 80059a2:	2001      	movs	r0, #1
 80059a4:	f7fd f928 	bl	8002bf8 <set_wave>
	    	        		}
	    	        		z++;
 80059a8:	4b32      	ldr	r3, [pc, #200]	; (8005a74 <RunMenu2+0x26c>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3301      	adds	r3, #1
 80059ae:	4a31      	ldr	r2, [pc, #196]	; (8005a74 <RunMenu2+0x26c>)
 80059b0:	6013      	str	r3, [r2, #0]
	    	        		break;
 80059b2:	e047      	b.n	8005a44 <RunMenu2+0x23c>
	    	        	case 3: // Square Wave
	    	        		b = b%2;
 80059b4:	4b33      	ldr	r3, [pc, #204]	; (8005a84 <RunMenu2+0x27c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	bfb8      	it	lt
 80059c0:	425b      	neglt	r3, r3
 80059c2:	4a30      	ldr	r2, [pc, #192]	; (8005a84 <RunMenu2+0x27c>)
 80059c4:	6013      	str	r3, [r2, #0]
	    	        		if(b==0){
 80059c6:	4b2f      	ldr	r3, [pc, #188]	; (8005a84 <RunMenu2+0x27c>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d110      	bne.n	80059f0 <RunMenu2+0x1e8>
	    	        			strcpy(Menu2[3].Desc,"Square Off");
 80059ce:	4b2e      	ldr	r3, [pc, #184]	; (8005a88 <RunMenu2+0x280>)
 80059d0:	4a2e      	ldr	r2, [pc, #184]	; (8005a8c <RunMenu2+0x284>)
 80059d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80059d4:	c303      	stmia	r3!, {r0, r1}
 80059d6:	801a      	strh	r2, [r3, #0]
 80059d8:	3302      	adds	r3, #2
 80059da:	0c12      	lsrs	r2, r2, #16
 80059dc:	701a      	strb	r2, [r3, #0]
	    	        			UpdateMenuItem(Menu2, 3, 1);
 80059de:	2201      	movs	r2, #1
 80059e0:	2103      	movs	r1, #3
 80059e2:	481b      	ldr	r0, [pc, #108]	; (8005a50 <RunMenu2+0x248>)
 80059e4:	f7ff fd8e 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(2);
 80059e8:	2002      	movs	r0, #2
 80059ea:	f7fd f905 	bl	8002bf8 <set_wave>
 80059ee:	e00c      	b.n	8005a0a <RunMenu2+0x202>
	    	        		}
	    	        		else{
	    	        			strcpy(Menu2[3].Desc,"Square On");
 80059f0:	4b25      	ldr	r3, [pc, #148]	; (8005a88 <RunMenu2+0x280>)
 80059f2:	4a27      	ldr	r2, [pc, #156]	; (8005a90 <RunMenu2+0x288>)
 80059f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80059f6:	c303      	stmia	r3!, {r0, r1}
 80059f8:	801a      	strh	r2, [r3, #0]
	    	        			UpdateMenuItem(Menu2, 3, 1);
 80059fa:	2201      	movs	r2, #1
 80059fc:	2103      	movs	r1, #3
 80059fe:	4814      	ldr	r0, [pc, #80]	; (8005a50 <RunMenu2+0x248>)
 8005a00:	f7ff fd80 	bl	8005504 <UpdateMenuItem>
	    	        			set_wave(1);
 8005a04:	2001      	movs	r0, #1
 8005a06:	f7fd f8f7 	bl	8002bf8 <set_wave>
	    	        		}
	    	        		b++;
 8005a0a:	4b1e      	ldr	r3, [pc, #120]	; (8005a84 <RunMenu2+0x27c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	4a1c      	ldr	r2, [pc, #112]	; (8005a84 <RunMenu2+0x27c>)
 8005a12:	6013      	str	r3, [r2, #0]
	    	        		break;
 8005a14:	e016      	b.n	8005a44 <RunMenu2+0x23c>
	    	        	case 4:
	    	        		menu2_running = 0;
 8005a16:	4b1f      	ldr	r3, [pc, #124]	; (8005a94 <RunMenu2+0x28c>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
	    	        	    menu1_running = 1;
 8005a1c:	4b1e      	ldr	r3, [pc, #120]	; (8005a98 <RunMenu2+0x290>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	601a      	str	r2, [r3, #0]
	    	        	    menu_counter = 0;
 8005a22:	4b1e      	ldr	r3, [pc, #120]	; (8005a9c <RunMenu2+0x294>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	601a      	str	r2, [r3, #0]
	    	        	    DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0])));
 8005a28:	2103      	movs	r1, #3
 8005a2a:	481d      	ldr	r0, [pc, #116]	; (8005aa0 <RunMenu2+0x298>)
 8005a2c:	f7ff fd46 	bl	80054bc <DrawMenu>
	    	        		RunMenu1(menu_counter, 0);
 8005a30:	4b1a      	ldr	r3, [pc, #104]	; (8005a9c <RunMenu2+0x294>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2100      	movs	r1, #0
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff fe0c 	bl	8005654 <RunMenu1>
	    	        		break;
 8005a3c:	e002      	b.n	8005a44 <RunMenu2+0x23c>
	    	        	default:
	    	        		break;
	    	    	}
	   }
 8005a3e:	bf00      	nop
 8005a40:	e000      	b.n	8005a44 <RunMenu2+0x23c>
	    	        		break;
 8005a42:	bf00      	nop


}
 8005a44:	bf00      	nop
 8005a46:	3714      	adds	r7, #20
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd90      	pop	{r4, r7, pc}
 8005a4c:	20005984 	.word	0x20005984
 8005a50:	200076ec 	.word	0x200076ec
 8005a54:	20005970 	.word	0x20005970
 8005a58:	200076f4 	.word	0x200076f4
 8005a5c:	08014a74 	.word	0x08014a74
 8005a60:	08014a04 	.word	0x08014a04
 8005a64:	20005974 	.word	0x20005974
 8005a68:	2000772c 	.word	0x2000772c
 8005a6c:	08014a80 	.word	0x08014a80
 8005a70:	08014a0c 	.word	0x08014a0c
 8005a74:	20005978 	.word	0x20005978
 8005a78:	20007764 	.word	0x20007764
 8005a7c:	08014a90 	.word	0x08014a90
 8005a80:	08014a1c 	.word	0x08014a1c
 8005a84:	2000597c 	.word	0x2000597c
 8005a88:	2000779c 	.word	0x2000779c
 8005a8c:	08014aa0 	.word	0x08014aa0
 8005a90:	08014a28 	.word	0x08014a28
 8005a94:	2000012c 	.word	0x2000012c
 8005a98:	20000010 	.word	0x20000010
 8005a9c:	2000010c 	.word	0x2000010c
 8005aa0:	20007804 	.word	0x20007804

08005aa4 <RunMenu3>:
extern volatile int Decay_counter;
extern volatile int SUS_BACK;
extern volatile int Sustain_counter;
extern volatile int REL_BACK;
extern volatile int Release_counter;
void RunMenu3(int menu3_counter, int button_pressed){
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08c      	sub	sp, #48	; 0x30
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]


	 static uint8_t itemSelected[5] = {0}; // Static array to keep track of the selection state
	    // Loop through all items and update their selection state
	    for (int i = 0; i < 5; i++) {
 8005aae:	2300      	movs	r3, #0
 8005ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ab2:	e027      	b.n	8005b04 <RunMenu3+0x60>
	        if (i == menu3_counter) {
 8005ab4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d110      	bne.n	8005ade <RunMenu3+0x3a>
	            if (itemSelected[i] == 0) { // If it is not already selected
 8005abc:	4aa8      	ldr	r2, [pc, #672]	; (8005d60 <RunMenu3+0x2bc>)
 8005abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac0:	4413      	add	r3, r2
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d11a      	bne.n	8005afe <RunMenu3+0x5a>
	                UpdateMenuItem(Menu3, i, 1); // Set to selected
 8005ac8:	2201      	movs	r2, #1
 8005aca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005acc:	48a5      	ldr	r0, [pc, #660]	; (8005d64 <RunMenu3+0x2c0>)
 8005ace:	f7ff fd19 	bl	8005504 <UpdateMenuItem>
	                itemSelected[i] = 1; // Update the state to selected
 8005ad2:	4aa3      	ldr	r2, [pc, #652]	; (8005d60 <RunMenu3+0x2bc>)
 8005ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad6:	4413      	add	r3, r2
 8005ad8:	2201      	movs	r2, #1
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	e00f      	b.n	8005afe <RunMenu3+0x5a>
	            }
	        } else {
	            if (itemSelected[i] != 0) { // If it is not already unselected
 8005ade:	4aa0      	ldr	r2, [pc, #640]	; (8005d60 <RunMenu3+0x2bc>)
 8005ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae2:	4413      	add	r3, r2
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d009      	beq.n	8005afe <RunMenu3+0x5a>
	                UpdateMenuItem(Menu3, i, 0); // Set to unselected
 8005aea:	2200      	movs	r2, #0
 8005aec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005aee:	489d      	ldr	r0, [pc, #628]	; (8005d64 <RunMenu3+0x2c0>)
 8005af0:	f7ff fd08 	bl	8005504 <UpdateMenuItem>
	                itemSelected[i] = 0; // Update the state to unselected
 8005af4:	4a9a      	ldr	r2, [pc, #616]	; (8005d60 <RunMenu3+0x2bc>)
 8005af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af8:	4413      	add	r3, r2
 8005afa:	2200      	movs	r2, #0
 8005afc:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < 5; i++) {
 8005afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b00:	3301      	adds	r3, #1
 8005b02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	ddd4      	ble.n	8005ab4 <RunMenu3+0x10>
	            }
	        }
	    }

	    // Handle special cases like touches outside the menu items
	    if(button_pressed == 1){
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	f040 8172 	bne.w	8005df6 <RunMenu3+0x352>
	    	button_pressed = 0;
 8005b12:	2300      	movs	r3, #0
 8005b14:	603b      	str	r3, [r7, #0]
	    	char str[16];

	    	switch (menu3_counter) {
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	f200 816b 	bhi.w	8005df4 <RunMenu3+0x350>
 8005b1e:	a201      	add	r2, pc, #4	; (adr r2, 8005b24 <RunMenu3+0x80>)
 8005b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b24:	08005b39 	.word	0x08005b39
 8005b28:	08005bc3 	.word	0x08005bc3
 8005b2c:	08005c4d 	.word	0x08005c4d
 8005b30:	08005cd7 	.word	0x08005cd7
 8005b34:	08005dcd 	.word	0x08005dcd
	        	case 0: // Attack
	        		Attack_running = 1;
 8005b38:	4b8b      	ldr	r3, [pc, #556]	; (8005d68 <RunMenu3+0x2c4>)
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
	        		while(ATT_BACK == 0){
 8005b3e:	e01f      	b.n	8005b80 <RunMenu3+0xdc>
	        			if(Attack_counter==10){
 8005b40:	4b8a      	ldr	r3, [pc, #552]	; (8005d6c <RunMenu3+0x2c8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2b0a      	cmp	r3, #10
 8005b46:	d105      	bne.n	8005b54 <RunMenu3+0xb0>
	        				strcpy(Menu3[0].Desc,"ATT: 1.0");
 8005b48:	4b89      	ldr	r3, [pc, #548]	; (8005d70 <RunMenu3+0x2cc>)
 8005b4a:	4a8a      	ldr	r2, [pc, #552]	; (8005d74 <RunMenu3+0x2d0>)
 8005b4c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b4e:	c303      	stmia	r3!, {r0, r1}
 8005b50:	701a      	strb	r2, [r3, #0]
 8005b52:	e00d      	b.n	8005b70 <RunMenu3+0xcc>
	        			}
	        			else{
	        				sprintf(str, "ATT: 0.%d", Attack_counter);
 8005b54:	4b85      	ldr	r3, [pc, #532]	; (8005d6c <RunMenu3+0x2c8>)
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	f107 030c 	add.w	r3, r7, #12
 8005b5c:	4986      	ldr	r1, [pc, #536]	; (8005d78 <RunMenu3+0x2d4>)
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f00d feb0 	bl	80138c4 <siprintf>
	        				strcpy(Menu3[0].Desc,str);
 8005b64:	f107 030c 	add.w	r3, r7, #12
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4881      	ldr	r0, [pc, #516]	; (8005d70 <RunMenu3+0x2cc>)
 8005b6c:	f00d feca 	bl	8013904 <strcpy>
	        			}
	        			UpdateMenuItem(Menu3, 0, 1);
 8005b70:	2201      	movs	r2, #1
 8005b72:	2100      	movs	r1, #0
 8005b74:	487b      	ldr	r0, [pc, #492]	; (8005d64 <RunMenu3+0x2c0>)
 8005b76:	f7ff fcc5 	bl	8005504 <UpdateMenuItem>
	        			HAL_Delay(50);
 8005b7a:	2032      	movs	r0, #50	; 0x32
 8005b7c:	f001 f8a2 	bl	8006cc4 <HAL_Delay>
	        		while(ATT_BACK == 0){
 8005b80:	4b7e      	ldr	r3, [pc, #504]	; (8005d7c <RunMenu3+0x2d8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0db      	beq.n	8005b40 <RunMenu3+0x9c>
	        		}
	        		float ATT = Attack_counter/10.0;
 8005b88:	4b78      	ldr	r3, [pc, #480]	; (8005d6c <RunMenu3+0x2c8>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7fa fcc9 	bl	8000524 <__aeabi_i2d>
 8005b92:	f04f 0200 	mov.w	r2, #0
 8005b96:	4b7a      	ldr	r3, [pc, #488]	; (8005d80 <RunMenu3+0x2dc>)
 8005b98:	f7fa fe58 	bl	800084c <__aeabi_ddiv>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4610      	mov	r0, r2
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	f7fb f800 	bl	8000ba8 <__aeabi_d2f>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	61fb      	str	r3, [r7, #28]
	        		set_attack(ATT);
 8005bac:	ed97 0a07 	vldr	s0, [r7, #28]
 8005bb0:	f7fd f846 	bl	8002c40 <set_attack>
	        		ATT_BACK = 0;
 8005bb4:	4b71      	ldr	r3, [pc, #452]	; (8005d7c <RunMenu3+0x2d8>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]
	        		Attack_running = 0;
 8005bba:	4b6b      	ldr	r3, [pc, #428]	; (8005d68 <RunMenu3+0x2c4>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]

	        		break;
 8005bc0:	e119      	b.n	8005df6 <RunMenu3+0x352>
	        	case 1: // Decay
	        		Decay_running = 1;
 8005bc2:	4b70      	ldr	r3, [pc, #448]	; (8005d84 <RunMenu3+0x2e0>)
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	601a      	str	r2, [r3, #0]
	        		while(DEC_BACK == 0){
 8005bc8:	e01f      	b.n	8005c0a <RunMenu3+0x166>
	        			if(Decay_counter==10){
 8005bca:	4b6f      	ldr	r3, [pc, #444]	; (8005d88 <RunMenu3+0x2e4>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2b0a      	cmp	r3, #10
 8005bd0:	d105      	bne.n	8005bde <RunMenu3+0x13a>
	        				strcpy(Menu3[1].Desc,"DEC: 1.0");
 8005bd2:	4b6e      	ldr	r3, [pc, #440]	; (8005d8c <RunMenu3+0x2e8>)
 8005bd4:	4a6e      	ldr	r2, [pc, #440]	; (8005d90 <RunMenu3+0x2ec>)
 8005bd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8005bd8:	c303      	stmia	r3!, {r0, r1}
 8005bda:	701a      	strb	r2, [r3, #0]
 8005bdc:	e00d      	b.n	8005bfa <RunMenu3+0x156>
	        			}
	        			else{
	        				sprintf(str, "DEC: 0.%d", Decay_counter);
 8005bde:	4b6a      	ldr	r3, [pc, #424]	; (8005d88 <RunMenu3+0x2e4>)
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	f107 030c 	add.w	r3, r7, #12
 8005be6:	496b      	ldr	r1, [pc, #428]	; (8005d94 <RunMenu3+0x2f0>)
 8005be8:	4618      	mov	r0, r3
 8005bea:	f00d fe6b 	bl	80138c4 <siprintf>
	        				strcpy(Menu3[1].Desc,str);
 8005bee:	f107 030c 	add.w	r3, r7, #12
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	4865      	ldr	r0, [pc, #404]	; (8005d8c <RunMenu3+0x2e8>)
 8005bf6:	f00d fe85 	bl	8013904 <strcpy>
	        			}
	        			UpdateMenuItem(Menu3, 1, 1);
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	4859      	ldr	r0, [pc, #356]	; (8005d64 <RunMenu3+0x2c0>)
 8005c00:	f7ff fc80 	bl	8005504 <UpdateMenuItem>
	        			HAL_Delay(50);
 8005c04:	2032      	movs	r0, #50	; 0x32
 8005c06:	f001 f85d 	bl	8006cc4 <HAL_Delay>
	        		while(DEC_BACK == 0){
 8005c0a:	4b63      	ldr	r3, [pc, #396]	; (8005d98 <RunMenu3+0x2f4>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0db      	beq.n	8005bca <RunMenu3+0x126>
	        		}
	        		float DEC = Decay_counter/10.0;
 8005c12:	4b5d      	ldr	r3, [pc, #372]	; (8005d88 <RunMenu3+0x2e4>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fa fc84 	bl	8000524 <__aeabi_i2d>
 8005c1c:	f04f 0200 	mov.w	r2, #0
 8005c20:	4b57      	ldr	r3, [pc, #348]	; (8005d80 <RunMenu3+0x2dc>)
 8005c22:	f7fa fe13 	bl	800084c <__aeabi_ddiv>
 8005c26:	4602      	mov	r2, r0
 8005c28:	460b      	mov	r3, r1
 8005c2a:	4610      	mov	r0, r2
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	f7fa ffbb 	bl	8000ba8 <__aeabi_d2f>
 8005c32:	4603      	mov	r3, r0
 8005c34:	623b      	str	r3, [r7, #32]
	        		set_decay(DEC);
 8005c36:	ed97 0a08 	vldr	s0, [r7, #32]
 8005c3a:	f7fd f825 	bl	8002c88 <set_decay>
	        		DEC_BACK = 0;
 8005c3e:	4b56      	ldr	r3, [pc, #344]	; (8005d98 <RunMenu3+0x2f4>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	601a      	str	r2, [r3, #0]
	        		Decay_running = 0;
 8005c44:	4b4f      	ldr	r3, [pc, #316]	; (8005d84 <RunMenu3+0x2e0>)
 8005c46:	2200      	movs	r2, #0
 8005c48:	601a      	str	r2, [r3, #0]
	        		break;
 8005c4a:	e0d4      	b.n	8005df6 <RunMenu3+0x352>
	        	case 2: //Sustain
	        		Sustain_running = 1;
 8005c4c:	4b53      	ldr	r3, [pc, #332]	; (8005d9c <RunMenu3+0x2f8>)
 8005c4e:	2201      	movs	r2, #1
 8005c50:	601a      	str	r2, [r3, #0]
	        		while(SUS_BACK == 0){
 8005c52:	e01f      	b.n	8005c94 <RunMenu3+0x1f0>
	        			if(Sustain_counter==10){
 8005c54:	4b52      	ldr	r3, [pc, #328]	; (8005da0 <RunMenu3+0x2fc>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2b0a      	cmp	r3, #10
 8005c5a:	d105      	bne.n	8005c68 <RunMenu3+0x1c4>
	        				strcpy(Menu3[2].Desc,"SUS: 1.0");
 8005c5c:	4b51      	ldr	r3, [pc, #324]	; (8005da4 <RunMenu3+0x300>)
 8005c5e:	4a52      	ldr	r2, [pc, #328]	; (8005da8 <RunMenu3+0x304>)
 8005c60:	ca07      	ldmia	r2, {r0, r1, r2}
 8005c62:	c303      	stmia	r3!, {r0, r1}
 8005c64:	701a      	strb	r2, [r3, #0]
 8005c66:	e00d      	b.n	8005c84 <RunMenu3+0x1e0>
	        			}
	        			else{
	        				sprintf(str, "SUS: 0.%d", Sustain_counter);
 8005c68:	4b4d      	ldr	r3, [pc, #308]	; (8005da0 <RunMenu3+0x2fc>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	f107 030c 	add.w	r3, r7, #12
 8005c70:	494e      	ldr	r1, [pc, #312]	; (8005dac <RunMenu3+0x308>)
 8005c72:	4618      	mov	r0, r3
 8005c74:	f00d fe26 	bl	80138c4 <siprintf>
	        				strcpy(Menu3[2].Desc,str);
 8005c78:	f107 030c 	add.w	r3, r7, #12
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	4849      	ldr	r0, [pc, #292]	; (8005da4 <RunMenu3+0x300>)
 8005c80:	f00d fe40 	bl	8013904 <strcpy>
	        			}
	        			UpdateMenuItem(Menu3, 2, 1);
 8005c84:	2201      	movs	r2, #1
 8005c86:	2102      	movs	r1, #2
 8005c88:	4836      	ldr	r0, [pc, #216]	; (8005d64 <RunMenu3+0x2c0>)
 8005c8a:	f7ff fc3b 	bl	8005504 <UpdateMenuItem>
	        			HAL_Delay(50);
 8005c8e:	2032      	movs	r0, #50	; 0x32
 8005c90:	f001 f818 	bl	8006cc4 <HAL_Delay>
	        		while(SUS_BACK == 0){
 8005c94:	4b46      	ldr	r3, [pc, #280]	; (8005db0 <RunMenu3+0x30c>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d0db      	beq.n	8005c54 <RunMenu3+0x1b0>
	        		}
	        		float SUS = Sustain_counter/10.0;
 8005c9c:	4b40      	ldr	r3, [pc, #256]	; (8005da0 <RunMenu3+0x2fc>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7fa fc3f 	bl	8000524 <__aeabi_i2d>
 8005ca6:	f04f 0200 	mov.w	r2, #0
 8005caa:	4b35      	ldr	r3, [pc, #212]	; (8005d80 <RunMenu3+0x2dc>)
 8005cac:	f7fa fdce 	bl	800084c <__aeabi_ddiv>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4610      	mov	r0, r2
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	f7fa ff76 	bl	8000ba8 <__aeabi_d2f>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	627b      	str	r3, [r7, #36]	; 0x24
	        		set_sustain(SUS);
 8005cc0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8005cc4:	f7fd f804 	bl	8002cd0 <set_sustain>
	        		SUS_BACK = 0;
 8005cc8:	4b39      	ldr	r3, [pc, #228]	; (8005db0 <RunMenu3+0x30c>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]
	        		Sustain_running = 0;
 8005cce:	4b33      	ldr	r3, [pc, #204]	; (8005d9c <RunMenu3+0x2f8>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	601a      	str	r2, [r3, #0]
	        		break;
 8005cd4:	e08f      	b.n	8005df6 <RunMenu3+0x352>
	        	case 3: //Release
	        		Release_running = 1;
 8005cd6:	4b37      	ldr	r3, [pc, #220]	; (8005db4 <RunMenu3+0x310>)
 8005cd8:	2201      	movs	r2, #1
 8005cda:	601a      	str	r2, [r3, #0]
	        		while(REL_BACK == 0){
 8005cdc:	e01f      	b.n	8005d1e <RunMenu3+0x27a>
	        			if(Release_counter==10){
 8005cde:	4b36      	ldr	r3, [pc, #216]	; (8005db8 <RunMenu3+0x314>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2b0a      	cmp	r3, #10
 8005ce4:	d105      	bne.n	8005cf2 <RunMenu3+0x24e>
	        				strcpy(Menu3[3].Desc,"REL: 1.0");
 8005ce6:	4b35      	ldr	r3, [pc, #212]	; (8005dbc <RunMenu3+0x318>)
 8005ce8:	4a35      	ldr	r2, [pc, #212]	; (8005dc0 <RunMenu3+0x31c>)
 8005cea:	ca07      	ldmia	r2, {r0, r1, r2}
 8005cec:	c303      	stmia	r3!, {r0, r1}
 8005cee:	701a      	strb	r2, [r3, #0]
 8005cf0:	e00d      	b.n	8005d0e <RunMenu3+0x26a>
	        			}
	        			else{
	        				sprintf(str, "REL: 0.%d", Release_counter);
 8005cf2:	4b31      	ldr	r3, [pc, #196]	; (8005db8 <RunMenu3+0x314>)
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	f107 030c 	add.w	r3, r7, #12
 8005cfa:	4932      	ldr	r1, [pc, #200]	; (8005dc4 <RunMenu3+0x320>)
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f00d fde1 	bl	80138c4 <siprintf>
	        				strcpy(Menu3[3].Desc,str);
 8005d02:	f107 030c 	add.w	r3, r7, #12
 8005d06:	4619      	mov	r1, r3
 8005d08:	482c      	ldr	r0, [pc, #176]	; (8005dbc <RunMenu3+0x318>)
 8005d0a:	f00d fdfb 	bl	8013904 <strcpy>
	        			}
	        			UpdateMenuItem(Menu3, 3, 1);
 8005d0e:	2201      	movs	r2, #1
 8005d10:	2103      	movs	r1, #3
 8005d12:	4814      	ldr	r0, [pc, #80]	; (8005d64 <RunMenu3+0x2c0>)
 8005d14:	f7ff fbf6 	bl	8005504 <UpdateMenuItem>
	        			HAL_Delay(50);
 8005d18:	2032      	movs	r0, #50	; 0x32
 8005d1a:	f000 ffd3 	bl	8006cc4 <HAL_Delay>
	        		while(REL_BACK == 0){
 8005d1e:	4b2a      	ldr	r3, [pc, #168]	; (8005dc8 <RunMenu3+0x324>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d0db      	beq.n	8005cde <RunMenu3+0x23a>
	        		}
	        		float REL = Release_counter/10.0;
 8005d26:	4b24      	ldr	r3, [pc, #144]	; (8005db8 <RunMenu3+0x314>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fa fbfa 	bl	8000524 <__aeabi_i2d>
 8005d30:	f04f 0200 	mov.w	r2, #0
 8005d34:	4b12      	ldr	r3, [pc, #72]	; (8005d80 <RunMenu3+0x2dc>)
 8005d36:	f7fa fd89 	bl	800084c <__aeabi_ddiv>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	4610      	mov	r0, r2
 8005d40:	4619      	mov	r1, r3
 8005d42:	f7fa ff31 	bl	8000ba8 <__aeabi_d2f>
 8005d46:	4603      	mov	r3, r0
 8005d48:	62bb      	str	r3, [r7, #40]	; 0x28
	        		set_release(REL);
 8005d4a:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8005d4e:	f7fc ffe3 	bl	8002d18 <set_release>
	        		REL_BACK = 0;
 8005d52:	4b1d      	ldr	r3, [pc, #116]	; (8005dc8 <RunMenu3+0x324>)
 8005d54:	2200      	movs	r2, #0
 8005d56:	601a      	str	r2, [r3, #0]
	        		Release_running = 0;
 8005d58:	4b16      	ldr	r3, [pc, #88]	; (8005db4 <RunMenu3+0x310>)
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	601a      	str	r2, [r3, #0]
	        		break;
 8005d5e:	e04a      	b.n	8005df6 <RunMenu3+0x352>
 8005d60:	2000598c 	.word	0x2000598c
 8005d64:	200075d4 	.word	0x200075d4
 8005d68:	20000134 	.word	0x20000134
 8005d6c:	20000118 	.word	0x20000118
 8005d70:	200075dc 	.word	0x200075dc
 8005d74:	08014aac 	.word	0x08014aac
 8005d78:	08014ab8 	.word	0x08014ab8
 8005d7c:	2000014c 	.word	0x2000014c
 8005d80:	40240000 	.word	0x40240000
 8005d84:	20000138 	.word	0x20000138
 8005d88:	2000011c 	.word	0x2000011c
 8005d8c:	20007614 	.word	0x20007614
 8005d90:	08014ac4 	.word	0x08014ac4
 8005d94:	08014ad0 	.word	0x08014ad0
 8005d98:	20000150 	.word	0x20000150
 8005d9c:	2000013c 	.word	0x2000013c
 8005da0:	20000120 	.word	0x20000120
 8005da4:	2000764c 	.word	0x2000764c
 8005da8:	08014adc 	.word	0x08014adc
 8005dac:	08014ae8 	.word	0x08014ae8
 8005db0:	20000154 	.word	0x20000154
 8005db4:	20000140 	.word	0x20000140
 8005db8:	20000124 	.word	0x20000124
 8005dbc:	20007684 	.word	0x20007684
 8005dc0:	08014af4 	.word	0x08014af4
 8005dc4:	08014b00 	.word	0x08014b00
 8005dc8:	20000158 	.word	0x20000158
	        	case 4:
	        		menu3_running = 0;
 8005dcc:	4b0c      	ldr	r3, [pc, #48]	; (8005e00 <RunMenu3+0x35c>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	601a      	str	r2, [r3, #0]
	        		menu1_running = 1;
 8005dd2:	4b0c      	ldr	r3, [pc, #48]	; (8005e04 <RunMenu3+0x360>)
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	601a      	str	r2, [r3, #0]
	        		menu_counter = 0;
 8005dd8:	4b0b      	ldr	r3, [pc, #44]	; (8005e08 <RunMenu3+0x364>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	601a      	str	r2, [r3, #0]
	        	    DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0])));
 8005dde:	2103      	movs	r1, #3
 8005de0:	480a      	ldr	r0, [pc, #40]	; (8005e0c <RunMenu3+0x368>)
 8005de2:	f7ff fb6b 	bl	80054bc <DrawMenu>
	        	    RunMenu1(menu_counter, 0);
 8005de6:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <RunMenu3+0x364>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2100      	movs	r1, #0
 8005dec:	4618      	mov	r0, r3
 8005dee:	f7ff fc31 	bl	8005654 <RunMenu1>
	        		break;
 8005df2:	e000      	b.n	8005df6 <RunMenu3+0x352>
	        	default:
	        		break;
 8005df4:	bf00      	nop
	    	}

	    }


}
 8005df6:	bf00      	nop
 8005df8:	3730      	adds	r7, #48	; 0x30
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	20000130 	.word	0x20000130
 8005e04:	20000010 	.word	0x20000010
 8005e08:	2000010c 	.word	0x2000010c
 8005e0c:	20007804 	.word	0x20007804

08005e10 <callDrawMenu>:

// Calls drawmenu in main.c
void callDrawMenu(int menu){
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
	if(menu == 1){
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d104      	bne.n	8005e28 <callDrawMenu+0x18>
		DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0])));
 8005e1e:	2103      	movs	r1, #3
 8005e20:	480b      	ldr	r0, [pc, #44]	; (8005e50 <callDrawMenu+0x40>)
 8005e22:	f7ff fb4b 	bl	80054bc <DrawMenu>
			DrawMenu(Menu3,	(sizeof(Menu3)/sizeof(Menu3[0])));
	}



}
 8005e26:	e00e      	b.n	8005e46 <callDrawMenu+0x36>
	else if(menu == 2){
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b02      	cmp	r3, #2
 8005e2c:	d104      	bne.n	8005e38 <callDrawMenu+0x28>
		DrawMenu(Menu2,	(sizeof(Menu2)/sizeof(Menu2[0])));
 8005e2e:	2105      	movs	r1, #5
 8005e30:	4808      	ldr	r0, [pc, #32]	; (8005e54 <callDrawMenu+0x44>)
 8005e32:	f7ff fb43 	bl	80054bc <DrawMenu>
}
 8005e36:	e006      	b.n	8005e46 <callDrawMenu+0x36>
	else if(menu == 3){
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b03      	cmp	r3, #3
 8005e3c:	d103      	bne.n	8005e46 <callDrawMenu+0x36>
			DrawMenu(Menu3,	(sizeof(Menu3)/sizeof(Menu3[0])));
 8005e3e:	2105      	movs	r1, #5
 8005e40:	4805      	ldr	r0, [pc, #20]	; (8005e58 <callDrawMenu+0x48>)
 8005e42:	f7ff fb3b 	bl	80054bc <DrawMenu>
}
 8005e46:	bf00      	nop
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20007804 	.word	0x20007804
 8005e54:	200076ec 	.word	0x200076ec
 8005e58:	200075d4 	.word	0x200075d4

08005e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005e5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e60:	480d      	ldr	r0, [pc, #52]	; (8005e98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005e62:	490e      	ldr	r1, [pc, #56]	; (8005e9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005e64:	4a0e      	ldr	r2, [pc, #56]	; (8005ea0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e68:	e002      	b.n	8005e70 <LoopCopyDataInit>

08005e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e6e:	3304      	adds	r3, #4

08005e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e74:	d3f9      	bcc.n	8005e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e76:	4a0b      	ldr	r2, [pc, #44]	; (8005ea4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005e78:	4c0b      	ldr	r4, [pc, #44]	; (8005ea8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e7c:	e001      	b.n	8005e82 <LoopFillZerobss>

08005e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e80:	3204      	adds	r2, #4

08005e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e84:	d3fb      	bcc.n	8005e7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005e86:	f7fd fab5 	bl	80033f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e8a:	f00d fb61 	bl	8013550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e8e:	f7fb fc5f 	bl	8001750 <main>
  bx  lr    
 8005e92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005e94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e9c:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8005ea0:	08016ce8 	.word	0x08016ce8
  ldr r2, =_sbss
 8005ea4:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8005ea8:	20008190 	.word	0x20008190

08005eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005eac:	e7fe      	b.n	8005eac <ADC_IRQHandler>
	...

08005eb0 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	607b      	str	r3, [r7, #4]
 8005eb8:	4603      	mov	r3, r0
 8005eba:	81fb      	strh	r3, [r7, #14]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	81bb      	strh	r3, [r7, #12]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8005ec8:	f000 fc04 	bl	80066d4 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8005ecc:	89fb      	ldrh	r3, [r7, #14]
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	2102      	movs	r1, #2
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f000 fb01 	bl	80064dc <CODEC_IO_Write>
 8005eda:	4603      	mov	r3, r0
 8005edc:	461a      	mov	r2, r3
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8005ee4:	89bb      	ldrh	r3, [r7, #12]
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	2b03      	cmp	r3, #3
 8005eea:	d81b      	bhi.n	8005f24 <cs43l22_Init+0x74>
 8005eec:	a201      	add	r2, pc, #4	; (adr r2, 8005ef4 <cs43l22_Init+0x44>)
 8005eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef2:	bf00      	nop
 8005ef4:	08005f05 	.word	0x08005f05
 8005ef8:	08005f0d 	.word	0x08005f0d
 8005efc:	08005f15 	.word	0x08005f15
 8005f00:	08005f1d 	.word	0x08005f1d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8005f04:	4b5b      	ldr	r3, [pc, #364]	; (8006074 <cs43l22_Init+0x1c4>)
 8005f06:	22fa      	movs	r2, #250	; 0xfa
 8005f08:	701a      	strb	r2, [r3, #0]
    break;
 8005f0a:	e00f      	b.n	8005f2c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8005f0c:	4b59      	ldr	r3, [pc, #356]	; (8006074 <cs43l22_Init+0x1c4>)
 8005f0e:	22af      	movs	r2, #175	; 0xaf
 8005f10:	701a      	strb	r2, [r3, #0]
    break;
 8005f12:	e00b      	b.n	8005f2c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8005f14:	4b57      	ldr	r3, [pc, #348]	; (8006074 <cs43l22_Init+0x1c4>)
 8005f16:	22aa      	movs	r2, #170	; 0xaa
 8005f18:	701a      	strb	r2, [r3, #0]
    break;
 8005f1a:	e007      	b.n	8005f2c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8005f1c:	4b55      	ldr	r3, [pc, #340]	; (8006074 <cs43l22_Init+0x1c4>)
 8005f1e:	2205      	movs	r2, #5
 8005f20:	701a      	strb	r2, [r3, #0]
    break;    
 8005f22:	e003      	b.n	8005f2c <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8005f24:	4b53      	ldr	r3, [pc, #332]	; (8006074 <cs43l22_Init+0x1c4>)
 8005f26:	2205      	movs	r2, #5
 8005f28:	701a      	strb	r2, [r3, #0]
    break;    
 8005f2a:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8005f2c:	89fb      	ldrh	r3, [r7, #14]
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	4a50      	ldr	r2, [pc, #320]	; (8006074 <cs43l22_Init+0x1c4>)
 8005f32:	7812      	ldrb	r2, [r2, #0]
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	2104      	movs	r1, #4
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f000 facf 	bl	80064dc <CODEC_IO_Write>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	461a      	mov	r2, r3
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	4413      	add	r3, r2
 8005f46:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8005f48:	89fb      	ldrh	r3, [r7, #14]
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2281      	movs	r2, #129	; 0x81
 8005f4e:	2105      	movs	r1, #5
 8005f50:	4618      	mov	r0, r3
 8005f52:	f000 fac3 	bl	80064dc <CODEC_IO_Write>
 8005f56:	4603      	mov	r3, r0
 8005f58:	461a      	mov	r2, r3
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8005f60:	89fb      	ldrh	r3, [r7, #14]
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	2204      	movs	r2, #4
 8005f66:	2106      	movs	r1, #6
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 fab7 	bl	80064dc <CODEC_IO_Write>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	461a      	mov	r2, r3
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	4413      	add	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8005f78:	7afa      	ldrb	r2, [r7, #11]
 8005f7a:	89fb      	ldrh	r3, [r7, #14]
 8005f7c:	4611      	mov	r1, r2
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f000 f964 	bl	800624c <cs43l22_SetVolume>
 8005f84:	4602      	mov	r2, r0
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	4413      	add	r3, r2
 8005f8a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8005f8c:	89bb      	ldrh	r3, [r7, #12]
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d023      	beq.n	8005fda <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8005f92:	89fb      	ldrh	r3, [r7, #14]
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2206      	movs	r2, #6
 8005f98:	210f      	movs	r1, #15
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fa9e 	bl	80064dc <CODEC_IO_Write>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8005faa:	89fb      	ldrh	r3, [r7, #14]
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2200      	movs	r2, #0
 8005fb0:	2124      	movs	r1, #36	; 0x24
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 fa92 	bl	80064dc <CODEC_IO_Write>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	461a      	mov	r2, r3
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8005fc2:	89fb      	ldrh	r3, [r7, #14]
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2125      	movs	r1, #37	; 0x25
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fa86 	bl	80064dc <CODEC_IO_Write>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8005fda:	89fb      	ldrh	r3, [r7, #14]
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2200      	movs	r2, #0
 8005fe0:	210a      	movs	r1, #10
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 fa7a 	bl	80064dc <CODEC_IO_Write>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	461a      	mov	r2, r3
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	4413      	add	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8005ff2:	89fb      	ldrh	r3, [r7, #14]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2204      	movs	r2, #4
 8005ff8:	210e      	movs	r1, #14
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 fa6e 	bl	80064dc <CODEC_IO_Write>
 8006000:	4603      	mov	r3, r0
 8006002:	461a      	mov	r2, r3
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	4413      	add	r3, r2
 8006008:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 800600a:	89fb      	ldrh	r3, [r7, #14]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2200      	movs	r2, #0
 8006010:	2127      	movs	r1, #39	; 0x27
 8006012:	4618      	mov	r0, r3
 8006014:	f000 fa62 	bl	80064dc <CODEC_IO_Write>
 8006018:	4603      	mov	r3, r0
 800601a:	461a      	mov	r2, r3
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	4413      	add	r3, r2
 8006020:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8006022:	89fb      	ldrh	r3, [r7, #14]
 8006024:	b2db      	uxtb	r3, r3
 8006026:	220f      	movs	r2, #15
 8006028:	211f      	movs	r1, #31
 800602a:	4618      	mov	r0, r3
 800602c:	f000 fa56 	bl	80064dc <CODEC_IO_Write>
 8006030:	4603      	mov	r3, r0
 8006032:	461a      	mov	r2, r3
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	4413      	add	r3, r2
 8006038:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800603a:	89fb      	ldrh	r3, [r7, #14]
 800603c:	b2db      	uxtb	r3, r3
 800603e:	220a      	movs	r2, #10
 8006040:	211a      	movs	r1, #26
 8006042:	4618      	mov	r0, r3
 8006044:	f000 fa4a 	bl	80064dc <CODEC_IO_Write>
 8006048:	4603      	mov	r3, r0
 800604a:	461a      	mov	r2, r3
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	4413      	add	r3, r2
 8006050:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8006052:	89fb      	ldrh	r3, [r7, #14]
 8006054:	b2db      	uxtb	r3, r3
 8006056:	220a      	movs	r2, #10
 8006058:	211b      	movs	r1, #27
 800605a:	4618      	mov	r0, r3
 800605c:	f000 fa3e 	bl	80064dc <CODEC_IO_Write>
 8006060:	4603      	mov	r3, r0
 8006062:	461a      	mov	r2, r3
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	4413      	add	r3, r2
 8006068:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800606a:	697b      	ldr	r3, [r7, #20]
}
 800606c:	4618      	mov	r0, r3
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	20005991 	.word	0x20005991

08006078 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800607c:	f000 fb62 	bl	8006744 <AUDIO_IO_DeInit>
}
 8006080:	bf00      	nop
 8006082:	bd80      	pop	{r7, pc}

08006084 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	4603      	mov	r3, r0
 800608c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800608e:	f000 fb21 	bl	80066d4 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8006092:	88fb      	ldrh	r3, [r7, #6]
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2101      	movs	r1, #1
 8006098:	4618      	mov	r0, r3
 800609a:	f000 fb6d 	bl	8006778 <AUDIO_IO_Read>
 800609e:	4603      	mov	r3, r0
 80060a0:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80060a2:	7bfb      	ldrb	r3, [r7, #15]
 80060a4:	f023 0307 	bic.w	r3, r3, #7
 80060a8:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	4603      	mov	r3, r0
 80060bc:	6039      	str	r1, [r7, #0]
 80060be:	80fb      	strh	r3, [r7, #6]
 80060c0:	4613      	mov	r3, r2
 80060c2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80060c4:	2300      	movs	r3, #0
 80060c6:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80060c8:	4b16      	ldr	r3, [pc, #88]	; (8006124 <cs43l22_Play+0x70>)
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d123      	bne.n	8006118 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80060d0:	88fb      	ldrh	r3, [r7, #6]
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2206      	movs	r2, #6
 80060d6:	210e      	movs	r1, #14
 80060d8:	4618      	mov	r0, r3
 80060da:	f000 f9ff 	bl	80064dc <CODEC_IO_Write>
 80060de:	4603      	mov	r3, r0
 80060e0:	461a      	mov	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	4413      	add	r3, r2
 80060e6:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80060e8:	88fb      	ldrh	r3, [r7, #6]
 80060ea:	2100      	movs	r1, #0
 80060ec:	4618      	mov	r0, r3
 80060ee:	f000 f919 	bl	8006324 <cs43l22_SetMute>
 80060f2:	4602      	mov	r2, r0
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	4413      	add	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80060fa:	88fb      	ldrh	r3, [r7, #6]
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	229e      	movs	r2, #158	; 0x9e
 8006100:	2102      	movs	r1, #2
 8006102:	4618      	mov	r0, r3
 8006104:	f000 f9ea 	bl	80064dc <CODEC_IO_Write>
 8006108:	4603      	mov	r3, r0
 800610a:	461a      	mov	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	4413      	add	r3, r2
 8006110:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8006112:	4b04      	ldr	r3, [pc, #16]	; (8006124 <cs43l22_Play+0x70>)
 8006114:	2200      	movs	r2, #0
 8006116:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8006118:	68fb      	ldr	r3, [r7, #12]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	20000058 	.word	0x20000058

08006128 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	4603      	mov	r3, r0
 8006130:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8006132:	2300      	movs	r3, #0
 8006134:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8006136:	88fb      	ldrh	r3, [r7, #6]
 8006138:	2101      	movs	r1, #1
 800613a:	4618      	mov	r0, r3
 800613c:	f000 f8f2 	bl	8006324 <cs43l22_SetMute>
 8006140:	4602      	mov	r2, r0
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	4413      	add	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8006148:	88fb      	ldrh	r3, [r7, #6]
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2201      	movs	r2, #1
 800614e:	2102      	movs	r1, #2
 8006150:	4618      	mov	r0, r3
 8006152:	f000 f9c3 	bl	80064dc <CODEC_IO_Write>
 8006156:	4603      	mov	r3, r0
 8006158:	461a      	mov	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	4413      	add	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8006160:	68fb      	ldr	r3, [r7, #12]
}
 8006162:	4618      	mov	r0, r3
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
	...

0800616c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	4603      	mov	r3, r0
 8006174:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8006176:	2300      	movs	r3, #0
 8006178:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800617a:	2300      	movs	r3, #0
 800617c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800617e:	88fb      	ldrh	r3, [r7, #6]
 8006180:	2100      	movs	r1, #0
 8006182:	4618      	mov	r0, r3
 8006184:	f000 f8ce 	bl	8006324 <cs43l22_SetMute>
 8006188:	4602      	mov	r2, r0
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4413      	add	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8006190:	2300      	movs	r3, #0
 8006192:	60bb      	str	r3, [r7, #8]
 8006194:	e002      	b.n	800619c <cs43l22_Resume+0x30>
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	3301      	adds	r3, #1
 800619a:	60bb      	str	r3, [r7, #8]
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2bfe      	cmp	r3, #254	; 0xfe
 80061a0:	d9f9      	bls.n	8006196 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80061a2:	88fb      	ldrh	r3, [r7, #6]
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	4a0e      	ldr	r2, [pc, #56]	; (80061e0 <cs43l22_Resume+0x74>)
 80061a8:	7812      	ldrb	r2, [r2, #0]
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	2104      	movs	r1, #4
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 f994 	bl	80064dc <CODEC_IO_Write>
 80061b4:	4603      	mov	r3, r0
 80061b6:	461a      	mov	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	4413      	add	r3, r2
 80061bc:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	229e      	movs	r2, #158	; 0x9e
 80061c4:	2102      	movs	r1, #2
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 f988 	bl	80064dc <CODEC_IO_Write>
 80061cc:	4603      	mov	r3, r0
 80061ce:	461a      	mov	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	4413      	add	r3, r2
 80061d4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80061d6:	68fb      	ldr	r3, [r7, #12]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	20005991 	.word	0x20005991

080061e4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	4603      	mov	r3, r0
 80061ec:	6039      	str	r1, [r7, #0]
 80061ee:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80061f0:	2300      	movs	r3, #0
 80061f2:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80061f4:	88fb      	ldrh	r3, [r7, #6]
 80061f6:	2101      	movs	r1, #1
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 f893 	bl	8006324 <cs43l22_SetMute>
 80061fe:	4602      	mov	r2, r0
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4413      	add	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8006206:	88fb      	ldrh	r3, [r7, #6]
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2204      	movs	r2, #4
 800620c:	210e      	movs	r1, #14
 800620e:	4618      	mov	r0, r3
 8006210:	f000 f964 	bl	80064dc <CODEC_IO_Write>
 8006214:	4603      	mov	r3, r0
 8006216:	461a      	mov	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4413      	add	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800621e:	88fb      	ldrh	r3, [r7, #6]
 8006220:	b2db      	uxtb	r3, r3
 8006222:	229f      	movs	r2, #159	; 0x9f
 8006224:	2102      	movs	r1, #2
 8006226:	4618      	mov	r0, r3
 8006228:	f000 f958 	bl	80064dc <CODEC_IO_Write>
 800622c:	4603      	mov	r3, r0
 800622e:	461a      	mov	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	4413      	add	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8006236:	4b04      	ldr	r3, [pc, #16]	; (8006248 <cs43l22_Stop+0x64>)
 8006238:	2201      	movs	r2, #1
 800623a:	701a      	strb	r2, [r3, #0]
  return counter;    
 800623c:	68fb      	ldr	r3, [r7, #12]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	20000058 	.word	0x20000058

0800624c <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	4603      	mov	r3, r0
 8006254:	460a      	mov	r2, r1
 8006256:	80fb      	strh	r3, [r7, #6]
 8006258:	4613      	mov	r3, r2
 800625a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8006260:	797b      	ldrb	r3, [r7, #5]
 8006262:	2b64      	cmp	r3, #100	; 0x64
 8006264:	d80b      	bhi.n	800627e <cs43l22_SetVolume+0x32>
 8006266:	797a      	ldrb	r2, [r7, #5]
 8006268:	4613      	mov	r3, r2
 800626a:	021b      	lsls	r3, r3, #8
 800626c:	1a9b      	subs	r3, r3, r2
 800626e:	4a25      	ldr	r2, [pc, #148]	; (8006304 <cs43l22_SetVolume+0xb8>)
 8006270:	fb82 1203 	smull	r1, r2, r2, r3
 8006274:	1152      	asrs	r2, r2, #5
 8006276:	17db      	asrs	r3, r3, #31
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	b2db      	uxtb	r3, r3
 800627c:	e000      	b.n	8006280 <cs43l22_SetVolume+0x34>
 800627e:	23ff      	movs	r3, #255	; 0xff
 8006280:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8006282:	7afb      	ldrb	r3, [r7, #11]
 8006284:	2be6      	cmp	r3, #230	; 0xe6
 8006286:	d91c      	bls.n	80062c2 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8006288:	88fb      	ldrh	r3, [r7, #6]
 800628a:	b2d8      	uxtb	r0, r3
 800628c:	7afb      	ldrb	r3, [r7, #11]
 800628e:	3319      	adds	r3, #25
 8006290:	b2db      	uxtb	r3, r3
 8006292:	461a      	mov	r2, r3
 8006294:	2120      	movs	r1, #32
 8006296:	f000 f921 	bl	80064dc <CODEC_IO_Write>
 800629a:	4603      	mov	r3, r0
 800629c:	461a      	mov	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	4413      	add	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80062a4:	88fb      	ldrh	r3, [r7, #6]
 80062a6:	b2d8      	uxtb	r0, r3
 80062a8:	7afb      	ldrb	r3, [r7, #11]
 80062aa:	3319      	adds	r3, #25
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	461a      	mov	r2, r3
 80062b0:	2121      	movs	r1, #33	; 0x21
 80062b2:	f000 f913 	bl	80064dc <CODEC_IO_Write>
 80062b6:	4603      	mov	r3, r0
 80062b8:	461a      	mov	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4413      	add	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]
 80062c0:	e01b      	b.n	80062fa <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80062c2:	88fb      	ldrh	r3, [r7, #6]
 80062c4:	b2d8      	uxtb	r0, r3
 80062c6:	7afb      	ldrb	r3, [r7, #11]
 80062c8:	3319      	adds	r3, #25
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	461a      	mov	r2, r3
 80062ce:	2120      	movs	r1, #32
 80062d0:	f000 f904 	bl	80064dc <CODEC_IO_Write>
 80062d4:	4603      	mov	r3, r0
 80062d6:	461a      	mov	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4413      	add	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80062de:	88fb      	ldrh	r3, [r7, #6]
 80062e0:	b2d8      	uxtb	r0, r3
 80062e2:	7afb      	ldrb	r3, [r7, #11]
 80062e4:	3319      	adds	r3, #25
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	461a      	mov	r2, r3
 80062ea:	2121      	movs	r1, #33	; 0x21
 80062ec:	f000 f8f6 	bl	80064dc <CODEC_IO_Write>
 80062f0:	4603      	mov	r3, r0
 80062f2:	461a      	mov	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4413      	add	r3, r2
 80062f8:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80062fa:	68fb      	ldr	r3, [r7, #12]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	51eb851f 	.word	0x51eb851f

08006308 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	4603      	mov	r3, r0
 8006310:	6039      	str	r1, [r7, #0]
 8006312:	80fb      	strh	r3, [r7, #6]
  return 0;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
	...

08006324 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	4603      	mov	r3, r0
 800632c:	6039      	str	r1, [r7, #0]
 800632e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8006330:	2300      	movs	r3, #0
 8006332:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d124      	bne.n	8006384 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800633a:	88fb      	ldrh	r3, [r7, #6]
 800633c:	b2db      	uxtb	r3, r3
 800633e:	22ff      	movs	r2, #255	; 0xff
 8006340:	2104      	movs	r1, #4
 8006342:	4618      	mov	r0, r3
 8006344:	f000 f8ca 	bl	80064dc <CODEC_IO_Write>
 8006348:	4603      	mov	r3, r0
 800634a:	461a      	mov	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	4413      	add	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8006352:	88fb      	ldrh	r3, [r7, #6]
 8006354:	b2db      	uxtb	r3, r3
 8006356:	2201      	movs	r2, #1
 8006358:	2122      	movs	r1, #34	; 0x22
 800635a:	4618      	mov	r0, r3
 800635c:	f000 f8be 	bl	80064dc <CODEC_IO_Write>
 8006360:	4603      	mov	r3, r0
 8006362:	461a      	mov	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	4413      	add	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800636a:	88fb      	ldrh	r3, [r7, #6]
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2201      	movs	r2, #1
 8006370:	2123      	movs	r1, #35	; 0x23
 8006372:	4618      	mov	r0, r3
 8006374:	f000 f8b2 	bl	80064dc <CODEC_IO_Write>
 8006378:	4603      	mov	r3, r0
 800637a:	461a      	mov	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4413      	add	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]
 8006382:	e025      	b.n	80063d0 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8006384:	88fb      	ldrh	r3, [r7, #6]
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2200      	movs	r2, #0
 800638a:	2122      	movs	r1, #34	; 0x22
 800638c:	4618      	mov	r0, r3
 800638e:	f000 f8a5 	bl	80064dc <CODEC_IO_Write>
 8006392:	4603      	mov	r3, r0
 8006394:	461a      	mov	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	4413      	add	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800639c:	88fb      	ldrh	r3, [r7, #6]
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2200      	movs	r2, #0
 80063a2:	2123      	movs	r1, #35	; 0x23
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 f899 	bl	80064dc <CODEC_IO_Write>
 80063aa:	4603      	mov	r3, r0
 80063ac:	461a      	mov	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	4413      	add	r3, r2
 80063b2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80063b4:	88fb      	ldrh	r3, [r7, #6]
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	4a08      	ldr	r2, [pc, #32]	; (80063dc <cs43l22_SetMute+0xb8>)
 80063ba:	7812      	ldrb	r2, [r2, #0]
 80063bc:	b2d2      	uxtb	r2, r2
 80063be:	2104      	movs	r1, #4
 80063c0:	4618      	mov	r0, r3
 80063c2:	f000 f88b 	bl	80064dc <CODEC_IO_Write>
 80063c6:	4603      	mov	r3, r0
 80063c8:	461a      	mov	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	4413      	add	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80063d0:	68fb      	ldr	r3, [r7, #12]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	20005991 	.word	0x20005991

080063e0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	460a      	mov	r2, r1
 80063ea:	80fb      	strh	r3, [r7, #6]
 80063ec:	4613      	mov	r3, r2
 80063ee:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80063f4:	797b      	ldrb	r3, [r7, #5]
 80063f6:	3b01      	subs	r3, #1
 80063f8:	2b03      	cmp	r3, #3
 80063fa:	d84b      	bhi.n	8006494 <cs43l22_SetOutputMode+0xb4>
 80063fc:	a201      	add	r2, pc, #4	; (adr r2, 8006404 <cs43l22_SetOutputMode+0x24>)
 80063fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006402:	bf00      	nop
 8006404:	08006415 	.word	0x08006415
 8006408:	08006435 	.word	0x08006435
 800640c:	08006455 	.word	0x08006455
 8006410:	08006475 	.word	0x08006475
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8006414:	88fb      	ldrh	r3, [r7, #6]
 8006416:	b2db      	uxtb	r3, r3
 8006418:	22fa      	movs	r2, #250	; 0xfa
 800641a:	2104      	movs	r1, #4
 800641c:	4618      	mov	r0, r3
 800641e:	f000 f85d 	bl	80064dc <CODEC_IO_Write>
 8006422:	4603      	mov	r3, r0
 8006424:	461a      	mov	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4413      	add	r3, r2
 800642a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 800642c:	4b24      	ldr	r3, [pc, #144]	; (80064c0 <cs43l22_SetOutputMode+0xe0>)
 800642e:	22fa      	movs	r2, #250	; 0xfa
 8006430:	701a      	strb	r2, [r3, #0]
      break;
 8006432:	e03f      	b.n	80064b4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	b2db      	uxtb	r3, r3
 8006438:	22af      	movs	r2, #175	; 0xaf
 800643a:	2104      	movs	r1, #4
 800643c:	4618      	mov	r0, r3
 800643e:	f000 f84d 	bl	80064dc <CODEC_IO_Write>
 8006442:	4603      	mov	r3, r0
 8006444:	461a      	mov	r2, r3
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	4413      	add	r3, r2
 800644a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800644c:	4b1c      	ldr	r3, [pc, #112]	; (80064c0 <cs43l22_SetOutputMode+0xe0>)
 800644e:	22af      	movs	r2, #175	; 0xaf
 8006450:	701a      	strb	r2, [r3, #0]
      break;
 8006452:	e02f      	b.n	80064b4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8006454:	88fb      	ldrh	r3, [r7, #6]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	22aa      	movs	r2, #170	; 0xaa
 800645a:	2104      	movs	r1, #4
 800645c:	4618      	mov	r0, r3
 800645e:	f000 f83d 	bl	80064dc <CODEC_IO_Write>
 8006462:	4603      	mov	r3, r0
 8006464:	461a      	mov	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	4413      	add	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800646c:	4b14      	ldr	r3, [pc, #80]	; (80064c0 <cs43l22_SetOutputMode+0xe0>)
 800646e:	22aa      	movs	r2, #170	; 0xaa
 8006470:	701a      	strb	r2, [r3, #0]
      break;
 8006472:	e01f      	b.n	80064b4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8006474:	88fb      	ldrh	r3, [r7, #6]
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2205      	movs	r2, #5
 800647a:	2104      	movs	r1, #4
 800647c:	4618      	mov	r0, r3
 800647e:	f000 f82d 	bl	80064dc <CODEC_IO_Write>
 8006482:	4603      	mov	r3, r0
 8006484:	461a      	mov	r2, r3
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	4413      	add	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800648c:	4b0c      	ldr	r3, [pc, #48]	; (80064c0 <cs43l22_SetOutputMode+0xe0>)
 800648e:	2205      	movs	r2, #5
 8006490:	701a      	strb	r2, [r3, #0]
      break;    
 8006492:	e00f      	b.n	80064b4 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8006494:	88fb      	ldrh	r3, [r7, #6]
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2205      	movs	r2, #5
 800649a:	2104      	movs	r1, #4
 800649c:	4618      	mov	r0, r3
 800649e:	f000 f81d 	bl	80064dc <CODEC_IO_Write>
 80064a2:	4603      	mov	r3, r0
 80064a4:	461a      	mov	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	4413      	add	r3, r2
 80064aa:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80064ac:	4b04      	ldr	r3, [pc, #16]	; (80064c0 <cs43l22_SetOutputMode+0xe0>)
 80064ae:	2205      	movs	r2, #5
 80064b0:	701a      	strb	r2, [r3, #0]
      break;
 80064b2:	bf00      	nop
  }  
  return counter;
 80064b4:	68fb      	ldr	r3, [r7, #12]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	20005991 	.word	0x20005991

080064c4 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	4603      	mov	r3, r0
 80064cc:	80fb      	strh	r3, [r7, #6]
  return 0;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	4603      	mov	r3, r0
 80064e4:	71fb      	strb	r3, [r7, #7]
 80064e6:	460b      	mov	r3, r1
 80064e8:	71bb      	strb	r3, [r7, #6]
 80064ea:	4613      	mov	r3, r2
 80064ec:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80064ee:	2300      	movs	r3, #0
 80064f0:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80064f2:	797a      	ldrb	r2, [r7, #5]
 80064f4:	79b9      	ldrb	r1, [r7, #6]
 80064f6:	79fb      	ldrb	r3, [r7, #7]
 80064f8:	4618      	mov	r0, r3
 80064fa:	f000 f92a 	bl	8006752 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	b2db      	uxtb	r3, r3
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8006510:	480e      	ldr	r0, [pc, #56]	; (800654c <I2Cx_Init+0x40>)
 8006512:	f003 fc99 	bl	8009e48 <HAL_I2C_GetState>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d114      	bne.n	8006546 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 800651c:	4b0b      	ldr	r3, [pc, #44]	; (800654c <I2Cx_Init+0x40>)
 800651e:	4a0c      	ldr	r2, [pc, #48]	; (8006550 <I2Cx_Init+0x44>)
 8006520:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006522:	4b0a      	ldr	r3, [pc, #40]	; (800654c <I2Cx_Init+0x40>)
 8006524:	2200      	movs	r2, #0
 8006526:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8006528:	4b08      	ldr	r3, [pc, #32]	; (800654c <I2Cx_Init+0x40>)
 800652a:	2233      	movs	r2, #51	; 0x33
 800652c:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800652e:	4b07      	ldr	r3, [pc, #28]	; (800654c <I2Cx_Init+0x40>)
 8006530:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006534:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8006536:	4b05      	ldr	r3, [pc, #20]	; (800654c <I2Cx_Init+0x40>)
 8006538:	4a06      	ldr	r2, [pc, #24]	; (8006554 <I2Cx_Init+0x48>)
 800653a:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 800653c:	f000 f876 	bl	800662c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8006540:	4802      	ldr	r0, [pc, #8]	; (800654c <I2Cx_Init+0x40>)
 8006542:	f002 ffed 	bl	8009520 <HAL_I2C_Init>
  }
}
 8006546:	bf00      	nop
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	20005994 	.word	0x20005994
 8006550:	000186a0 	.word	0x000186a0
 8006554:	40005400 	.word	0x40005400

08006558 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b088      	sub	sp, #32
 800655c:	af04      	add	r7, sp, #16
 800655e:	4603      	mov	r3, r0
 8006560:	71fb      	strb	r3, [r7, #7]
 8006562:	460b      	mov	r3, r1
 8006564:	71bb      	strb	r3, [r7, #6]
 8006566:	4613      	mov	r3, r2
 8006568:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800656a:	2300      	movs	r3, #0
 800656c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800656e:	79fb      	ldrb	r3, [r7, #7]
 8006570:	b299      	uxth	r1, r3
 8006572:	79bb      	ldrb	r3, [r7, #6]
 8006574:	b29a      	uxth	r2, r3
 8006576:	4b0c      	ldr	r3, [pc, #48]	; (80065a8 <I2Cx_WriteData+0x50>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	9302      	str	r3, [sp, #8]
 800657c:	2301      	movs	r3, #1
 800657e:	9301      	str	r3, [sp, #4]
 8006580:	1d7b      	adds	r3, r7, #5
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	2301      	movs	r3, #1
 8006586:	4809      	ldr	r0, [pc, #36]	; (80065ac <I2Cx_WriteData+0x54>)
 8006588:	f003 f93e 	bl	8009808 <HAL_I2C_Mem_Write>
 800658c:	4603      	mov	r3, r0
 800658e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8006596:	79fb      	ldrb	r3, [r7, #7]
 8006598:	4618      	mov	r0, r3
 800659a:	f000 f837 	bl	800660c <I2Cx_Error>
  }
}
 800659e:	bf00      	nop
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	2000005c 	.word	0x2000005c
 80065ac:	20005994 	.word	0x20005994

080065b0 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b088      	sub	sp, #32
 80065b4:	af04      	add	r7, sp, #16
 80065b6:	4603      	mov	r3, r0
 80065b8:	460a      	mov	r2, r1
 80065ba:	71fb      	strb	r3, [r7, #7]
 80065bc:	4613      	mov	r3, r2
 80065be:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80065c4:	2300      	movs	r3, #0
 80065c6:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 80065c8:	79fb      	ldrb	r3, [r7, #7]
 80065ca:	b299      	uxth	r1, r3
 80065cc:	79bb      	ldrb	r3, [r7, #6]
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	4b0c      	ldr	r3, [pc, #48]	; (8006604 <I2Cx_ReadData+0x54>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	9302      	str	r3, [sp, #8]
 80065d6:	2301      	movs	r3, #1
 80065d8:	9301      	str	r3, [sp, #4]
 80065da:	f107 030e 	add.w	r3, r7, #14
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	2301      	movs	r3, #1
 80065e2:	4809      	ldr	r0, [pc, #36]	; (8006608 <I2Cx_ReadData+0x58>)
 80065e4:	f003 fa0a 	bl	80099fc <HAL_I2C_Mem_Read>
 80065e8:	4603      	mov	r3, r0
 80065ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80065f2:	79fb      	ldrb	r3, [r7, #7]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 f809 	bl	800660c <I2Cx_Error>
  }
  return value;
 80065fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	2000005c 	.word	0x2000005c
 8006608:	20005994 	.word	0x20005994

0800660c <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	4603      	mov	r3, r0
 8006614:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8006616:	4804      	ldr	r0, [pc, #16]	; (8006628 <I2Cx_Error+0x1c>)
 8006618:	f003 f8c6 	bl	80097a8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 800661c:	f7ff ff76 	bl	800650c <I2Cx_Init>
}
 8006620:	bf00      	nop
 8006622:	3708      	adds	r7, #8
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	20005994 	.word	0x20005994

0800662c <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b088      	sub	sp, #32
 8006630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8006632:	2300      	movs	r3, #0
 8006634:	60bb      	str	r3, [r7, #8]
 8006636:	4b25      	ldr	r3, [pc, #148]	; (80066cc <I2Cx_MspInit+0xa0>)
 8006638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663a:	4a24      	ldr	r2, [pc, #144]	; (80066cc <I2Cx_MspInit+0xa0>)
 800663c:	f043 0302 	orr.w	r3, r3, #2
 8006640:	6313      	str	r3, [r2, #48]	; 0x30
 8006642:	4b22      	ldr	r3, [pc, #136]	; (80066cc <I2Cx_MspInit+0xa0>)
 8006644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006646:	f003 0302 	and.w	r3, r3, #2
 800664a:	60bb      	str	r3, [r7, #8]
 800664c:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800664e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8006652:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006654:	2312      	movs	r3, #18
 8006656:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8006658:	2302      	movs	r3, #2
 800665a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8006660:	2304      	movs	r3, #4
 8006662:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8006664:	f107 030c 	add.w	r3, r7, #12
 8006668:	4619      	mov	r1, r3
 800666a:	4819      	ldr	r0, [pc, #100]	; (80066d0 <I2Cx_MspInit+0xa4>)
 800666c:	f001 f86c 	bl	8007748 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8006670:	2300      	movs	r3, #0
 8006672:	607b      	str	r3, [r7, #4]
 8006674:	4b15      	ldr	r3, [pc, #84]	; (80066cc <I2Cx_MspInit+0xa0>)
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	4a14      	ldr	r2, [pc, #80]	; (80066cc <I2Cx_MspInit+0xa0>)
 800667a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800667e:	6413      	str	r3, [r2, #64]	; 0x40
 8006680:	4b12      	ldr	r3, [pc, #72]	; (80066cc <I2Cx_MspInit+0xa0>)
 8006682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006688:	607b      	str	r3, [r7, #4]
 800668a:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800668c:	4b0f      	ldr	r3, [pc, #60]	; (80066cc <I2Cx_MspInit+0xa0>)
 800668e:	6a1b      	ldr	r3, [r3, #32]
 8006690:	4a0e      	ldr	r2, [pc, #56]	; (80066cc <I2Cx_MspInit+0xa0>)
 8006692:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006696:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8006698:	4b0c      	ldr	r3, [pc, #48]	; (80066cc <I2Cx_MspInit+0xa0>)
 800669a:	6a1b      	ldr	r3, [r3, #32]
 800669c:	4a0b      	ldr	r2, [pc, #44]	; (80066cc <I2Cx_MspInit+0xa0>)
 800669e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066a2:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 80066a4:	2200      	movs	r2, #0
 80066a6:	2100      	movs	r1, #0
 80066a8:	201f      	movs	r0, #31
 80066aa:	f000 fc0a 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80066ae:	201f      	movs	r0, #31
 80066b0:	f000 fc23 	bl	8006efa <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 80066b4:	2200      	movs	r2, #0
 80066b6:	2100      	movs	r1, #0
 80066b8:	2020      	movs	r0, #32
 80066ba:	f000 fc02 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 80066be:	2020      	movs	r0, #32
 80066c0:	f000 fc1b 	bl	8006efa <HAL_NVIC_EnableIRQ>
}
 80066c4:	bf00      	nop
 80066c6:	3720      	adds	r7, #32
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	40023800 	.word	0x40023800
 80066d0:	40020400 	.word	0x40020400

080066d4 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 80066da:	2300      	movs	r3, #0
 80066dc:	603b      	str	r3, [r7, #0]
 80066de:	4b17      	ldr	r3, [pc, #92]	; (800673c <AUDIO_IO_Init+0x68>)
 80066e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e2:	4a16      	ldr	r2, [pc, #88]	; (800673c <AUDIO_IO_Init+0x68>)
 80066e4:	f043 0308 	orr.w	r3, r3, #8
 80066e8:	6313      	str	r3, [r2, #48]	; 0x30
 80066ea:	4b14      	ldr	r3, [pc, #80]	; (800673c <AUDIO_IO_Init+0x68>)
 80066ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ee:	f003 0308 	and.w	r3, r3, #8
 80066f2:	603b      	str	r3, [r7, #0]
 80066f4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 80066f6:	2310      	movs	r3, #16
 80066f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066fa:	2301      	movs	r3, #1
 80066fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80066fe:	2302      	movs	r3, #2
 8006700:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8006706:	1d3b      	adds	r3, r7, #4
 8006708:	4619      	mov	r1, r3
 800670a:	480d      	ldr	r0, [pc, #52]	; (8006740 <AUDIO_IO_Init+0x6c>)
 800670c:	f001 f81c 	bl	8007748 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8006710:	f7ff fefc 	bl	800650c <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8006714:	2200      	movs	r2, #0
 8006716:	2110      	movs	r1, #16
 8006718:	4809      	ldr	r0, [pc, #36]	; (8006740 <AUDIO_IO_Init+0x6c>)
 800671a:	f001 fac5 	bl	8007ca8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800671e:	2005      	movs	r0, #5
 8006720:	f000 fad0 	bl	8006cc4 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8006724:	2201      	movs	r2, #1
 8006726:	2110      	movs	r1, #16
 8006728:	4805      	ldr	r0, [pc, #20]	; (8006740 <AUDIO_IO_Init+0x6c>)
 800672a:	f001 fabd 	bl	8007ca8 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800672e:	2005      	movs	r0, #5
 8006730:	f000 fac8 	bl	8006cc4 <HAL_Delay>
}
 8006734:	bf00      	nop
 8006736:	3718      	adds	r7, #24
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40023800 	.word	0x40023800
 8006740:	40020c00 	.word	0x40020c00

08006744 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8006744:	b480      	push	{r7}
 8006746:	af00      	add	r7, sp, #0
  
}
 8006748:	bf00      	nop
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b082      	sub	sp, #8
 8006756:	af00      	add	r7, sp, #0
 8006758:	4603      	mov	r3, r0
 800675a:	71fb      	strb	r3, [r7, #7]
 800675c:	460b      	mov	r3, r1
 800675e:	71bb      	strb	r3, [r7, #6]
 8006760:	4613      	mov	r3, r2
 8006762:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8006764:	797a      	ldrb	r2, [r7, #5]
 8006766:	79b9      	ldrb	r1, [r7, #6]
 8006768:	79fb      	ldrb	r3, [r7, #7]
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff fef4 	bl	8006558 <I2Cx_WriteData>
}
 8006770:	bf00      	nop
 8006772:	3708      	adds	r7, #8
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	4603      	mov	r3, r0
 8006780:	460a      	mov	r2, r1
 8006782:	71fb      	strb	r3, [r7, #7]
 8006784:	4613      	mov	r3, r2
 8006786:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8006788:	79ba      	ldrb	r2, [r7, #6]
 800678a:	79fb      	ldrb	r3, [r7, #7]
 800678c:	4611      	mov	r1, r2
 800678e:	4618      	mov	r0, r3
 8006790:	f7ff ff0e 	bl	80065b0 <I2Cx_ReadData>
 8006794:	4603      	mov	r3, r0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80067a0:	b590      	push	{r4, r7, lr}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	603a      	str	r2, [r7, #0]
 80067aa:	80fb      	strh	r3, [r7, #6]
 80067ac:	460b      	mov	r3, r1
 80067ae:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80067b0:	2300      	movs	r3, #0
 80067b2:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80067b4:	2200      	movs	r2, #0
 80067b6:	6839      	ldr	r1, [r7, #0]
 80067b8:	481c      	ldr	r0, [pc, #112]	; (800682c <BSP_AUDIO_OUT_Init+0x8c>)
 80067ba:	f000 f88d 	bl	80068d8 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80067be:	4b1b      	ldr	r3, [pc, #108]	; (800682c <BSP_AUDIO_OUT_Init+0x8c>)
 80067c0:	4a1b      	ldr	r2, [pc, #108]	; (8006830 <BSP_AUDIO_OUT_Init+0x90>)
 80067c2:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80067c4:	4819      	ldr	r0, [pc, #100]	; (800682c <BSP_AUDIO_OUT_Init+0x8c>)
 80067c6:	f004 f891 	bl	800a8ec <HAL_I2S_GetState>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d103      	bne.n	80067d8 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80067d0:	2100      	movs	r1, #0
 80067d2:	4816      	ldr	r0, [pc, #88]	; (800682c <BSP_AUDIO_OUT_Init+0x8c>)
 80067d4:	f000 f8da 	bl	800698c <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80067d8:	6838      	ldr	r0, [r7, #0]
 80067da:	f000 f997 	bl	8006b0c <I2S3_Init>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d001      	beq.n	80067e8 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80067e8:	7bfb      	ldrb	r3, [r7, #15]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10e      	bne.n	800680c <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80067ee:	4b11      	ldr	r3, [pc, #68]	; (8006834 <BSP_AUDIO_OUT_Init+0x94>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	2094      	movs	r0, #148	; 0x94
 80067f4:	4798      	blx	r3
 80067f6:	4603      	mov	r3, r0
 80067f8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80067fc:	2be0      	cmp	r3, #224	; 0xe0
 80067fe:	d103      	bne.n	8006808 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8006800:	4b0d      	ldr	r3, [pc, #52]	; (8006838 <BSP_AUDIO_OUT_Init+0x98>)
 8006802:	4a0c      	ldr	r2, [pc, #48]	; (8006834 <BSP_AUDIO_OUT_Init+0x94>)
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	e001      	b.n	800680c <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 800680c:	7bfb      	ldrb	r3, [r7, #15]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d107      	bne.n	8006822 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8006812:	4b09      	ldr	r3, [pc, #36]	; (8006838 <BSP_AUDIO_OUT_Init+0x98>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681c      	ldr	r4, [r3, #0]
 8006818:	797a      	ldrb	r2, [r7, #5]
 800681a:	88f9      	ldrh	r1, [r7, #6]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	2094      	movs	r0, #148	; 0x94
 8006820:	47a0      	blx	r4
  }
  
  return ret;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3714      	adds	r7, #20
 8006828:	46bd      	mov	sp, r7
 800682a:	bd90      	pop	{r4, r7, pc}
 800682c:	20007950 	.word	0x20007950
 8006830:	40003c00 	.word	0x40003c00
 8006834:	20000028 	.word	0x20000028
 8006838:	200059e8 	.word	0x200059e8

0800683c <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8006846:	4b10      	ldr	r3, [pc, #64]	; (8006888 <BSP_AUDIO_OUT_Play+0x4c>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	b292      	uxth	r2, r2
 8006850:	6879      	ldr	r1, [r7, #4]
 8006852:	2094      	movs	r0, #148	; 0x94
 8006854:	4798      	blx	r3
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e00f      	b.n	8006880 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006866:	d203      	bcs.n	8006870 <BSP_AUDIO_OUT_Play+0x34>
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	085b      	lsrs	r3, r3, #1
 800686c:	b29b      	uxth	r3, r3
 800686e:	e001      	b.n	8006874 <BSP_AUDIO_OUT_Play+0x38>
 8006870:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006874:	461a      	mov	r2, r3
 8006876:	6879      	ldr	r1, [r7, #4]
 8006878:	4804      	ldr	r0, [pc, #16]	; (800688c <BSP_AUDIO_OUT_Play+0x50>)
 800687a:	f003 ff8f 	bl	800a79c <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800687e:	2300      	movs	r3, #0
  }
}
 8006880:	4618      	mov	r0, r3
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	200059e8 	.word	0x200059e8
 800688c:	20007950 	.word	0x20007950

08006890 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a04      	ldr	r2, [pc, #16]	; (80068b0 <HAL_I2S_TxCpltCallback+0x20>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d101      	bne.n	80068a6 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80068a2:	f7fc fc7d 	bl	80031a0 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80068a6:	bf00      	nop
 80068a8:	3708      	adds	r7, #8
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	40003c00 	.word	0x40003c00

080068b4 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a04      	ldr	r2, [pc, #16]	; (80068d4 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d101      	bne.n	80068ca <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80068c6:	f7fc fc55 	bl	8003174 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80068ca:	bf00      	nop
 80068cc:	3708      	adds	r7, #8
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40003c00 	.word	0x40003c00

080068d8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80068d8:	b580      	push	{r7, lr}
 80068da:	b08a      	sub	sp, #40	; 0x28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80068e4:	2300      	movs	r3, #0
 80068e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80068ea:	23ff      	movs	r3, #255	; 0xff
 80068ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 80068f0:	2300      	movs	r3, #0
 80068f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80068f6:	e010      	b.n	800691a <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80068f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80068fc:	4a20      	ldr	r2, [pc, #128]	; (8006980 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80068fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	429a      	cmp	r2, r3
 8006906:	d103      	bne.n	8006910 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8006908:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800690c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8006910:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006914:	3301      	adds	r3, #1
 8006916:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800691a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800691e:	2b07      	cmp	r3, #7
 8006920:	d9ea      	bls.n	80068f8 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8006922:	f107 0314 	add.w	r3, r7, #20
 8006926:	4618      	mov	r0, r3
 8006928:	f005 f8fe 	bl	800bb28 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 800692c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006930:	f003 0307 	and.w	r3, r3, #7
 8006934:	2b00      	cmp	r3, #0
 8006936:	d113      	bne.n	8006960 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8006938:	2301      	movs	r3, #1
 800693a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800693c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006940:	4a10      	ldr	r2, [pc, #64]	; (8006984 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8006942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006946:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8006948:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800694c:	4a0e      	ldr	r2, [pc, #56]	; (8006988 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 800694e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006952:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8006954:	f107 0314 	add.w	r3, r7, #20
 8006958:	4618      	mov	r0, r3
 800695a:	f005 f803 	bl	800b964 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800695e:	e00b      	b.n	8006978 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8006960:	2301      	movs	r3, #1
 8006962:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8006964:	f44f 7381 	mov.w	r3, #258	; 0x102
 8006968:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800696a:	2303      	movs	r3, #3
 800696c:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800696e:	f107 0314 	add.w	r3, r7, #20
 8006972:	4618      	mov	r0, r3
 8006974:	f004 fff6 	bl	800b964 <HAL_RCCEx_PeriphCLKConfig>
}
 8006978:	bf00      	nop
 800697a:	3728      	adds	r7, #40	; 0x28
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	080165e4 	.word	0x080165e4
 8006984:	08016604 	.word	0x08016604
 8006988:	08016624 	.word	0x08016624

0800698c <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08c      	sub	sp, #48	; 0x30
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8006996:	2300      	movs	r3, #0
 8006998:	61bb      	str	r3, [r7, #24]
 800699a:	4b56      	ldr	r3, [pc, #344]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800699c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699e:	4a55      	ldr	r2, [pc, #340]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069a4:	6413      	str	r3, [r2, #64]	; 0x40
 80069a6:	4b53      	ldr	r3, [pc, #332]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069ae:	61bb      	str	r3, [r7, #24]
 80069b0:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80069b2:	2300      	movs	r3, #0
 80069b4:	617b      	str	r3, [r7, #20]
 80069b6:	4b4f      	ldr	r3, [pc, #316]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ba:	4a4e      	ldr	r2, [pc, #312]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069bc:	f043 0304 	orr.w	r3, r3, #4
 80069c0:	6313      	str	r3, [r2, #48]	; 0x30
 80069c2:	4b4c      	ldr	r3, [pc, #304]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c6:	f003 0304 	and.w	r3, r3, #4
 80069ca:	617b      	str	r3, [r7, #20]
 80069cc:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80069ce:	2300      	movs	r3, #0
 80069d0:	613b      	str	r3, [r7, #16]
 80069d2:	4b48      	ldr	r3, [pc, #288]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d6:	4a47      	ldr	r2, [pc, #284]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069d8:	f043 0301 	orr.w	r3, r3, #1
 80069dc:	6313      	str	r3, [r2, #48]	; 0x30
 80069de:	4b45      	ldr	r3, [pc, #276]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80069e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	613b      	str	r3, [r7, #16]
 80069e8:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80069ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80069ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80069f0:	2302      	movs	r3, #2
 80069f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80069f4:	2300      	movs	r3, #0
 80069f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80069f8:	2302      	movs	r3, #2
 80069fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80069fc:	2306      	movs	r3, #6
 80069fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8006a00:	f107 031c 	add.w	r3, r7, #28
 8006a04:	4619      	mov	r1, r3
 8006a06:	483c      	ldr	r0, [pc, #240]	; (8006af8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8006a08:	f000 fe9e 	bl	8007748 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8006a0c:	2310      	movs	r3, #16
 8006a0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8006a10:	f107 031c 	add.w	r3, r7, #28
 8006a14:	4619      	mov	r1, r3
 8006a16:	4839      	ldr	r0, [pc, #228]	; (8006afc <BSP_AUDIO_OUT_MspInit+0x170>)
 8006a18:	f000 fe96 	bl	8007748 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	4b34      	ldr	r3, [pc, #208]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8006a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a24:	4a33      	ldr	r2, [pc, #204]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8006a26:	f043 0304 	orr.w	r3, r3, #4
 8006a2a:	6313      	str	r3, [r2, #48]	; 0x30
 8006a2c:	4b31      	ldr	r3, [pc, #196]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a30:	f003 0304 	and.w	r3, r3, #4
 8006a34:	60fb      	str	r3, [r7, #12]
 8006a36:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8006a38:	2380      	movs	r3, #128	; 0x80
 8006a3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8006a3c:	f107 031c 	add.w	r3, r7, #28
 8006a40:	4619      	mov	r1, r3
 8006a42:	482d      	ldr	r0, [pc, #180]	; (8006af8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8006a44:	f000 fe80 	bl	8007748 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8006a48:	2300      	movs	r3, #0
 8006a4a:	60bb      	str	r3, [r7, #8]
 8006a4c:	4b29      	ldr	r3, [pc, #164]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	4a28      	ldr	r2, [pc, #160]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8006a52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a56:	6313      	str	r3, [r2, #48]	; 0x30
 8006a58:	4b26      	ldr	r3, [pc, #152]	; (8006af4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8006a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a60:	60bb      	str	r3, [r7, #8]
 8006a62:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a25      	ldr	r2, [pc, #148]	; (8006b00 <BSP_AUDIO_OUT_MspInit+0x174>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d136      	bne.n	8006adc <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8006a6e:	4b25      	ldr	r3, [pc, #148]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8006a74:	4b23      	ldr	r3, [pc, #140]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a76:	2240      	movs	r2, #64	; 0x40
 8006a78:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8006a7a:	4b22      	ldr	r3, [pc, #136]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8006a80:	4b20      	ldr	r3, [pc, #128]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a86:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8006a88:	4b1e      	ldr	r3, [pc, #120]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a8e:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8006a90:	4b1c      	ldr	r3, [pc, #112]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006a96:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8006a98:	4b1a      	ldr	r3, [pc, #104]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8006a9e:	4b19      	ldr	r3, [pc, #100]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006aa0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006aa4:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8006aa6:	4b17      	ldr	r3, [pc, #92]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006aa8:	2204      	movs	r2, #4
 8006aaa:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8006aac:	4b15      	ldr	r3, [pc, #84]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006aae:	2203      	movs	r2, #3
 8006ab0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8006ab2:	4b14      	ldr	r3, [pc, #80]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8006ab8:	4b12      	ldr	r3, [pc, #72]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006aba:	2200      	movs	r2, #0
 8006abc:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8006abe:	4b11      	ldr	r3, [pc, #68]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006ac0:	4a11      	ldr	r2, [pc, #68]	; (8006b08 <BSP_AUDIO_OUT_MspInit+0x17c>)
 8006ac2:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a0f      	ldr	r2, [pc, #60]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006ac8:	639a      	str	r2, [r3, #56]	; 0x38
 8006aca:	4a0e      	ldr	r2, [pc, #56]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8006ad0:	480c      	ldr	r0, [pc, #48]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006ad2:	f000 faf7 	bl	80070c4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8006ad6:	480b      	ldr	r0, [pc, #44]	; (8006b04 <BSP_AUDIO_OUT_MspInit+0x178>)
 8006ad8:	f000 fa46 	bl	8006f68 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8006adc:	2200      	movs	r2, #0
 8006ade:	210e      	movs	r1, #14
 8006ae0:	202f      	movs	r0, #47	; 0x2f
 8006ae2:	f000 f9ee 	bl	8006ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8006ae6:	202f      	movs	r0, #47	; 0x2f
 8006ae8:	f000 fa07 	bl	8006efa <HAL_NVIC_EnableIRQ>
}
 8006aec:	bf00      	nop
 8006aee:	3730      	adds	r7, #48	; 0x30
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	40023800 	.word	0x40023800
 8006af8:	40020800 	.word	0x40020800
 8006afc:	40020000 	.word	0x40020000
 8006b00:	40003c00 	.word	0x40003c00
 8006b04:	200059ec 	.word	0x200059ec
 8006b08:	400260b8 	.word	0x400260b8

08006b0c <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8006b14:	4b17      	ldr	r3, [pc, #92]	; (8006b74 <I2S3_Init+0x68>)
 8006b16:	4a18      	ldr	r2, [pc, #96]	; (8006b78 <I2S3_Init+0x6c>)
 8006b18:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8006b1a:	4b16      	ldr	r3, [pc, #88]	; (8006b74 <I2S3_Init+0x68>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	4b14      	ldr	r3, [pc, #80]	; (8006b74 <I2S3_Init+0x68>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b28:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8006b2a:	4a12      	ldr	r2, [pc, #72]	; (8006b74 <I2S3_Init+0x68>)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8006b30:	4b10      	ldr	r3, [pc, #64]	; (8006b74 <I2S3_Init+0x68>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8006b36:	4b0f      	ldr	r3, [pc, #60]	; (8006b74 <I2S3_Init+0x68>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8006b3c:	4b0d      	ldr	r3, [pc, #52]	; (8006b74 <I2S3_Init+0x68>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8006b42:	4b0c      	ldr	r3, [pc, #48]	; (8006b74 <I2S3_Init+0x68>)
 8006b44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b48:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8006b4a:	4b0a      	ldr	r3, [pc, #40]	; (8006b74 <I2S3_Init+0x68>)
 8006b4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b50:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8006b52:	4b08      	ldr	r3, [pc, #32]	; (8006b74 <I2S3_Init+0x68>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8006b58:	4806      	ldr	r0, [pc, #24]	; (8006b74 <I2S3_Init+0x68>)
 8006b5a:	f003 fcdf 	bl	800a51c <HAL_I2S_Init>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d001      	beq.n	8006b68 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e000      	b.n	8006b6a <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8006b68:	2300      	movs	r3, #0
  }
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3708      	adds	r7, #8
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20007950 	.word	0x20007950
 8006b78:	40003c00 	.word	0x40003c00

08006b7c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8006b84:	f000 f804 	bl	8006b90 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8006b88:	bf00      	nop
 8006b8a:	3708      	adds	r7, #8
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8006b90:	b480      	push	{r7}
 8006b92:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8006b94:	bf00      	nop
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8006b9e:	b480      	push	{r7}
 8006ba0:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8006ba2:	bf00      	nop
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a07      	ldr	r2, [pc, #28]	; (8006bd8 <HAL_I2S_ErrorCallback+0x2c>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d101      	bne.n	8006bc2 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8006bbe:	f7fc fb05 	bl	80031cc <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a05      	ldr	r2, [pc, #20]	; (8006bdc <HAL_I2S_ErrorCallback+0x30>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d101      	bne.n	8006bd0 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8006bcc:	f7ff ffe7 	bl	8006b9e <BSP_AUDIO_IN_Error_Callback>
  }
}
 8006bd0:	bf00      	nop
 8006bd2:	3708      	adds	r7, #8
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	40003c00 	.word	0x40003c00
 8006bdc:	40003800 	.word	0x40003800

08006be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006be4:	4b0e      	ldr	r3, [pc, #56]	; (8006c20 <HAL_Init+0x40>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a0d      	ldr	r2, [pc, #52]	; (8006c20 <HAL_Init+0x40>)
 8006bea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006bf0:	4b0b      	ldr	r3, [pc, #44]	; (8006c20 <HAL_Init+0x40>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a0a      	ldr	r2, [pc, #40]	; (8006c20 <HAL_Init+0x40>)
 8006bf6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006bfc:	4b08      	ldr	r3, [pc, #32]	; (8006c20 <HAL_Init+0x40>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a07      	ldr	r2, [pc, #28]	; (8006c20 <HAL_Init+0x40>)
 8006c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c08:	2003      	movs	r0, #3
 8006c0a:	f000 f94f 	bl	8006eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006c0e:	2000      	movs	r0, #0
 8006c10:	f000 f808 	bl	8006c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006c14:	f7fb fc32 	bl	800247c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	40023c00 	.word	0x40023c00

08006c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006c2c:	4b12      	ldr	r3, [pc, #72]	; (8006c78 <HAL_InitTick+0x54>)
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	4b12      	ldr	r3, [pc, #72]	; (8006c7c <HAL_InitTick+0x58>)
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	4619      	mov	r1, r3
 8006c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 f967 	bl	8006f16 <HAL_SYSTICK_Config>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d001      	beq.n	8006c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e00e      	b.n	8006c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2b0f      	cmp	r3, #15
 8006c56:	d80a      	bhi.n	8006c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006c58:	2200      	movs	r2, #0
 8006c5a:	6879      	ldr	r1, [r7, #4]
 8006c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c60:	f000 f92f 	bl	8006ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006c64:	4a06      	ldr	r2, [pc, #24]	; (8006c80 <HAL_InitTick+0x5c>)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	e000      	b.n	8006c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3708      	adds	r7, #8
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	20000018 	.word	0x20000018
 8006c7c:	20000064 	.word	0x20000064
 8006c80:	20000060 	.word	0x20000060

08006c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006c84:	b480      	push	{r7}
 8006c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006c88:	4b06      	ldr	r3, [pc, #24]	; (8006ca4 <HAL_IncTick+0x20>)
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	4b06      	ldr	r3, [pc, #24]	; (8006ca8 <HAL_IncTick+0x24>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4413      	add	r3, r2
 8006c94:	4a04      	ldr	r2, [pc, #16]	; (8006ca8 <HAL_IncTick+0x24>)
 8006c96:	6013      	str	r3, [r2, #0]
}
 8006c98:	bf00      	nop
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	20000064 	.word	0x20000064
 8006ca8:	200079e0 	.word	0x200079e0

08006cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
  return uwTick;
 8006cb0:	4b03      	ldr	r3, [pc, #12]	; (8006cc0 <HAL_GetTick+0x14>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	200079e0 	.word	0x200079e0

08006cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ccc:	f7ff ffee 	bl	8006cac <HAL_GetTick>
 8006cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cdc:	d005      	beq.n	8006cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006cde:	4b0a      	ldr	r3, [pc, #40]	; (8006d08 <HAL_Delay+0x44>)
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006cea:	bf00      	nop
 8006cec:	f7ff ffde 	bl	8006cac <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	68fa      	ldr	r2, [r7, #12]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d8f7      	bhi.n	8006cec <HAL_Delay+0x28>
  {
  }
}
 8006cfc:	bf00      	nop
 8006cfe:	bf00      	nop
 8006d00:	3710      	adds	r7, #16
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	20000064 	.word	0x20000064

08006d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f003 0307 	and.w	r3, r3, #7
 8006d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d1c:	4b0c      	ldr	r3, [pc, #48]	; (8006d50 <__NVIC_SetPriorityGrouping+0x44>)
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006d28:	4013      	ands	r3, r2
 8006d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d3e:	4a04      	ldr	r2, [pc, #16]	; (8006d50 <__NVIC_SetPriorityGrouping+0x44>)
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	60d3      	str	r3, [r2, #12]
}
 8006d44:	bf00      	nop
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	e000ed00 	.word	0xe000ed00

08006d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d54:	b480      	push	{r7}
 8006d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d58:	4b04      	ldr	r3, [pc, #16]	; (8006d6c <__NVIC_GetPriorityGrouping+0x18>)
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	0a1b      	lsrs	r3, r3, #8
 8006d5e:	f003 0307 	and.w	r3, r3, #7
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	e000ed00 	.word	0xe000ed00

08006d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	4603      	mov	r3, r0
 8006d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	db0b      	blt.n	8006d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d82:	79fb      	ldrb	r3, [r7, #7]
 8006d84:	f003 021f 	and.w	r2, r3, #31
 8006d88:	4907      	ldr	r1, [pc, #28]	; (8006da8 <__NVIC_EnableIRQ+0x38>)
 8006d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d8e:	095b      	lsrs	r3, r3, #5
 8006d90:	2001      	movs	r0, #1
 8006d92:	fa00 f202 	lsl.w	r2, r0, r2
 8006d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006d9a:	bf00      	nop
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	e000e100 	.word	0xe000e100

08006dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	4603      	mov	r3, r0
 8006db4:	6039      	str	r1, [r7, #0]
 8006db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	db0a      	blt.n	8006dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	b2da      	uxtb	r2, r3
 8006dc4:	490c      	ldr	r1, [pc, #48]	; (8006df8 <__NVIC_SetPriority+0x4c>)
 8006dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dca:	0112      	lsls	r2, r2, #4
 8006dcc:	b2d2      	uxtb	r2, r2
 8006dce:	440b      	add	r3, r1
 8006dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006dd4:	e00a      	b.n	8006dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	b2da      	uxtb	r2, r3
 8006dda:	4908      	ldr	r1, [pc, #32]	; (8006dfc <__NVIC_SetPriority+0x50>)
 8006ddc:	79fb      	ldrb	r3, [r7, #7]
 8006dde:	f003 030f 	and.w	r3, r3, #15
 8006de2:	3b04      	subs	r3, #4
 8006de4:	0112      	lsls	r2, r2, #4
 8006de6:	b2d2      	uxtb	r2, r2
 8006de8:	440b      	add	r3, r1
 8006dea:	761a      	strb	r2, [r3, #24]
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr
 8006df8:	e000e100 	.word	0xe000e100
 8006dfc:	e000ed00 	.word	0xe000ed00

08006e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b089      	sub	sp, #36	; 0x24
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f003 0307 	and.w	r3, r3, #7
 8006e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	f1c3 0307 	rsb	r3, r3, #7
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	bf28      	it	cs
 8006e1e:	2304      	movcs	r3, #4
 8006e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	3304      	adds	r3, #4
 8006e26:	2b06      	cmp	r3, #6
 8006e28:	d902      	bls.n	8006e30 <NVIC_EncodePriority+0x30>
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	3b03      	subs	r3, #3
 8006e2e:	e000      	b.n	8006e32 <NVIC_EncodePriority+0x32>
 8006e30:	2300      	movs	r3, #0
 8006e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e34:	f04f 32ff 	mov.w	r2, #4294967295
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e3e:	43da      	mvns	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	401a      	ands	r2, r3
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e48:	f04f 31ff 	mov.w	r1, #4294967295
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e52:	43d9      	mvns	r1, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e58:	4313      	orrs	r3, r2
         );
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3724      	adds	r7, #36	; 0x24
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr
	...

08006e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006e78:	d301      	bcc.n	8006e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e00f      	b.n	8006e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e7e:	4a0a      	ldr	r2, [pc, #40]	; (8006ea8 <SysTick_Config+0x40>)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e86:	210f      	movs	r1, #15
 8006e88:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8c:	f7ff ff8e 	bl	8006dac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e90:	4b05      	ldr	r3, [pc, #20]	; (8006ea8 <SysTick_Config+0x40>)
 8006e92:	2200      	movs	r2, #0
 8006e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e96:	4b04      	ldr	r3, [pc, #16]	; (8006ea8 <SysTick_Config+0x40>)
 8006e98:	2207      	movs	r2, #7
 8006e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3708      	adds	r7, #8
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	e000e010 	.word	0xe000e010

08006eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff ff29 	bl	8006d0c <__NVIC_SetPriorityGrouping>
}
 8006eba:	bf00      	nop
 8006ebc:	3708      	adds	r7, #8
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b086      	sub	sp, #24
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	4603      	mov	r3, r0
 8006eca:	60b9      	str	r1, [r7, #8]
 8006ecc:	607a      	str	r2, [r7, #4]
 8006ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ed4:	f7ff ff3e 	bl	8006d54 <__NVIC_GetPriorityGrouping>
 8006ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	68b9      	ldr	r1, [r7, #8]
 8006ede:	6978      	ldr	r0, [r7, #20]
 8006ee0:	f7ff ff8e 	bl	8006e00 <NVIC_EncodePriority>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006eea:	4611      	mov	r1, r2
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7ff ff5d 	bl	8006dac <__NVIC_SetPriority>
}
 8006ef2:	bf00      	nop
 8006ef4:	3718      	adds	r7, #24
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b082      	sub	sp, #8
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	4603      	mov	r3, r0
 8006f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7ff ff31 	bl	8006d70 <__NVIC_EnableIRQ>
}
 8006f0e:	bf00      	nop
 8006f10:	3708      	adds	r7, #8
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b082      	sub	sp, #8
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f7ff ffa2 	bl	8006e68 <SysTick_Config>
 8006f24:	4603      	mov	r3, r0
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3708      	adds	r7, #8
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b082      	sub	sp, #8
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d101      	bne.n	8006f40 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e00e      	b.n	8006f5e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	795b      	ldrb	r3, [r3, #5]
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d105      	bne.n	8006f56 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f7fb fabb 	bl	80024cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
	...

08006f68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006f74:	f7ff fe9a 	bl	8006cac <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e099      	b.n	80070b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2202      	movs	r2, #2
 8006f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f022 0201 	bic.w	r2, r2, #1
 8006fa2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006fa4:	e00f      	b.n	8006fc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006fa6:	f7ff fe81 	bl	8006cac <HAL_GetTick>
 8006faa:	4602      	mov	r2, r0
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	2b05      	cmp	r3, #5
 8006fb2:	d908      	bls.n	8006fc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2220      	movs	r2, #32
 8006fb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2203      	movs	r2, #3
 8006fbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	e078      	b.n	80070b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0301 	and.w	r3, r3, #1
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1e8      	bne.n	8006fa6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	4b38      	ldr	r3, [pc, #224]	; (80070c0 <HAL_DMA_Init+0x158>)
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ff2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ffe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800700a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4313      	orrs	r3, r2
 8007016:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701c:	2b04      	cmp	r3, #4
 800701e:	d107      	bne.n	8007030 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007028:	4313      	orrs	r3, r2
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	4313      	orrs	r3, r2
 800702e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f023 0307 	bic.w	r3, r3, #7
 8007046:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	4313      	orrs	r3, r2
 8007050:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007056:	2b04      	cmp	r3, #4
 8007058:	d117      	bne.n	800708a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	4313      	orrs	r3, r2
 8007062:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00e      	beq.n	800708a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 faef 	bl	8007650 <DMA_CheckFifoParam>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d008      	beq.n	800708a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2240      	movs	r2, #64	; 0x40
 800707c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2201      	movs	r2, #1
 8007082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007086:	2301      	movs	r3, #1
 8007088:	e016      	b.n	80070b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	697a      	ldr	r2, [r7, #20]
 8007090:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 faa6 	bl	80075e4 <DMA_CalcBaseAndBitshift>
 8007098:	4603      	mov	r3, r0
 800709a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070a0:	223f      	movs	r2, #63	; 0x3f
 80070a2:	409a      	lsls	r2, r3
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3718      	adds	r7, #24
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	f010803f 	.word	0xf010803f

080070c4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d101      	bne.n	80070d6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e050      	b.n	8007178 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	2b02      	cmp	r3, #2
 80070e0:	d101      	bne.n	80070e6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80070e2:	2302      	movs	r3, #2
 80070e4:	e048      	b.n	8007178 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0201 	bic.w	r2, r2, #1
 80070f4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2200      	movs	r2, #0
 80070fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2200      	movs	r2, #0
 8007104:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2200      	movs	r2, #0
 800710c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2200      	movs	r2, #0
 8007114:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2200      	movs	r2, #0
 800711c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2221      	movs	r2, #33	; 0x21
 8007124:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fa5c 	bl	80075e4 <DMA_CalcBaseAndBitshift>
 800712c:	4603      	mov	r3, r0
 800712e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007158:	223f      	movs	r2, #63	; 0x3f
 800715a:	409a      	lsls	r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b086      	sub	sp, #24
 8007184:	af00      	add	r7, sp, #0
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	60b9      	str	r1, [r7, #8]
 800718a:	607a      	str	r2, [r7, #4]
 800718c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007196:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d101      	bne.n	80071a6 <HAL_DMA_Start_IT+0x26>
 80071a2:	2302      	movs	r3, #2
 80071a4:	e040      	b.n	8007228 <HAL_DMA_Start_IT+0xa8>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2201      	movs	r2, #1
 80071aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d12f      	bne.n	800721a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2202      	movs	r2, #2
 80071be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2200      	movs	r2, #0
 80071c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	68b9      	ldr	r1, [r7, #8]
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	f000 f9da 	bl	8007588 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071d8:	223f      	movs	r2, #63	; 0x3f
 80071da:	409a      	lsls	r2, r3
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0216 	orr.w	r2, r2, #22
 80071ee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d007      	beq.n	8007208 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f042 0208 	orr.w	r2, r2, #8
 8007206:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0201 	orr.w	r2, r2, #1
 8007216:	601a      	str	r2, [r3, #0]
 8007218:	e005      	b.n	8007226 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007222:	2302      	movs	r3, #2
 8007224:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007226:	7dfb      	ldrb	r3, [r7, #23]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3718      	adds	r7, #24
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b02      	cmp	r3, #2
 8007242:	d004      	beq.n	800724e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2280      	movs	r2, #128	; 0x80
 8007248:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e00c      	b.n	8007268 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2205      	movs	r2, #5
 8007252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f022 0201 	bic.w	r2, r2, #1
 8007264:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007280:	4b8e      	ldr	r3, [pc, #568]	; (80074bc <HAL_DMA_IRQHandler+0x248>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a8e      	ldr	r2, [pc, #568]	; (80074c0 <HAL_DMA_IRQHandler+0x24c>)
 8007286:	fba2 2303 	umull	r2, r3, r2, r3
 800728a:	0a9b      	lsrs	r3, r3, #10
 800728c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007292:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800729e:	2208      	movs	r2, #8
 80072a0:	409a      	lsls	r2, r3
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	4013      	ands	r3, r2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d01a      	beq.n	80072e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0304 	and.w	r3, r3, #4
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d013      	beq.n	80072e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f022 0204 	bic.w	r2, r2, #4
 80072c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072cc:	2208      	movs	r2, #8
 80072ce:	409a      	lsls	r2, r3
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d8:	f043 0201 	orr.w	r2, r3, #1
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072e4:	2201      	movs	r2, #1
 80072e6:	409a      	lsls	r2, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	4013      	ands	r3, r2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d012      	beq.n	8007316 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00b      	beq.n	8007316 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007302:	2201      	movs	r2, #1
 8007304:	409a      	lsls	r2, r3
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800730e:	f043 0202 	orr.w	r2, r3, #2
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800731a:	2204      	movs	r2, #4
 800731c:	409a      	lsls	r2, r3
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	4013      	ands	r3, r2
 8007322:	2b00      	cmp	r3, #0
 8007324:	d012      	beq.n	800734c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 0302 	and.w	r3, r3, #2
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00b      	beq.n	800734c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007338:	2204      	movs	r2, #4
 800733a:	409a      	lsls	r2, r3
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007344:	f043 0204 	orr.w	r2, r3, #4
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007350:	2210      	movs	r2, #16
 8007352:	409a      	lsls	r2, r3
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4013      	ands	r3, r2
 8007358:	2b00      	cmp	r3, #0
 800735a:	d043      	beq.n	80073e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0308 	and.w	r3, r3, #8
 8007366:	2b00      	cmp	r3, #0
 8007368:	d03c      	beq.n	80073e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800736e:	2210      	movs	r2, #16
 8007370:	409a      	lsls	r2, r3
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d018      	beq.n	80073b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d108      	bne.n	80073a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	2b00      	cmp	r3, #0
 8007398:	d024      	beq.n	80073e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	4798      	blx	r3
 80073a2:	e01f      	b.n	80073e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d01b      	beq.n	80073e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	4798      	blx	r3
 80073b4:	e016      	b.n	80073e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d107      	bne.n	80073d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0208 	bic.w	r2, r2, #8
 80073d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073e8:	2220      	movs	r2, #32
 80073ea:	409a      	lsls	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 808f 	beq.w	8007514 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 8087 	beq.w	8007514 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800740a:	2220      	movs	r2, #32
 800740c:	409a      	lsls	r2, r3
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b05      	cmp	r3, #5
 800741c:	d136      	bne.n	800748c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f022 0216 	bic.w	r2, r2, #22
 800742c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	695a      	ldr	r2, [r3, #20]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800743c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	2b00      	cmp	r3, #0
 8007444:	d103      	bne.n	800744e <HAL_DMA_IRQHandler+0x1da>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800744a:	2b00      	cmp	r3, #0
 800744c:	d007      	beq.n	800745e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0208 	bic.w	r2, r2, #8
 800745c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007462:	223f      	movs	r2, #63	; 0x3f
 8007464:	409a      	lsls	r2, r3
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800747e:	2b00      	cmp	r3, #0
 8007480:	d07e      	beq.n	8007580 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	4798      	blx	r3
        }
        return;
 800748a:	e079      	b.n	8007580 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d01d      	beq.n	80074d6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10d      	bne.n	80074c4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d031      	beq.n	8007514 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	4798      	blx	r3
 80074b8:	e02c      	b.n	8007514 <HAL_DMA_IRQHandler+0x2a0>
 80074ba:	bf00      	nop
 80074bc:	20000018 	.word	0x20000018
 80074c0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d023      	beq.n	8007514 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	4798      	blx	r3
 80074d4:	e01e      	b.n	8007514 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d10f      	bne.n	8007504 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f022 0210 	bic.w	r2, r2, #16
 80074f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2201      	movs	r2, #1
 80074f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007508:	2b00      	cmp	r3, #0
 800750a:	d003      	beq.n	8007514 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007518:	2b00      	cmp	r3, #0
 800751a:	d032      	beq.n	8007582 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	d022      	beq.n	800756e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2205      	movs	r2, #5
 800752c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f022 0201 	bic.w	r2, r2, #1
 800753e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	3301      	adds	r3, #1
 8007544:	60bb      	str	r3, [r7, #8]
 8007546:	697a      	ldr	r2, [r7, #20]
 8007548:	429a      	cmp	r2, r3
 800754a:	d307      	bcc.n	800755c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1f2      	bne.n	8007540 <HAL_DMA_IRQHandler+0x2cc>
 800755a:	e000      	b.n	800755e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800755c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007572:	2b00      	cmp	r3, #0
 8007574:	d005      	beq.n	8007582 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	4798      	blx	r3
 800757e:	e000      	b.n	8007582 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007580:	bf00      	nop
    }
  }
}
 8007582:	3718      	adds	r7, #24
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80075a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	683a      	ldr	r2, [r7, #0]
 80075ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	2b40      	cmp	r3, #64	; 0x40
 80075b4:	d108      	bne.n	80075c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80075c6:	e007      	b.n	80075d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	60da      	str	r2, [r3, #12]
}
 80075d8:	bf00      	nop
 80075da:	3714      	adds	r7, #20
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	3b10      	subs	r3, #16
 80075f4:	4a14      	ldr	r2, [pc, #80]	; (8007648 <DMA_CalcBaseAndBitshift+0x64>)
 80075f6:	fba2 2303 	umull	r2, r3, r2, r3
 80075fa:	091b      	lsrs	r3, r3, #4
 80075fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80075fe:	4a13      	ldr	r2, [pc, #76]	; (800764c <DMA_CalcBaseAndBitshift+0x68>)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	461a      	mov	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2b03      	cmp	r3, #3
 8007610:	d909      	bls.n	8007626 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800761a:	f023 0303 	bic.w	r3, r3, #3
 800761e:	1d1a      	adds	r2, r3, #4
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	659a      	str	r2, [r3, #88]	; 0x58
 8007624:	e007      	b.n	8007636 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800762e:	f023 0303 	bic.w	r3, r3, #3
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800763a:	4618      	mov	r0, r3
 800763c:	3714      	adds	r7, #20
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	aaaaaaab 	.word	0xaaaaaaab
 800764c:	08016644 	.word	0x08016644

08007650 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007660:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d11f      	bne.n	80076aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b03      	cmp	r3, #3
 800766e:	d856      	bhi.n	800771e <DMA_CheckFifoParam+0xce>
 8007670:	a201      	add	r2, pc, #4	; (adr r2, 8007678 <DMA_CheckFifoParam+0x28>)
 8007672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007676:	bf00      	nop
 8007678:	08007689 	.word	0x08007689
 800767c:	0800769b 	.word	0x0800769b
 8007680:	08007689 	.word	0x08007689
 8007684:	0800771f 	.word	0x0800771f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800768c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007690:	2b00      	cmp	r3, #0
 8007692:	d046      	beq.n	8007722 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007698:	e043      	b.n	8007722 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80076a2:	d140      	bne.n	8007726 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076a8:	e03d      	b.n	8007726 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076b2:	d121      	bne.n	80076f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	2b03      	cmp	r3, #3
 80076b8:	d837      	bhi.n	800772a <DMA_CheckFifoParam+0xda>
 80076ba:	a201      	add	r2, pc, #4	; (adr r2, 80076c0 <DMA_CheckFifoParam+0x70>)
 80076bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c0:	080076d1 	.word	0x080076d1
 80076c4:	080076d7 	.word	0x080076d7
 80076c8:	080076d1 	.word	0x080076d1
 80076cc:	080076e9 	.word	0x080076e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	73fb      	strb	r3, [r7, #15]
      break;
 80076d4:	e030      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d025      	beq.n	800772e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076e6:	e022      	b.n	800772e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80076f0:	d11f      	bne.n	8007732 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80076f6:	e01c      	b.n	8007732 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2b02      	cmp	r3, #2
 80076fc:	d903      	bls.n	8007706 <DMA_CheckFifoParam+0xb6>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b03      	cmp	r3, #3
 8007702:	d003      	beq.n	800770c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007704:	e018      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	73fb      	strb	r3, [r7, #15]
      break;
 800770a:	e015      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007710:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007714:	2b00      	cmp	r3, #0
 8007716:	d00e      	beq.n	8007736 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	73fb      	strb	r3, [r7, #15]
      break;
 800771c:	e00b      	b.n	8007736 <DMA_CheckFifoParam+0xe6>
      break;
 800771e:	bf00      	nop
 8007720:	e00a      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      break;
 8007722:	bf00      	nop
 8007724:	e008      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      break;
 8007726:	bf00      	nop
 8007728:	e006      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      break;
 800772a:	bf00      	nop
 800772c:	e004      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      break;
 800772e:	bf00      	nop
 8007730:	e002      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      break;   
 8007732:	bf00      	nop
 8007734:	e000      	b.n	8007738 <DMA_CheckFifoParam+0xe8>
      break;
 8007736:	bf00      	nop
    }
  } 
  
  return status; 
 8007738:	7bfb      	ldrb	r3, [r7, #15]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3714      	adds	r7, #20
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop

08007748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007748:	b480      	push	{r7}
 800774a:	b089      	sub	sp, #36	; 0x24
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007752:	2300      	movs	r3, #0
 8007754:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007756:	2300      	movs	r3, #0
 8007758:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800775a:	2300      	movs	r3, #0
 800775c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800775e:	2300      	movs	r3, #0
 8007760:	61fb      	str	r3, [r7, #28]
 8007762:	e16b      	b.n	8007a3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007764:	2201      	movs	r2, #1
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	fa02 f303 	lsl.w	r3, r2, r3
 800776c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	697a      	ldr	r2, [r7, #20]
 8007774:	4013      	ands	r3, r2
 8007776:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007778:	693a      	ldr	r2, [r7, #16]
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	429a      	cmp	r2, r3
 800777e:	f040 815a 	bne.w	8007a36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	f003 0303 	and.w	r3, r3, #3
 800778a:	2b01      	cmp	r3, #1
 800778c:	d005      	beq.n	800779a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007796:	2b02      	cmp	r3, #2
 8007798:	d130      	bne.n	80077fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	005b      	lsls	r3, r3, #1
 80077a4:	2203      	movs	r2, #3
 80077a6:	fa02 f303 	lsl.w	r3, r2, r3
 80077aa:	43db      	mvns	r3, r3
 80077ac:	69ba      	ldr	r2, [r7, #24]
 80077ae:	4013      	ands	r3, r2
 80077b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	68da      	ldr	r2, [r3, #12]
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	005b      	lsls	r3, r3, #1
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80077d0:	2201      	movs	r2, #1
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	fa02 f303 	lsl.w	r3, r2, r3
 80077d8:	43db      	mvns	r3, r3
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	4013      	ands	r3, r2
 80077de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	091b      	lsrs	r3, r3, #4
 80077e6:	f003 0201 	and.w	r2, r3, #1
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	fa02 f303 	lsl.w	r3, r2, r3
 80077f0:	69ba      	ldr	r2, [r7, #24]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69ba      	ldr	r2, [r7, #24]
 80077fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f003 0303 	and.w	r3, r3, #3
 8007804:	2b03      	cmp	r3, #3
 8007806:	d017      	beq.n	8007838 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	2203      	movs	r2, #3
 8007814:	fa02 f303 	lsl.w	r3, r2, r3
 8007818:	43db      	mvns	r3, r3
 800781a:	69ba      	ldr	r2, [r7, #24]
 800781c:	4013      	ands	r3, r2
 800781e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	689a      	ldr	r2, [r3, #8]
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	005b      	lsls	r3, r3, #1
 8007828:	fa02 f303 	lsl.w	r3, r2, r3
 800782c:	69ba      	ldr	r2, [r7, #24]
 800782e:	4313      	orrs	r3, r2
 8007830:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	f003 0303 	and.w	r3, r3, #3
 8007840:	2b02      	cmp	r3, #2
 8007842:	d123      	bne.n	800788c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	08da      	lsrs	r2, r3, #3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	3208      	adds	r2, #8
 800784c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007850:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	f003 0307 	and.w	r3, r3, #7
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	220f      	movs	r2, #15
 800785c:	fa02 f303 	lsl.w	r3, r2, r3
 8007860:	43db      	mvns	r3, r3
 8007862:	69ba      	ldr	r2, [r7, #24]
 8007864:	4013      	ands	r3, r2
 8007866:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	691a      	ldr	r2, [r3, #16]
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	f003 0307 	and.w	r3, r3, #7
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	fa02 f303 	lsl.w	r3, r2, r3
 8007878:	69ba      	ldr	r2, [r7, #24]
 800787a:	4313      	orrs	r3, r2
 800787c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	08da      	lsrs	r2, r3, #3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	3208      	adds	r2, #8
 8007886:	69b9      	ldr	r1, [r7, #24]
 8007888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	005b      	lsls	r3, r3, #1
 8007896:	2203      	movs	r2, #3
 8007898:	fa02 f303 	lsl.w	r3, r2, r3
 800789c:	43db      	mvns	r3, r3
 800789e:	69ba      	ldr	r2, [r7, #24]
 80078a0:	4013      	ands	r3, r2
 80078a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	f003 0203 	and.w	r2, r3, #3
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	005b      	lsls	r3, r3, #1
 80078b0:	fa02 f303 	lsl.w	r3, r2, r3
 80078b4:	69ba      	ldr	r2, [r7, #24]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	69ba      	ldr	r2, [r7, #24]
 80078be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f000 80b4 	beq.w	8007a36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078ce:	2300      	movs	r3, #0
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	4b60      	ldr	r3, [pc, #384]	; (8007a54 <HAL_GPIO_Init+0x30c>)
 80078d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d6:	4a5f      	ldr	r2, [pc, #380]	; (8007a54 <HAL_GPIO_Init+0x30c>)
 80078d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80078dc:	6453      	str	r3, [r2, #68]	; 0x44
 80078de:	4b5d      	ldr	r3, [pc, #372]	; (8007a54 <HAL_GPIO_Init+0x30c>)
 80078e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80078ea:	4a5b      	ldr	r2, [pc, #364]	; (8007a58 <HAL_GPIO_Init+0x310>)
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	089b      	lsrs	r3, r3, #2
 80078f0:	3302      	adds	r3, #2
 80078f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	f003 0303 	and.w	r3, r3, #3
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	220f      	movs	r2, #15
 8007902:	fa02 f303 	lsl.w	r3, r2, r3
 8007906:	43db      	mvns	r3, r3
 8007908:	69ba      	ldr	r2, [r7, #24]
 800790a:	4013      	ands	r3, r2
 800790c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a52      	ldr	r2, [pc, #328]	; (8007a5c <HAL_GPIO_Init+0x314>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d02b      	beq.n	800796e <HAL_GPIO_Init+0x226>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a51      	ldr	r2, [pc, #324]	; (8007a60 <HAL_GPIO_Init+0x318>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d025      	beq.n	800796a <HAL_GPIO_Init+0x222>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a50      	ldr	r2, [pc, #320]	; (8007a64 <HAL_GPIO_Init+0x31c>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d01f      	beq.n	8007966 <HAL_GPIO_Init+0x21e>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a4f      	ldr	r2, [pc, #316]	; (8007a68 <HAL_GPIO_Init+0x320>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d019      	beq.n	8007962 <HAL_GPIO_Init+0x21a>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a4e      	ldr	r2, [pc, #312]	; (8007a6c <HAL_GPIO_Init+0x324>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d013      	beq.n	800795e <HAL_GPIO_Init+0x216>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a4d      	ldr	r2, [pc, #308]	; (8007a70 <HAL_GPIO_Init+0x328>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d00d      	beq.n	800795a <HAL_GPIO_Init+0x212>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a4c      	ldr	r2, [pc, #304]	; (8007a74 <HAL_GPIO_Init+0x32c>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d007      	beq.n	8007956 <HAL_GPIO_Init+0x20e>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a4b      	ldr	r2, [pc, #300]	; (8007a78 <HAL_GPIO_Init+0x330>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d101      	bne.n	8007952 <HAL_GPIO_Init+0x20a>
 800794e:	2307      	movs	r3, #7
 8007950:	e00e      	b.n	8007970 <HAL_GPIO_Init+0x228>
 8007952:	2308      	movs	r3, #8
 8007954:	e00c      	b.n	8007970 <HAL_GPIO_Init+0x228>
 8007956:	2306      	movs	r3, #6
 8007958:	e00a      	b.n	8007970 <HAL_GPIO_Init+0x228>
 800795a:	2305      	movs	r3, #5
 800795c:	e008      	b.n	8007970 <HAL_GPIO_Init+0x228>
 800795e:	2304      	movs	r3, #4
 8007960:	e006      	b.n	8007970 <HAL_GPIO_Init+0x228>
 8007962:	2303      	movs	r3, #3
 8007964:	e004      	b.n	8007970 <HAL_GPIO_Init+0x228>
 8007966:	2302      	movs	r3, #2
 8007968:	e002      	b.n	8007970 <HAL_GPIO_Init+0x228>
 800796a:	2301      	movs	r3, #1
 800796c:	e000      	b.n	8007970 <HAL_GPIO_Init+0x228>
 800796e:	2300      	movs	r3, #0
 8007970:	69fa      	ldr	r2, [r7, #28]
 8007972:	f002 0203 	and.w	r2, r2, #3
 8007976:	0092      	lsls	r2, r2, #2
 8007978:	4093      	lsls	r3, r2
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	4313      	orrs	r3, r2
 800797e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007980:	4935      	ldr	r1, [pc, #212]	; (8007a58 <HAL_GPIO_Init+0x310>)
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	089b      	lsrs	r3, r3, #2
 8007986:	3302      	adds	r3, #2
 8007988:	69ba      	ldr	r2, [r7, #24]
 800798a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800798e:	4b3b      	ldr	r3, [pc, #236]	; (8007a7c <HAL_GPIO_Init+0x334>)
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	43db      	mvns	r3, r3
 8007998:	69ba      	ldr	r2, [r7, #24]
 800799a:	4013      	ands	r3, r2
 800799c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d003      	beq.n	80079b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80079aa:	69ba      	ldr	r2, [r7, #24]
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80079b2:	4a32      	ldr	r2, [pc, #200]	; (8007a7c <HAL_GPIO_Init+0x334>)
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80079b8:	4b30      	ldr	r3, [pc, #192]	; (8007a7c <HAL_GPIO_Init+0x334>)
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	43db      	mvns	r3, r3
 80079c2:	69ba      	ldr	r2, [r7, #24]
 80079c4:	4013      	ands	r3, r2
 80079c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d003      	beq.n	80079dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80079d4:	69ba      	ldr	r2, [r7, #24]
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	4313      	orrs	r3, r2
 80079da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80079dc:	4a27      	ldr	r2, [pc, #156]	; (8007a7c <HAL_GPIO_Init+0x334>)
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80079e2:	4b26      	ldr	r3, [pc, #152]	; (8007a7c <HAL_GPIO_Init+0x334>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	43db      	mvns	r3, r3
 80079ec:	69ba      	ldr	r2, [r7, #24]
 80079ee:	4013      	ands	r3, r2
 80079f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80079fe:	69ba      	ldr	r2, [r7, #24]
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007a06:	4a1d      	ldr	r2, [pc, #116]	; (8007a7c <HAL_GPIO_Init+0x334>)
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007a0c:	4b1b      	ldr	r3, [pc, #108]	; (8007a7c <HAL_GPIO_Init+0x334>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	43db      	mvns	r3, r3
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	4013      	ands	r3, r2
 8007a1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d003      	beq.n	8007a30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007a28:	69ba      	ldr	r2, [r7, #24]
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007a30:	4a12      	ldr	r2, [pc, #72]	; (8007a7c <HAL_GPIO_Init+0x334>)
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	3301      	adds	r3, #1
 8007a3a:	61fb      	str	r3, [r7, #28]
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	2b0f      	cmp	r3, #15
 8007a40:	f67f ae90 	bls.w	8007764 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop
 8007a48:	3724      	adds	r7, #36	; 0x24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	40023800 	.word	0x40023800
 8007a58:	40013800 	.word	0x40013800
 8007a5c:	40020000 	.word	0x40020000
 8007a60:	40020400 	.word	0x40020400
 8007a64:	40020800 	.word	0x40020800
 8007a68:	40020c00 	.word	0x40020c00
 8007a6c:	40021000 	.word	0x40021000
 8007a70:	40021400 	.word	0x40021400
 8007a74:	40021800 	.word	0x40021800
 8007a78:	40021c00 	.word	0x40021c00
 8007a7c:	40013c00 	.word	0x40013c00

08007a80 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b087      	sub	sp, #28
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007a96:	2300      	movs	r3, #0
 8007a98:	617b      	str	r3, [r7, #20]
 8007a9a:	e0cd      	b.n	8007c38 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	4013      	ands	r3, r2
 8007aac:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	f040 80bd 	bne.w	8007c32 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007ab8:	4a65      	ldr	r2, [pc, #404]	; (8007c50 <HAL_GPIO_DeInit+0x1d0>)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	089b      	lsrs	r3, r3, #2
 8007abe:	3302      	adds	r3, #2
 8007ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ac4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f003 0303 	and.w	r3, r3, #3
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	220f      	movs	r2, #15
 8007ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad4:	68ba      	ldr	r2, [r7, #8]
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a5d      	ldr	r2, [pc, #372]	; (8007c54 <HAL_GPIO_DeInit+0x1d4>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d02b      	beq.n	8007b3a <HAL_GPIO_DeInit+0xba>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a5c      	ldr	r2, [pc, #368]	; (8007c58 <HAL_GPIO_DeInit+0x1d8>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d025      	beq.n	8007b36 <HAL_GPIO_DeInit+0xb6>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a5b      	ldr	r2, [pc, #364]	; (8007c5c <HAL_GPIO_DeInit+0x1dc>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d01f      	beq.n	8007b32 <HAL_GPIO_DeInit+0xb2>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a5a      	ldr	r2, [pc, #360]	; (8007c60 <HAL_GPIO_DeInit+0x1e0>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d019      	beq.n	8007b2e <HAL_GPIO_DeInit+0xae>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a59      	ldr	r2, [pc, #356]	; (8007c64 <HAL_GPIO_DeInit+0x1e4>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d013      	beq.n	8007b2a <HAL_GPIO_DeInit+0xaa>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a58      	ldr	r2, [pc, #352]	; (8007c68 <HAL_GPIO_DeInit+0x1e8>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d00d      	beq.n	8007b26 <HAL_GPIO_DeInit+0xa6>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a57      	ldr	r2, [pc, #348]	; (8007c6c <HAL_GPIO_DeInit+0x1ec>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d007      	beq.n	8007b22 <HAL_GPIO_DeInit+0xa2>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a56      	ldr	r2, [pc, #344]	; (8007c70 <HAL_GPIO_DeInit+0x1f0>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d101      	bne.n	8007b1e <HAL_GPIO_DeInit+0x9e>
 8007b1a:	2307      	movs	r3, #7
 8007b1c:	e00e      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b1e:	2308      	movs	r3, #8
 8007b20:	e00c      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b22:	2306      	movs	r3, #6
 8007b24:	e00a      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b26:	2305      	movs	r3, #5
 8007b28:	e008      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b2a:	2304      	movs	r3, #4
 8007b2c:	e006      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b2e:	2303      	movs	r3, #3
 8007b30:	e004      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b32:	2302      	movs	r3, #2
 8007b34:	e002      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b36:	2301      	movs	r3, #1
 8007b38:	e000      	b.n	8007b3c <HAL_GPIO_DeInit+0xbc>
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	697a      	ldr	r2, [r7, #20]
 8007b3e:	f002 0203 	and.w	r2, r2, #3
 8007b42:	0092      	lsls	r2, r2, #2
 8007b44:	4093      	lsls	r3, r2
 8007b46:	68ba      	ldr	r2, [r7, #8]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d132      	bne.n	8007bb2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007b4c:	4b49      	ldr	r3, [pc, #292]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	43db      	mvns	r3, r3
 8007b54:	4947      	ldr	r1, [pc, #284]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b56:	4013      	ands	r3, r2
 8007b58:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007b5a:	4b46      	ldr	r3, [pc, #280]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b5c:	685a      	ldr	r2, [r3, #4]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	43db      	mvns	r3, r3
 8007b62:	4944      	ldr	r1, [pc, #272]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b64:	4013      	ands	r3, r2
 8007b66:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007b68:	4b42      	ldr	r3, [pc, #264]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b6a:	68da      	ldr	r2, [r3, #12]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	43db      	mvns	r3, r3
 8007b70:	4940      	ldr	r1, [pc, #256]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b72:	4013      	ands	r3, r2
 8007b74:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007b76:	4b3f      	ldr	r3, [pc, #252]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b78:	689a      	ldr	r2, [r3, #8]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	43db      	mvns	r3, r3
 8007b7e:	493d      	ldr	r1, [pc, #244]	; (8007c74 <HAL_GPIO_DeInit+0x1f4>)
 8007b80:	4013      	ands	r3, r2
 8007b82:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	f003 0303 	and.w	r3, r3, #3
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	220f      	movs	r2, #15
 8007b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b92:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007b94:	4a2e      	ldr	r2, [pc, #184]	; (8007c50 <HAL_GPIO_DeInit+0x1d0>)
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	089b      	lsrs	r3, r3, #2
 8007b9a:	3302      	adds	r3, #2
 8007b9c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	43da      	mvns	r2, r3
 8007ba4:	482a      	ldr	r0, [pc, #168]	; (8007c50 <HAL_GPIO_DeInit+0x1d0>)
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	089b      	lsrs	r3, r3, #2
 8007baa:	400a      	ands	r2, r1
 8007bac:	3302      	adds	r3, #2
 8007bae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	005b      	lsls	r3, r3, #1
 8007bba:	2103      	movs	r1, #3
 8007bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc0:	43db      	mvns	r3, r3
 8007bc2:	401a      	ands	r2, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	08da      	lsrs	r2, r3, #3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	3208      	adds	r2, #8
 8007bd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	f003 0307 	and.w	r3, r3, #7
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	220f      	movs	r2, #15
 8007bde:	fa02 f303 	lsl.w	r3, r2, r3
 8007be2:	43db      	mvns	r3, r3
 8007be4:	697a      	ldr	r2, [r7, #20]
 8007be6:	08d2      	lsrs	r2, r2, #3
 8007be8:	4019      	ands	r1, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	3208      	adds	r2, #8
 8007bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	68da      	ldr	r2, [r3, #12]
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	2103      	movs	r1, #3
 8007bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8007c00:	43db      	mvns	r3, r3
 8007c02:	401a      	ands	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685a      	ldr	r2, [r3, #4]
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	fa01 f303 	lsl.w	r3, r1, r3
 8007c14:	43db      	mvns	r3, r3
 8007c16:	401a      	ands	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	689a      	ldr	r2, [r3, #8]
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	005b      	lsls	r3, r3, #1
 8007c24:	2103      	movs	r1, #3
 8007c26:	fa01 f303 	lsl.w	r3, r1, r3
 8007c2a:	43db      	mvns	r3, r3
 8007c2c:	401a      	ands	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	3301      	adds	r3, #1
 8007c36:	617b      	str	r3, [r7, #20]
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	2b0f      	cmp	r3, #15
 8007c3c:	f67f af2e 	bls.w	8007a9c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007c40:	bf00      	nop
 8007c42:	bf00      	nop
 8007c44:	371c      	adds	r7, #28
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	40013800 	.word	0x40013800
 8007c54:	40020000 	.word	0x40020000
 8007c58:	40020400 	.word	0x40020400
 8007c5c:	40020800 	.word	0x40020800
 8007c60:	40020c00 	.word	0x40020c00
 8007c64:	40021000 	.word	0x40021000
 8007c68:	40021400 	.word	0x40021400
 8007c6c:	40021800 	.word	0x40021800
 8007c70:	40021c00 	.word	0x40021c00
 8007c74:	40013c00 	.word	0x40013c00

08007c78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	460b      	mov	r3, r1
 8007c82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	691a      	ldr	r2, [r3, #16]
 8007c88:	887b      	ldrh	r3, [r7, #2]
 8007c8a:	4013      	ands	r3, r2
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d002      	beq.n	8007c96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007c90:	2301      	movs	r3, #1
 8007c92:	73fb      	strb	r3, [r7, #15]
 8007c94:	e001      	b.n	8007c9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007c96:	2300      	movs	r3, #0
 8007c98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3714      	adds	r7, #20
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	807b      	strh	r3, [r7, #2]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007cb8:	787b      	ldrb	r3, [r7, #1]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007cbe:	887a      	ldrh	r2, [r7, #2]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007cc4:	e003      	b.n	8007cce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007cc6:	887b      	ldrh	r3, [r7, #2]
 8007cc8:	041a      	lsls	r2, r3, #16
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	619a      	str	r2, [r3, #24]
}
 8007cce:	bf00      	nop
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
	...

08007cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007ce6:	4b08      	ldr	r3, [pc, #32]	; (8007d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007ce8:	695a      	ldr	r2, [r3, #20]
 8007cea:	88fb      	ldrh	r3, [r7, #6]
 8007cec:	4013      	ands	r3, r2
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d006      	beq.n	8007d00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007cf2:	4a05      	ldr	r2, [pc, #20]	; (8007d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007cf4:	88fb      	ldrh	r3, [r7, #6]
 8007cf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007cf8:	88fb      	ldrh	r3, [r7, #6]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fd f8bc 	bl	8004e78 <HAL_GPIO_EXTI_Callback>
  }
}
 8007d00:	bf00      	nop
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	40013c00 	.word	0x40013c00

08007d0c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d0e:	b08f      	sub	sp, #60	; 0x3c
 8007d10:	af0a      	add	r7, sp, #40	; 0x28
 8007d12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d101      	bne.n	8007d1e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e054      	b.n	8007dc8 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d106      	bne.n	8007d3e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f008 f975 	bl	8010028 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2203      	movs	r2, #3
 8007d42:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d102      	bne.n	8007d58 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f005 fb65 	bl	800d42c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	603b      	str	r3, [r7, #0]
 8007d68:	687e      	ldr	r6, [r7, #4]
 8007d6a:	466d      	mov	r5, sp
 8007d6c:	f106 0410 	add.w	r4, r6, #16
 8007d70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007d7c:	e885 0003 	stmia.w	r5, {r0, r1}
 8007d80:	1d33      	adds	r3, r6, #4
 8007d82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d84:	6838      	ldr	r0, [r7, #0]
 8007d86:	f005 fadf 	bl	800d348 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2101      	movs	r1, #1
 8007d90:	4618      	mov	r0, r3
 8007d92:	f005 fb5c 	bl	800d44e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	603b      	str	r3, [r7, #0]
 8007d9c:	687e      	ldr	r6, [r7, #4]
 8007d9e:	466d      	mov	r5, sp
 8007da0:	f106 0410 	add.w	r4, r6, #16
 8007da4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007da6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007da8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007daa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007dac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007db0:	e885 0003 	stmia.w	r5, {r0, r1}
 8007db4:	1d33      	adds	r3, r6, #4
 8007db6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007db8:	6838      	ldr	r0, [r7, #0]
 8007dba:	f005 fce5 	bl	800d788 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8007dc6:	2300      	movs	r3, #0
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3714      	adds	r7, #20
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007dd0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8007dd0:	b590      	push	{r4, r7, lr}
 8007dd2:	b089      	sub	sp, #36	; 0x24
 8007dd4:	af04      	add	r7, sp, #16
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	4608      	mov	r0, r1
 8007dda:	4611      	mov	r1, r2
 8007ddc:	461a      	mov	r2, r3
 8007dde:	4603      	mov	r3, r0
 8007de0:	70fb      	strb	r3, [r7, #3]
 8007de2:	460b      	mov	r3, r1
 8007de4:	70bb      	strb	r3, [r7, #2]
 8007de6:	4613      	mov	r3, r2
 8007de8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d101      	bne.n	8007df8 <HAL_HCD_HC_Init+0x28>
 8007df4:	2302      	movs	r3, #2
 8007df6:	e076      	b.n	8007ee6 <HAL_HCD_HC_Init+0x116>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8007e00:	78fb      	ldrb	r3, [r7, #3]
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	212c      	movs	r1, #44	; 0x2c
 8007e06:	fb01 f303 	mul.w	r3, r1, r3
 8007e0a:	4413      	add	r3, r2
 8007e0c:	333d      	adds	r3, #61	; 0x3d
 8007e0e:	2200      	movs	r2, #0
 8007e10:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007e12:	78fb      	ldrb	r3, [r7, #3]
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	212c      	movs	r1, #44	; 0x2c
 8007e18:	fb01 f303 	mul.w	r3, r1, r3
 8007e1c:	4413      	add	r3, r2
 8007e1e:	3338      	adds	r3, #56	; 0x38
 8007e20:	787a      	ldrb	r2, [r7, #1]
 8007e22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8007e24:	78fb      	ldrb	r3, [r7, #3]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	212c      	movs	r1, #44	; 0x2c
 8007e2a:	fb01 f303 	mul.w	r3, r1, r3
 8007e2e:	4413      	add	r3, r2
 8007e30:	3340      	adds	r3, #64	; 0x40
 8007e32:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8007e34:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007e36:	78fb      	ldrb	r3, [r7, #3]
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	212c      	movs	r1, #44	; 0x2c
 8007e3c:	fb01 f303 	mul.w	r3, r1, r3
 8007e40:	4413      	add	r3, r2
 8007e42:	3339      	adds	r3, #57	; 0x39
 8007e44:	78fa      	ldrb	r2, [r7, #3]
 8007e46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007e48:	78fb      	ldrb	r3, [r7, #3]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	212c      	movs	r1, #44	; 0x2c
 8007e4e:	fb01 f303 	mul.w	r3, r1, r3
 8007e52:	4413      	add	r3, r2
 8007e54:	333f      	adds	r3, #63	; 0x3f
 8007e56:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8007e5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007e5c:	78fb      	ldrb	r3, [r7, #3]
 8007e5e:	78ba      	ldrb	r2, [r7, #2]
 8007e60:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e64:	b2d0      	uxtb	r0, r2
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	212c      	movs	r1, #44	; 0x2c
 8007e6a:	fb01 f303 	mul.w	r3, r1, r3
 8007e6e:	4413      	add	r3, r2
 8007e70:	333a      	adds	r3, #58	; 0x3a
 8007e72:	4602      	mov	r2, r0
 8007e74:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8007e76:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	da09      	bge.n	8007e92 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007e7e:	78fb      	ldrb	r3, [r7, #3]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	212c      	movs	r1, #44	; 0x2c
 8007e84:	fb01 f303 	mul.w	r3, r1, r3
 8007e88:	4413      	add	r3, r2
 8007e8a:	333b      	adds	r3, #59	; 0x3b
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	701a      	strb	r2, [r3, #0]
 8007e90:	e008      	b.n	8007ea4 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007e92:	78fb      	ldrb	r3, [r7, #3]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	212c      	movs	r1, #44	; 0x2c
 8007e98:	fb01 f303 	mul.w	r3, r1, r3
 8007e9c:	4413      	add	r3, r2
 8007e9e:	333b      	adds	r3, #59	; 0x3b
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8007ea4:	78fb      	ldrb	r3, [r7, #3]
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	212c      	movs	r1, #44	; 0x2c
 8007eaa:	fb01 f303 	mul.w	r3, r1, r3
 8007eae:	4413      	add	r3, r2
 8007eb0:	333c      	adds	r3, #60	; 0x3c
 8007eb2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007eb6:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6818      	ldr	r0, [r3, #0]
 8007ebc:	787c      	ldrb	r4, [r7, #1]
 8007ebe:	78ba      	ldrb	r2, [r7, #2]
 8007ec0:	78f9      	ldrb	r1, [r7, #3]
 8007ec2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ec4:	9302      	str	r3, [sp, #8]
 8007ec6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007eca:	9301      	str	r3, [sp, #4]
 8007ecc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	4623      	mov	r3, r4
 8007ed4:	f005 fdde 	bl	800da94 <USB_HC_Init>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3714      	adds	r7, #20
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd90      	pop	{r4, r7, pc}

08007eee <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b084      	sub	sp, #16
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007efa:	2300      	movs	r3, #0
 8007efc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_HCD_HC_Halt+0x1e>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e00f      	b.n	8007f2c <HAL_HCD_HC_Halt+0x3e>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	78fa      	ldrb	r2, [r7, #3]
 8007f1a:	4611      	mov	r1, r2
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f006 f82e 	bl	800df7e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8007f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3710      	adds	r7, #16
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	4611      	mov	r1, r2
 8007f40:	461a      	mov	r2, r3
 8007f42:	4603      	mov	r3, r0
 8007f44:	70fb      	strb	r3, [r7, #3]
 8007f46:	460b      	mov	r3, r1
 8007f48:	70bb      	strb	r3, [r7, #2]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007f4e:	78fb      	ldrb	r3, [r7, #3]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	212c      	movs	r1, #44	; 0x2c
 8007f54:	fb01 f303 	mul.w	r3, r1, r3
 8007f58:	4413      	add	r3, r2
 8007f5a:	333b      	adds	r3, #59	; 0x3b
 8007f5c:	78ba      	ldrb	r2, [r7, #2]
 8007f5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007f60:	78fb      	ldrb	r3, [r7, #3]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	212c      	movs	r1, #44	; 0x2c
 8007f66:	fb01 f303 	mul.w	r3, r1, r3
 8007f6a:	4413      	add	r3, r2
 8007f6c:	333f      	adds	r3, #63	; 0x3f
 8007f6e:	787a      	ldrb	r2, [r7, #1]
 8007f70:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007f72:	7c3b      	ldrb	r3, [r7, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d112      	bne.n	8007f9e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007f78:	78fb      	ldrb	r3, [r7, #3]
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	212c      	movs	r1, #44	; 0x2c
 8007f7e:	fb01 f303 	mul.w	r3, r1, r3
 8007f82:	4413      	add	r3, r2
 8007f84:	3342      	adds	r3, #66	; 0x42
 8007f86:	2203      	movs	r2, #3
 8007f88:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007f8a:	78fb      	ldrb	r3, [r7, #3]
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	212c      	movs	r1, #44	; 0x2c
 8007f90:	fb01 f303 	mul.w	r3, r1, r3
 8007f94:	4413      	add	r3, r2
 8007f96:	333d      	adds	r3, #61	; 0x3d
 8007f98:	7f3a      	ldrb	r2, [r7, #28]
 8007f9a:	701a      	strb	r2, [r3, #0]
 8007f9c:	e008      	b.n	8007fb0 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007f9e:	78fb      	ldrb	r3, [r7, #3]
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	212c      	movs	r1, #44	; 0x2c
 8007fa4:	fb01 f303 	mul.w	r3, r1, r3
 8007fa8:	4413      	add	r3, r2
 8007faa:	3342      	adds	r3, #66	; 0x42
 8007fac:	2202      	movs	r2, #2
 8007fae:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007fb0:	787b      	ldrb	r3, [r7, #1]
 8007fb2:	2b03      	cmp	r3, #3
 8007fb4:	f200 80c6 	bhi.w	8008144 <HAL_HCD_HC_SubmitRequest+0x210>
 8007fb8:	a201      	add	r2, pc, #4	; (adr r2, 8007fc0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8007fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fbe:	bf00      	nop
 8007fc0:	08007fd1 	.word	0x08007fd1
 8007fc4:	08008131 	.word	0x08008131
 8007fc8:	08008035 	.word	0x08008035
 8007fcc:	080080b3 	.word	0x080080b3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8007fd0:	7c3b      	ldrb	r3, [r7, #16]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	f040 80b8 	bne.w	8008148 <HAL_HCD_HC_SubmitRequest+0x214>
 8007fd8:	78bb      	ldrb	r3, [r7, #2]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f040 80b4 	bne.w	8008148 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8007fe0:	8b3b      	ldrh	r3, [r7, #24]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d108      	bne.n	8007ff8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8007fe6:	78fb      	ldrb	r3, [r7, #3]
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	212c      	movs	r1, #44	; 0x2c
 8007fec:	fb01 f303 	mul.w	r3, r1, r3
 8007ff0:	4413      	add	r3, r2
 8007ff2:	3355      	adds	r3, #85	; 0x55
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007ff8:	78fb      	ldrb	r3, [r7, #3]
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	212c      	movs	r1, #44	; 0x2c
 8007ffe:	fb01 f303 	mul.w	r3, r1, r3
 8008002:	4413      	add	r3, r2
 8008004:	3355      	adds	r3, #85	; 0x55
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d109      	bne.n	8008020 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800800c:	78fb      	ldrb	r3, [r7, #3]
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	212c      	movs	r1, #44	; 0x2c
 8008012:	fb01 f303 	mul.w	r3, r1, r3
 8008016:	4413      	add	r3, r2
 8008018:	3342      	adds	r3, #66	; 0x42
 800801a:	2200      	movs	r2, #0
 800801c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800801e:	e093      	b.n	8008148 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	212c      	movs	r1, #44	; 0x2c
 8008026:	fb01 f303 	mul.w	r3, r1, r3
 800802a:	4413      	add	r3, r2
 800802c:	3342      	adds	r3, #66	; 0x42
 800802e:	2202      	movs	r2, #2
 8008030:	701a      	strb	r2, [r3, #0]
      break;
 8008032:	e089      	b.n	8008148 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8008034:	78bb      	ldrb	r3, [r7, #2]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d11d      	bne.n	8008076 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800803a:	78fb      	ldrb	r3, [r7, #3]
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	212c      	movs	r1, #44	; 0x2c
 8008040:	fb01 f303 	mul.w	r3, r1, r3
 8008044:	4413      	add	r3, r2
 8008046:	3355      	adds	r3, #85	; 0x55
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d109      	bne.n	8008062 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	212c      	movs	r1, #44	; 0x2c
 8008054:	fb01 f303 	mul.w	r3, r1, r3
 8008058:	4413      	add	r3, r2
 800805a:	3342      	adds	r3, #66	; 0x42
 800805c:	2200      	movs	r2, #0
 800805e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8008060:	e073      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008062:	78fb      	ldrb	r3, [r7, #3]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	212c      	movs	r1, #44	; 0x2c
 8008068:	fb01 f303 	mul.w	r3, r1, r3
 800806c:	4413      	add	r3, r2
 800806e:	3342      	adds	r3, #66	; 0x42
 8008070:	2202      	movs	r2, #2
 8008072:	701a      	strb	r2, [r3, #0]
      break;
 8008074:	e069      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008076:	78fb      	ldrb	r3, [r7, #3]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	212c      	movs	r1, #44	; 0x2c
 800807c:	fb01 f303 	mul.w	r3, r1, r3
 8008080:	4413      	add	r3, r2
 8008082:	3354      	adds	r3, #84	; 0x54
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d109      	bne.n	800809e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800808a:	78fb      	ldrb	r3, [r7, #3]
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	212c      	movs	r1, #44	; 0x2c
 8008090:	fb01 f303 	mul.w	r3, r1, r3
 8008094:	4413      	add	r3, r2
 8008096:	3342      	adds	r3, #66	; 0x42
 8008098:	2200      	movs	r2, #0
 800809a:	701a      	strb	r2, [r3, #0]
      break;
 800809c:	e055      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800809e:	78fb      	ldrb	r3, [r7, #3]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	212c      	movs	r1, #44	; 0x2c
 80080a4:	fb01 f303 	mul.w	r3, r1, r3
 80080a8:	4413      	add	r3, r2
 80080aa:	3342      	adds	r3, #66	; 0x42
 80080ac:	2202      	movs	r2, #2
 80080ae:	701a      	strb	r2, [r3, #0]
      break;
 80080b0:	e04b      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80080b2:	78bb      	ldrb	r3, [r7, #2]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d11d      	bne.n	80080f4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80080b8:	78fb      	ldrb	r3, [r7, #3]
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	212c      	movs	r1, #44	; 0x2c
 80080be:	fb01 f303 	mul.w	r3, r1, r3
 80080c2:	4413      	add	r3, r2
 80080c4:	3355      	adds	r3, #85	; 0x55
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d109      	bne.n	80080e0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080cc:	78fb      	ldrb	r3, [r7, #3]
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	212c      	movs	r1, #44	; 0x2c
 80080d2:	fb01 f303 	mul.w	r3, r1, r3
 80080d6:	4413      	add	r3, r2
 80080d8:	3342      	adds	r3, #66	; 0x42
 80080da:	2200      	movs	r2, #0
 80080dc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80080de:	e034      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	212c      	movs	r1, #44	; 0x2c
 80080e6:	fb01 f303 	mul.w	r3, r1, r3
 80080ea:	4413      	add	r3, r2
 80080ec:	3342      	adds	r3, #66	; 0x42
 80080ee:	2202      	movs	r2, #2
 80080f0:	701a      	strb	r2, [r3, #0]
      break;
 80080f2:	e02a      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80080f4:	78fb      	ldrb	r3, [r7, #3]
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	212c      	movs	r1, #44	; 0x2c
 80080fa:	fb01 f303 	mul.w	r3, r1, r3
 80080fe:	4413      	add	r3, r2
 8008100:	3354      	adds	r3, #84	; 0x54
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d109      	bne.n	800811c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008108:	78fb      	ldrb	r3, [r7, #3]
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	212c      	movs	r1, #44	; 0x2c
 800810e:	fb01 f303 	mul.w	r3, r1, r3
 8008112:	4413      	add	r3, r2
 8008114:	3342      	adds	r3, #66	; 0x42
 8008116:	2200      	movs	r2, #0
 8008118:	701a      	strb	r2, [r3, #0]
      break;
 800811a:	e016      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800811c:	78fb      	ldrb	r3, [r7, #3]
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	212c      	movs	r1, #44	; 0x2c
 8008122:	fb01 f303 	mul.w	r3, r1, r3
 8008126:	4413      	add	r3, r2
 8008128:	3342      	adds	r3, #66	; 0x42
 800812a:	2202      	movs	r2, #2
 800812c:	701a      	strb	r2, [r3, #0]
      break;
 800812e:	e00c      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008130:	78fb      	ldrb	r3, [r7, #3]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	212c      	movs	r1, #44	; 0x2c
 8008136:	fb01 f303 	mul.w	r3, r1, r3
 800813a:	4413      	add	r3, r2
 800813c:	3342      	adds	r3, #66	; 0x42
 800813e:	2200      	movs	r2, #0
 8008140:	701a      	strb	r2, [r3, #0]
      break;
 8008142:	e002      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8008144:	bf00      	nop
 8008146:	e000      	b.n	800814a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8008148:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800814a:	78fb      	ldrb	r3, [r7, #3]
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	212c      	movs	r1, #44	; 0x2c
 8008150:	fb01 f303 	mul.w	r3, r1, r3
 8008154:	4413      	add	r3, r2
 8008156:	3344      	adds	r3, #68	; 0x44
 8008158:	697a      	ldr	r2, [r7, #20]
 800815a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800815c:	78fb      	ldrb	r3, [r7, #3]
 800815e:	8b3a      	ldrh	r2, [r7, #24]
 8008160:	6879      	ldr	r1, [r7, #4]
 8008162:	202c      	movs	r0, #44	; 0x2c
 8008164:	fb00 f303 	mul.w	r3, r0, r3
 8008168:	440b      	add	r3, r1
 800816a:	334c      	adds	r3, #76	; 0x4c
 800816c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800816e:	78fb      	ldrb	r3, [r7, #3]
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	212c      	movs	r1, #44	; 0x2c
 8008174:	fb01 f303 	mul.w	r3, r1, r3
 8008178:	4413      	add	r3, r2
 800817a:	3360      	adds	r3, #96	; 0x60
 800817c:	2200      	movs	r2, #0
 800817e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8008180:	78fb      	ldrb	r3, [r7, #3]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	212c      	movs	r1, #44	; 0x2c
 8008186:	fb01 f303 	mul.w	r3, r1, r3
 800818a:	4413      	add	r3, r2
 800818c:	3350      	adds	r3, #80	; 0x50
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8008192:	78fb      	ldrb	r3, [r7, #3]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	212c      	movs	r1, #44	; 0x2c
 8008198:	fb01 f303 	mul.w	r3, r1, r3
 800819c:	4413      	add	r3, r2
 800819e:	3339      	adds	r3, #57	; 0x39
 80081a0:	78fa      	ldrb	r2, [r7, #3]
 80081a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80081a4:	78fb      	ldrb	r3, [r7, #3]
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	212c      	movs	r1, #44	; 0x2c
 80081aa:	fb01 f303 	mul.w	r3, r1, r3
 80081ae:	4413      	add	r3, r2
 80081b0:	3361      	adds	r3, #97	; 0x61
 80081b2:	2200      	movs	r2, #0
 80081b4:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6818      	ldr	r0, [r3, #0]
 80081ba:	78fb      	ldrb	r3, [r7, #3]
 80081bc:	222c      	movs	r2, #44	; 0x2c
 80081be:	fb02 f303 	mul.w	r3, r2, r3
 80081c2:	3338      	adds	r3, #56	; 0x38
 80081c4:	687a      	ldr	r2, [r7, #4]
 80081c6:	18d1      	adds	r1, r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	461a      	mov	r2, r3
 80081d0:	f005 fd82 	bl	800dcd8 <USB_HC_StartXfer>
 80081d4:	4603      	mov	r3, r0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3708      	adds	r7, #8
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop

080081e0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4618      	mov	r0, r3
 80081f8:	f005 fa83 	bl	800d702 <USB_GetMode>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b01      	cmp	r3, #1
 8008200:	f040 80f6 	bne.w	80083f0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4618      	mov	r0, r3
 800820a:	f005 fa67 	bl	800d6dc <USB_ReadInterrupts>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 80ec 	beq.w	80083ee <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4618      	mov	r0, r3
 800821c:	f005 fa5e 	bl	800d6dc <USB_ReadInterrupts>
 8008220:	4603      	mov	r3, r0
 8008222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008226:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800822a:	d104      	bne.n	8008236 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008234:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4618      	mov	r0, r3
 800823c:	f005 fa4e 	bl	800d6dc <USB_ReadInterrupts>
 8008240:	4603      	mov	r3, r0
 8008242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008246:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800824a:	d104      	bne.n	8008256 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008254:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4618      	mov	r0, r3
 800825c:	f005 fa3e 	bl	800d6dc <USB_ReadInterrupts>
 8008260:	4603      	mov	r3, r0
 8008262:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008266:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800826a:	d104      	bne.n	8008276 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008274:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4618      	mov	r0, r3
 800827c:	f005 fa2e 	bl	800d6dc <USB_ReadInterrupts>
 8008280:	4603      	mov	r3, r0
 8008282:	f003 0302 	and.w	r3, r3, #2
 8008286:	2b02      	cmp	r3, #2
 8008288:	d103      	bne.n	8008292 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2202      	movs	r2, #2
 8008290:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4618      	mov	r0, r3
 8008298:	f005 fa20 	bl	800d6dc <USB_ReadInterrupts>
 800829c:	4603      	mov	r3, r0
 800829e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082a6:	d11c      	bne.n	80082e2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80082b0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10f      	bne.n	80082e2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80082c2:	2110      	movs	r1, #16
 80082c4:	6938      	ldr	r0, [r7, #16]
 80082c6:	f005 f90f 	bl	800d4e8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80082ca:	6938      	ldr	r0, [r7, #16]
 80082cc:	f005 f940 	bl	800d550 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	2101      	movs	r1, #1
 80082d6:	4618      	mov	r0, r3
 80082d8:	f005 fb16 	bl	800d908 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f007 ff31 	bl	8010144 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4618      	mov	r0, r3
 80082e8:	f005 f9f8 	bl	800d6dc <USB_ReadInterrupts>
 80082ec:	4603      	mov	r3, r0
 80082ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80082f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082f6:	d102      	bne.n	80082fe <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f001 f89e 	bl	800943a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4618      	mov	r0, r3
 8008304:	f005 f9ea 	bl	800d6dc <USB_ReadInterrupts>
 8008308:	4603      	mov	r3, r0
 800830a:	f003 0308 	and.w	r3, r3, #8
 800830e:	2b08      	cmp	r3, #8
 8008310:	d106      	bne.n	8008320 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f007 fefa 	bl	801010c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2208      	movs	r2, #8
 800831e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4618      	mov	r0, r3
 8008326:	f005 f9d9 	bl	800d6dc <USB_ReadInterrupts>
 800832a:	4603      	mov	r3, r0
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b10      	cmp	r3, #16
 8008332:	d101      	bne.n	8008338 <HAL_HCD_IRQHandler+0x158>
 8008334:	2301      	movs	r3, #1
 8008336:	e000      	b.n	800833a <HAL_HCD_IRQHandler+0x15a>
 8008338:	2300      	movs	r3, #0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d012      	beq.n	8008364 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	699a      	ldr	r2, [r3, #24]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f022 0210 	bic.w	r2, r2, #16
 800834c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 ffa1 	bl	8009296 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	699a      	ldr	r2, [r3, #24]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0210 	orr.w	r2, r2, #16
 8008362:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4618      	mov	r0, r3
 800836a:	f005 f9b7 	bl	800d6dc <USB_ReadInterrupts>
 800836e:	4603      	mov	r3, r0
 8008370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008374:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008378:	d13a      	bne.n	80083f0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4618      	mov	r0, r3
 8008380:	f005 fdec 	bl	800df5c <USB_HC_ReadInterrupt>
 8008384:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008386:	2300      	movs	r3, #0
 8008388:	617b      	str	r3, [r7, #20]
 800838a:	e025      	b.n	80083d8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f003 030f 	and.w	r3, r3, #15
 8008392:	68ba      	ldr	r2, [r7, #8]
 8008394:	fa22 f303 	lsr.w	r3, r2, r3
 8008398:	f003 0301 	and.w	r3, r3, #1
 800839c:	2b00      	cmp	r3, #0
 800839e:	d018      	beq.n	80083d2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	015a      	lsls	r2, r3, #5
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083b6:	d106      	bne.n	80083c6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	4619      	mov	r1, r3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f8ab 	bl	800851a <HCD_HC_IN_IRQHandler>
 80083c4:	e005      	b.n	80083d2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 fbf9 	bl	8008bc4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	3301      	adds	r3, #1
 80083d6:	617b      	str	r3, [r7, #20]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d3d4      	bcc.n	800838c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80083ea:	615a      	str	r2, [r3, #20]
 80083ec:	e000      	b.n	80083f0 <HAL_HCD_IRQHandler+0x210>
      return;
 80083ee:	bf00      	nop
    }
  }
}
 80083f0:	3718      	adds	r7, #24
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b082      	sub	sp, #8
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8008404:	2b01      	cmp	r3, #1
 8008406:	d101      	bne.n	800840c <HAL_HCD_Start+0x16>
 8008408:	2302      	movs	r3, #2
 800840a:	e013      	b.n	8008434 <HAL_HCD_Start+0x3e>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2101      	movs	r1, #1
 800841a:	4618      	mov	r0, r3
 800841c:	f005 fad8 	bl	800d9d0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4618      	mov	r0, r3
 8008426:	f004 fff0 	bl	800d40a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3708      	adds	r7, #8
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800844a:	2b01      	cmp	r3, #1
 800844c:	d101      	bne.n	8008452 <HAL_HCD_Stop+0x16>
 800844e:	2302      	movs	r3, #2
 8008450:	e00d      	b.n	800846e <HAL_HCD_Stop+0x32>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4618      	mov	r0, r3
 8008460:	f005 fec6 	bl	800e1f0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	3708      	adds	r7, #8
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b082      	sub	sp, #8
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4618      	mov	r0, r3
 8008484:	f005 fa7a 	bl	800d97c <USB_ResetPort>
 8008488:	4603      	mov	r3, r0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008492:	b480      	push	{r7}
 8008494:	b083      	sub	sp, #12
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
 800849a:	460b      	mov	r3, r1
 800849c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800849e:	78fb      	ldrb	r3, [r7, #3]
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	212c      	movs	r1, #44	; 0x2c
 80084a4:	fb01 f303 	mul.w	r3, r1, r3
 80084a8:	4413      	add	r3, r2
 80084aa:	3360      	adds	r3, #96	; 0x60
 80084ac:	781b      	ldrb	r3, [r3, #0]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr

080084ba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80084ba:	b480      	push	{r7}
 80084bc:	b083      	sub	sp, #12
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	460b      	mov	r3, r1
 80084c4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80084c6:	78fb      	ldrb	r3, [r7, #3]
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	212c      	movs	r1, #44	; 0x2c
 80084cc:	fb01 f303 	mul.w	r3, r1, r3
 80084d0:	4413      	add	r3, r2
 80084d2:	3350      	adds	r3, #80	; 0x50
 80084d4:	681b      	ldr	r3, [r3, #0]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	370c      	adds	r7, #12
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr

080084e2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b082      	sub	sp, #8
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f005 fabe 	bl	800da70 <USB_GetCurrentFrame>
 80084f4:	4603      	mov	r3, r0
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b082      	sub	sp, #8
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4618      	mov	r0, r3
 800850c:	f005 fa99 	bl	800da42 <USB_GetHostSpeed>
 8008510:	4603      	mov	r3, r0
}
 8008512:	4618      	mov	r0, r3
 8008514:	3708      	adds	r7, #8
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b086      	sub	sp, #24
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
 8008522:	460b      	mov	r3, r1
 8008524:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8008530:	78fb      	ldrb	r3, [r7, #3]
 8008532:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	4413      	add	r3, r2
 800853c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	f003 0304 	and.w	r3, r3, #4
 8008546:	2b04      	cmp	r3, #4
 8008548:	d11a      	bne.n	8008580 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	015a      	lsls	r2, r3, #5
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	4413      	add	r3, r2
 8008552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008556:	461a      	mov	r2, r3
 8008558:	2304      	movs	r3, #4
 800855a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	212c      	movs	r1, #44	; 0x2c
 8008562:	fb01 f303 	mul.w	r3, r1, r3
 8008566:	4413      	add	r3, r2
 8008568:	3361      	adds	r3, #97	; 0x61
 800856a:	2206      	movs	r2, #6
 800856c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	b2d2      	uxtb	r2, r2
 8008576:	4611      	mov	r1, r2
 8008578:	4618      	mov	r0, r3
 800857a:	f005 fd00 	bl	800df7e <USB_HC_Halt>
 800857e:	e0af      	b.n	80086e0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	015a      	lsls	r2, r3, #5
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	4413      	add	r3, r2
 8008588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008596:	d11b      	bne.n	80085d0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	015a      	lsls	r2, r3, #5
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	4413      	add	r3, r2
 80085a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085a4:	461a      	mov	r2, r3
 80085a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	212c      	movs	r1, #44	; 0x2c
 80085b2:	fb01 f303 	mul.w	r3, r1, r3
 80085b6:	4413      	add	r3, r2
 80085b8:	3361      	adds	r3, #97	; 0x61
 80085ba:	2207      	movs	r2, #7
 80085bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	b2d2      	uxtb	r2, r2
 80085c6:	4611      	mov	r1, r2
 80085c8:	4618      	mov	r0, r3
 80085ca:	f005 fcd8 	bl	800df7e <USB_HC_Halt>
 80085ce:	e087      	b.n	80086e0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	015a      	lsls	r2, r3, #5
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	4413      	add	r3, r2
 80085d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f003 0320 	and.w	r3, r3, #32
 80085e2:	2b20      	cmp	r3, #32
 80085e4:	d109      	bne.n	80085fa <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	015a      	lsls	r2, r3, #5
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	4413      	add	r3, r2
 80085ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085f2:	461a      	mov	r2, r3
 80085f4:	2320      	movs	r3, #32
 80085f6:	6093      	str	r3, [r2, #8]
 80085f8:	e072      	b.n	80086e0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	015a      	lsls	r2, r3, #5
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	4413      	add	r3, r2
 8008602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	f003 0308 	and.w	r3, r3, #8
 800860c:	2b08      	cmp	r3, #8
 800860e:	d11a      	bne.n	8008646 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	015a      	lsls	r2, r3, #5
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	4413      	add	r3, r2
 8008618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800861c:	461a      	mov	r2, r3
 800861e:	2308      	movs	r3, #8
 8008620:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	212c      	movs	r1, #44	; 0x2c
 8008628:	fb01 f303 	mul.w	r3, r1, r3
 800862c:	4413      	add	r3, r2
 800862e:	3361      	adds	r3, #97	; 0x61
 8008630:	2205      	movs	r2, #5
 8008632:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	b2d2      	uxtb	r2, r2
 800863c:	4611      	mov	r1, r2
 800863e:	4618      	mov	r0, r3
 8008640:	f005 fc9d 	bl	800df7e <USB_HC_Halt>
 8008644:	e04c      	b.n	80086e0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	015a      	lsls	r2, r3, #5
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	4413      	add	r3, r2
 800864e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008658:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800865c:	d11b      	bne.n	8008696 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	015a      	lsls	r2, r3, #5
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	4413      	add	r3, r2
 8008666:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800866a:	461a      	mov	r2, r3
 800866c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008670:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	212c      	movs	r1, #44	; 0x2c
 8008678:	fb01 f303 	mul.w	r3, r1, r3
 800867c:	4413      	add	r3, r2
 800867e:	3361      	adds	r3, #97	; 0x61
 8008680:	2208      	movs	r2, #8
 8008682:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68fa      	ldr	r2, [r7, #12]
 800868a:	b2d2      	uxtb	r2, r2
 800868c:	4611      	mov	r1, r2
 800868e:	4618      	mov	r0, r3
 8008690:	f005 fc75 	bl	800df7e <USB_HC_Halt>
 8008694:	e024      	b.n	80086e0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	4413      	add	r3, r2
 800869e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a8:	2b80      	cmp	r3, #128	; 0x80
 80086aa:	d119      	bne.n	80086e0 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086b8:	461a      	mov	r2, r3
 80086ba:	2380      	movs	r3, #128	; 0x80
 80086bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	212c      	movs	r1, #44	; 0x2c
 80086c4:	fb01 f303 	mul.w	r3, r1, r3
 80086c8:	4413      	add	r3, r2
 80086ca:	3361      	adds	r3, #97	; 0x61
 80086cc:	2206      	movs	r2, #6
 80086ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	b2d2      	uxtb	r2, r2
 80086d8:	4611      	mov	r1, r2
 80086da:	4618      	mov	r0, r3
 80086dc:	f005 fc4f 	bl	800df7e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	015a      	lsls	r2, r3, #5
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	4413      	add	r3, r2
 80086e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086f6:	d112      	bne.n	800871e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	b2d2      	uxtb	r2, r2
 8008700:	4611      	mov	r1, r2
 8008702:	4618      	mov	r0, r3
 8008704:	f005 fc3b 	bl	800df7e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	4413      	add	r3, r2
 8008710:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008714:	461a      	mov	r2, r3
 8008716:	f44f 7300 	mov.w	r3, #512	; 0x200
 800871a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800871c:	e24e      	b.n	8008bbc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	015a      	lsls	r2, r3, #5
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	4413      	add	r3, r2
 8008726:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	f003 0301 	and.w	r3, r3, #1
 8008730:	2b01      	cmp	r3, #1
 8008732:	f040 80df 	bne.w	80088f4 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d019      	beq.n	8008772 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	212c      	movs	r1, #44	; 0x2c
 8008744:	fb01 f303 	mul.w	r3, r1, r3
 8008748:	4413      	add	r3, r2
 800874a:	3348      	adds	r3, #72	; 0x48
 800874c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	0159      	lsls	r1, r3, #5
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	440b      	add	r3, r1
 8008756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800875a:	691b      	ldr	r3, [r3, #16]
 800875c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8008760:	1ad2      	subs	r2, r2, r3
 8008762:	6879      	ldr	r1, [r7, #4]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	202c      	movs	r0, #44	; 0x2c
 8008768:	fb00 f303 	mul.w	r3, r0, r3
 800876c:	440b      	add	r3, r1
 800876e:	3350      	adds	r3, #80	; 0x50
 8008770:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	212c      	movs	r1, #44	; 0x2c
 8008778:	fb01 f303 	mul.w	r3, r1, r3
 800877c:	4413      	add	r3, r2
 800877e:	3361      	adds	r3, #97	; 0x61
 8008780:	2201      	movs	r2, #1
 8008782:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008784:	687a      	ldr	r2, [r7, #4]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	212c      	movs	r1, #44	; 0x2c
 800878a:	fb01 f303 	mul.w	r3, r1, r3
 800878e:	4413      	add	r3, r2
 8008790:	335c      	adds	r3, #92	; 0x5c
 8008792:	2200      	movs	r2, #0
 8008794:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	015a      	lsls	r2, r3, #5
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	4413      	add	r3, r2
 800879e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087a2:	461a      	mov	r2, r3
 80087a4:	2301      	movs	r3, #1
 80087a6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	212c      	movs	r1, #44	; 0x2c
 80087ae:	fb01 f303 	mul.w	r3, r1, r3
 80087b2:	4413      	add	r3, r2
 80087b4:	333f      	adds	r3, #63	; 0x3f
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d009      	beq.n	80087d0 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	212c      	movs	r1, #44	; 0x2c
 80087c2:	fb01 f303 	mul.w	r3, r1, r3
 80087c6:	4413      	add	r3, r2
 80087c8:	333f      	adds	r3, #63	; 0x3f
 80087ca:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d111      	bne.n	80087f4 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	b2d2      	uxtb	r2, r2
 80087d8:	4611      	mov	r1, r2
 80087da:	4618      	mov	r0, r3
 80087dc:	f005 fbcf 	bl	800df7e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	015a      	lsls	r2, r3, #5
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	4413      	add	r3, r2
 80087e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087ec:	461a      	mov	r2, r3
 80087ee:	2310      	movs	r3, #16
 80087f0:	6093      	str	r3, [r2, #8]
 80087f2:	e03a      	b.n	800886a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	212c      	movs	r1, #44	; 0x2c
 80087fa:	fb01 f303 	mul.w	r3, r1, r3
 80087fe:	4413      	add	r3, r2
 8008800:	333f      	adds	r3, #63	; 0x3f
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	2b03      	cmp	r3, #3
 8008806:	d009      	beq.n	800881c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	212c      	movs	r1, #44	; 0x2c
 800880e:	fb01 f303 	mul.w	r3, r1, r3
 8008812:	4413      	add	r3, r2
 8008814:	333f      	adds	r3, #63	; 0x3f
 8008816:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8008818:	2b01      	cmp	r3, #1
 800881a:	d126      	bne.n	800886a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	015a      	lsls	r2, r3, #5
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	4413      	add	r3, r2
 8008824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	0151      	lsls	r1, r2, #5
 800882e:	693a      	ldr	r2, [r7, #16]
 8008830:	440a      	add	r2, r1
 8008832:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008836:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800883a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	212c      	movs	r1, #44	; 0x2c
 8008842:	fb01 f303 	mul.w	r3, r1, r3
 8008846:	4413      	add	r3, r2
 8008848:	3360      	adds	r3, #96	; 0x60
 800884a:	2201      	movs	r2, #1
 800884c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	b2d9      	uxtb	r1, r3
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	202c      	movs	r0, #44	; 0x2c
 8008858:	fb00 f303 	mul.w	r3, r0, r3
 800885c:	4413      	add	r3, r2
 800885e:	3360      	adds	r3, #96	; 0x60
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	461a      	mov	r2, r3
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f007 fc7b 	bl	8010160 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d12b      	bne.n	80088ca <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	212c      	movs	r1, #44	; 0x2c
 8008878:	fb01 f303 	mul.w	r3, r1, r3
 800887c:	4413      	add	r3, r2
 800887e:	3348      	adds	r3, #72	; 0x48
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6879      	ldr	r1, [r7, #4]
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	202c      	movs	r0, #44	; 0x2c
 8008888:	fb00 f202 	mul.w	r2, r0, r2
 800888c:	440a      	add	r2, r1
 800888e:	3240      	adds	r2, #64	; 0x40
 8008890:	8812      	ldrh	r2, [r2, #0]
 8008892:	fbb3 f3f2 	udiv	r3, r3, r2
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	2b00      	cmp	r3, #0
 800889c:	f000 818e 	beq.w	8008bbc <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	212c      	movs	r1, #44	; 0x2c
 80088a6:	fb01 f303 	mul.w	r3, r1, r3
 80088aa:	4413      	add	r3, r2
 80088ac:	3354      	adds	r3, #84	; 0x54
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	f083 0301 	eor.w	r3, r3, #1
 80088b4:	b2d8      	uxtb	r0, r3
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	212c      	movs	r1, #44	; 0x2c
 80088bc:	fb01 f303 	mul.w	r3, r1, r3
 80088c0:	4413      	add	r3, r2
 80088c2:	3354      	adds	r3, #84	; 0x54
 80088c4:	4602      	mov	r2, r0
 80088c6:	701a      	strb	r2, [r3, #0]
}
 80088c8:	e178      	b.n	8008bbc <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	212c      	movs	r1, #44	; 0x2c
 80088d0:	fb01 f303 	mul.w	r3, r1, r3
 80088d4:	4413      	add	r3, r2
 80088d6:	3354      	adds	r3, #84	; 0x54
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	f083 0301 	eor.w	r3, r3, #1
 80088de:	b2d8      	uxtb	r0, r3
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	212c      	movs	r1, #44	; 0x2c
 80088e6:	fb01 f303 	mul.w	r3, r1, r3
 80088ea:	4413      	add	r3, r2
 80088ec:	3354      	adds	r3, #84	; 0x54
 80088ee:	4602      	mov	r2, r0
 80088f0:	701a      	strb	r2, [r3, #0]
}
 80088f2:	e163      	b.n	8008bbc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	f003 0302 	and.w	r3, r3, #2
 8008906:	2b02      	cmp	r3, #2
 8008908:	f040 80f6 	bne.w	8008af8 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	212c      	movs	r1, #44	; 0x2c
 8008912:	fb01 f303 	mul.w	r3, r1, r3
 8008916:	4413      	add	r3, r2
 8008918:	3361      	adds	r3, #97	; 0x61
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d109      	bne.n	8008934 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	212c      	movs	r1, #44	; 0x2c
 8008926:	fb01 f303 	mul.w	r3, r1, r3
 800892a:	4413      	add	r3, r2
 800892c:	3360      	adds	r3, #96	; 0x60
 800892e:	2201      	movs	r2, #1
 8008930:	701a      	strb	r2, [r3, #0]
 8008932:	e0c9      	b.n	8008ac8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	212c      	movs	r1, #44	; 0x2c
 800893a:	fb01 f303 	mul.w	r3, r1, r3
 800893e:	4413      	add	r3, r2
 8008940:	3361      	adds	r3, #97	; 0x61
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	2b05      	cmp	r3, #5
 8008946:	d109      	bne.n	800895c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	212c      	movs	r1, #44	; 0x2c
 800894e:	fb01 f303 	mul.w	r3, r1, r3
 8008952:	4413      	add	r3, r2
 8008954:	3360      	adds	r3, #96	; 0x60
 8008956:	2205      	movs	r2, #5
 8008958:	701a      	strb	r2, [r3, #0]
 800895a:	e0b5      	b.n	8008ac8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	212c      	movs	r1, #44	; 0x2c
 8008962:	fb01 f303 	mul.w	r3, r1, r3
 8008966:	4413      	add	r3, r2
 8008968:	3361      	adds	r3, #97	; 0x61
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	2b06      	cmp	r3, #6
 800896e:	d009      	beq.n	8008984 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	212c      	movs	r1, #44	; 0x2c
 8008976:	fb01 f303 	mul.w	r3, r1, r3
 800897a:	4413      	add	r3, r2
 800897c:	3361      	adds	r3, #97	; 0x61
 800897e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8008980:	2b08      	cmp	r3, #8
 8008982:	d150      	bne.n	8008a26 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	212c      	movs	r1, #44	; 0x2c
 800898a:	fb01 f303 	mul.w	r3, r1, r3
 800898e:	4413      	add	r3, r2
 8008990:	335c      	adds	r3, #92	; 0x5c
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	6879      	ldr	r1, [r7, #4]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	202c      	movs	r0, #44	; 0x2c
 800899c:	fb00 f303 	mul.w	r3, r0, r3
 80089a0:	440b      	add	r3, r1
 80089a2:	335c      	adds	r3, #92	; 0x5c
 80089a4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80089a6:	687a      	ldr	r2, [r7, #4]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	212c      	movs	r1, #44	; 0x2c
 80089ac:	fb01 f303 	mul.w	r3, r1, r3
 80089b0:	4413      	add	r3, r2
 80089b2:	335c      	adds	r3, #92	; 0x5c
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2b02      	cmp	r3, #2
 80089b8:	d912      	bls.n	80089e0 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	212c      	movs	r1, #44	; 0x2c
 80089c0:	fb01 f303 	mul.w	r3, r1, r3
 80089c4:	4413      	add	r3, r2
 80089c6:	335c      	adds	r3, #92	; 0x5c
 80089c8:	2200      	movs	r2, #0
 80089ca:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	212c      	movs	r1, #44	; 0x2c
 80089d2:	fb01 f303 	mul.w	r3, r1, r3
 80089d6:	4413      	add	r3, r2
 80089d8:	3360      	adds	r3, #96	; 0x60
 80089da:	2204      	movs	r2, #4
 80089dc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80089de:	e073      	b.n	8008ac8 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	212c      	movs	r1, #44	; 0x2c
 80089e6:	fb01 f303 	mul.w	r3, r1, r3
 80089ea:	4413      	add	r3, r2
 80089ec:	3360      	adds	r3, #96	; 0x60
 80089ee:	2202      	movs	r2, #2
 80089f0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	015a      	lsls	r2, r3, #5
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	4413      	add	r3, r2
 80089fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a08:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a10:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	015a      	lsls	r2, r3, #5
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	4413      	add	r3, r2
 8008a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a1e:	461a      	mov	r2, r3
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008a24:	e050      	b.n	8008ac8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	212c      	movs	r1, #44	; 0x2c
 8008a2c:	fb01 f303 	mul.w	r3, r1, r3
 8008a30:	4413      	add	r3, r2
 8008a32:	3361      	adds	r3, #97	; 0x61
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	2b03      	cmp	r3, #3
 8008a38:	d122      	bne.n	8008a80 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	212c      	movs	r1, #44	; 0x2c
 8008a40:	fb01 f303 	mul.w	r3, r1, r3
 8008a44:	4413      	add	r3, r2
 8008a46:	3360      	adds	r3, #96	; 0x60
 8008a48:	2202      	movs	r2, #2
 8008a4a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	015a      	lsls	r2, r3, #5
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	4413      	add	r3, r2
 8008a54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a62:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a6a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a78:	461a      	mov	r2, r3
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	6013      	str	r3, [r2, #0]
 8008a7e:	e023      	b.n	8008ac8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	212c      	movs	r1, #44	; 0x2c
 8008a86:	fb01 f303 	mul.w	r3, r1, r3
 8008a8a:	4413      	add	r3, r2
 8008a8c:	3361      	adds	r3, #97	; 0x61
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	2b07      	cmp	r3, #7
 8008a92:	d119      	bne.n	8008ac8 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	212c      	movs	r1, #44	; 0x2c
 8008a9a:	fb01 f303 	mul.w	r3, r1, r3
 8008a9e:	4413      	add	r3, r2
 8008aa0:	335c      	adds	r3, #92	; 0x5c
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	1c5a      	adds	r2, r3, #1
 8008aa6:	6879      	ldr	r1, [r7, #4]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	202c      	movs	r0, #44	; 0x2c
 8008aac:	fb00 f303 	mul.w	r3, r0, r3
 8008ab0:	440b      	add	r3, r1
 8008ab2:	335c      	adds	r3, #92	; 0x5c
 8008ab4:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	212c      	movs	r1, #44	; 0x2c
 8008abc:	fb01 f303 	mul.w	r3, r1, r3
 8008ac0:	4413      	add	r3, r2
 8008ac2:	3360      	adds	r3, #96	; 0x60
 8008ac4:	2204      	movs	r2, #4
 8008ac6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	015a      	lsls	r2, r3, #5
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	b2d9      	uxtb	r1, r3
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	202c      	movs	r0, #44	; 0x2c
 8008ae4:	fb00 f303 	mul.w	r3, r0, r3
 8008ae8:	4413      	add	r3, r2
 8008aea:	3360      	adds	r3, #96	; 0x60
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	461a      	mov	r2, r3
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f007 fb35 	bl	8010160 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8008af6:	e061      	b.n	8008bbc <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	015a      	lsls	r2, r3, #5
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	4413      	add	r3, r2
 8008b00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f003 0310 	and.w	r3, r3, #16
 8008b0a:	2b10      	cmp	r3, #16
 8008b0c:	d156      	bne.n	8008bbc <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	212c      	movs	r1, #44	; 0x2c
 8008b14:	fb01 f303 	mul.w	r3, r1, r3
 8008b18:	4413      	add	r3, r2
 8008b1a:	333f      	adds	r3, #63	; 0x3f
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	2b03      	cmp	r3, #3
 8008b20:	d111      	bne.n	8008b46 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	212c      	movs	r1, #44	; 0x2c
 8008b28:	fb01 f303 	mul.w	r3, r1, r3
 8008b2c:	4413      	add	r3, r2
 8008b2e:	335c      	adds	r3, #92	; 0x5c
 8008b30:	2200      	movs	r2, #0
 8008b32:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	b2d2      	uxtb	r2, r2
 8008b3c:	4611      	mov	r1, r2
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f005 fa1d 	bl	800df7e <USB_HC_Halt>
 8008b44:	e031      	b.n	8008baa <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	212c      	movs	r1, #44	; 0x2c
 8008b4c:	fb01 f303 	mul.w	r3, r1, r3
 8008b50:	4413      	add	r3, r2
 8008b52:	333f      	adds	r3, #63	; 0x3f
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d009      	beq.n	8008b6e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	212c      	movs	r1, #44	; 0x2c
 8008b60:	fb01 f303 	mul.w	r3, r1, r3
 8008b64:	4413      	add	r3, r2
 8008b66:	333f      	adds	r3, #63	; 0x3f
 8008b68:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8008b6a:	2b02      	cmp	r3, #2
 8008b6c:	d11d      	bne.n	8008baa <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	212c      	movs	r1, #44	; 0x2c
 8008b74:	fb01 f303 	mul.w	r3, r1, r3
 8008b78:	4413      	add	r3, r2
 8008b7a:	335c      	adds	r3, #92	; 0x5c
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d110      	bne.n	8008baa <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	212c      	movs	r1, #44	; 0x2c
 8008b8e:	fb01 f303 	mul.w	r3, r1, r3
 8008b92:	4413      	add	r3, r2
 8008b94:	3361      	adds	r3, #97	; 0x61
 8008b96:	2203      	movs	r2, #3
 8008b98:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68fa      	ldr	r2, [r7, #12]
 8008ba0:	b2d2      	uxtb	r2, r2
 8008ba2:	4611      	mov	r1, r2
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f005 f9ea 	bl	800df7e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	015a      	lsls	r2, r3, #5
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	2310      	movs	r3, #16
 8008bba:	6093      	str	r3, [r2, #8]
}
 8008bbc:	bf00      	nop
 8008bbe:	3718      	adds	r7, #24
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b088      	sub	sp, #32
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	460b      	mov	r3, r1
 8008bce:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bd6:	69fb      	ldr	r3, [r7, #28]
 8008bd8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8008bda:	78fb      	ldrb	r3, [r7, #3]
 8008bdc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	015a      	lsls	r2, r3, #5
 8008be2:	69bb      	ldr	r3, [r7, #24]
 8008be4:	4413      	add	r3, r2
 8008be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f003 0304 	and.w	r3, r3, #4
 8008bf0:	2b04      	cmp	r3, #4
 8008bf2:	d11a      	bne.n	8008c2a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	015a      	lsls	r2, r3, #5
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c00:	461a      	mov	r2, r3
 8008c02:	2304      	movs	r3, #4
 8008c04:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	212c      	movs	r1, #44	; 0x2c
 8008c0c:	fb01 f303 	mul.w	r3, r1, r3
 8008c10:	4413      	add	r3, r2
 8008c12:	3361      	adds	r3, #97	; 0x61
 8008c14:	2206      	movs	r2, #6
 8008c16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	697a      	ldr	r2, [r7, #20]
 8008c1e:	b2d2      	uxtb	r2, r2
 8008c20:	4611      	mov	r1, r2
 8008c22:	4618      	mov	r0, r3
 8008c24:	f005 f9ab 	bl	800df7e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8008c28:	e331      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	015a      	lsls	r2, r3, #5
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	4413      	add	r3, r2
 8008c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	f003 0320 	and.w	r3, r3, #32
 8008c3c:	2b20      	cmp	r3, #32
 8008c3e:	d12e      	bne.n	8008c9e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	2320      	movs	r3, #32
 8008c50:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	212c      	movs	r1, #44	; 0x2c
 8008c58:	fb01 f303 	mul.w	r3, r1, r3
 8008c5c:	4413      	add	r3, r2
 8008c5e:	333d      	adds	r3, #61	; 0x3d
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	f040 8313 	bne.w	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	212c      	movs	r1, #44	; 0x2c
 8008c6e:	fb01 f303 	mul.w	r3, r1, r3
 8008c72:	4413      	add	r3, r2
 8008c74:	333d      	adds	r3, #61	; 0x3d
 8008c76:	2200      	movs	r2, #0
 8008c78:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	212c      	movs	r1, #44	; 0x2c
 8008c80:	fb01 f303 	mul.w	r3, r1, r3
 8008c84:	4413      	add	r3, r2
 8008c86:	3360      	adds	r3, #96	; 0x60
 8008c88:	2202      	movs	r2, #2
 8008c8a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	697a      	ldr	r2, [r7, #20]
 8008c92:	b2d2      	uxtb	r2, r2
 8008c94:	4611      	mov	r1, r2
 8008c96:	4618      	mov	r0, r3
 8008c98:	f005 f971 	bl	800df7e <USB_HC_Halt>
}
 8008c9c:	e2f7      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	015a      	lsls	r2, r3, #5
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008cb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cb4:	d112      	bne.n	8008cdc <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	015a      	lsls	r2, r3, #5
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cc8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	697a      	ldr	r2, [r7, #20]
 8008cd0:	b2d2      	uxtb	r2, r2
 8008cd2:	4611      	mov	r1, r2
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f005 f952 	bl	800df7e <USB_HC_Halt>
}
 8008cda:	e2d8      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	015a      	lsls	r2, r3, #5
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	f003 0301 	and.w	r3, r3, #1
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d140      	bne.n	8008d74 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	212c      	movs	r1, #44	; 0x2c
 8008cf8:	fb01 f303 	mul.w	r3, r1, r3
 8008cfc:	4413      	add	r3, r2
 8008cfe:	335c      	adds	r3, #92	; 0x5c
 8008d00:	2200      	movs	r2, #0
 8008d02:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	015a      	lsls	r2, r3, #5
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d16:	2b40      	cmp	r3, #64	; 0x40
 8008d18:	d111      	bne.n	8008d3e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	212c      	movs	r1, #44	; 0x2c
 8008d20:	fb01 f303 	mul.w	r3, r1, r3
 8008d24:	4413      	add	r3, r2
 8008d26:	333d      	adds	r3, #61	; 0x3d
 8008d28:	2201      	movs	r2, #1
 8008d2a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d38:	461a      	mov	r2, r3
 8008d3a:	2340      	movs	r3, #64	; 0x40
 8008d3c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	212c      	movs	r1, #44	; 0x2c
 8008d56:	fb01 f303 	mul.w	r3, r1, r3
 8008d5a:	4413      	add	r3, r2
 8008d5c:	3361      	adds	r3, #97	; 0x61
 8008d5e:	2201      	movs	r2, #1
 8008d60:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	b2d2      	uxtb	r2, r2
 8008d6a:	4611      	mov	r1, r2
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f005 f906 	bl	800df7e <USB_HC_Halt>
}
 8008d72:	e28c      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	015a      	lsls	r2, r3, #5
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d86:	2b40      	cmp	r3, #64	; 0x40
 8008d88:	d12c      	bne.n	8008de4 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	212c      	movs	r1, #44	; 0x2c
 8008d90:	fb01 f303 	mul.w	r3, r1, r3
 8008d94:	4413      	add	r3, r2
 8008d96:	3361      	adds	r3, #97	; 0x61
 8008d98:	2204      	movs	r2, #4
 8008d9a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	212c      	movs	r1, #44	; 0x2c
 8008da2:	fb01 f303 	mul.w	r3, r1, r3
 8008da6:	4413      	add	r3, r2
 8008da8:	333d      	adds	r3, #61	; 0x3d
 8008daa:	2201      	movs	r2, #1
 8008dac:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	212c      	movs	r1, #44	; 0x2c
 8008db4:	fb01 f303 	mul.w	r3, r1, r3
 8008db8:	4413      	add	r3, r2
 8008dba:	335c      	adds	r3, #92	; 0x5c
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	697a      	ldr	r2, [r7, #20]
 8008dc6:	b2d2      	uxtb	r2, r2
 8008dc8:	4611      	mov	r1, r2
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f005 f8d7 	bl	800df7e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	015a      	lsls	r2, r3, #5
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ddc:	461a      	mov	r2, r3
 8008dde:	2340      	movs	r3, #64	; 0x40
 8008de0:	6093      	str	r3, [r2, #8]
}
 8008de2:	e254      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	f003 0308 	and.w	r3, r3, #8
 8008df6:	2b08      	cmp	r3, #8
 8008df8:	d11a      	bne.n	8008e30 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	015a      	lsls	r2, r3, #5
 8008dfe:	69bb      	ldr	r3, [r7, #24]
 8008e00:	4413      	add	r3, r2
 8008e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e06:	461a      	mov	r2, r3
 8008e08:	2308      	movs	r3, #8
 8008e0a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	212c      	movs	r1, #44	; 0x2c
 8008e12:	fb01 f303 	mul.w	r3, r1, r3
 8008e16:	4413      	add	r3, r2
 8008e18:	3361      	adds	r3, #97	; 0x61
 8008e1a:	2205      	movs	r2, #5
 8008e1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	697a      	ldr	r2, [r7, #20]
 8008e24:	b2d2      	uxtb	r2, r2
 8008e26:	4611      	mov	r1, r2
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f005 f8a8 	bl	800df7e <USB_HC_Halt>
}
 8008e2e:	e22e      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	015a      	lsls	r2, r3, #5
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	4413      	add	r3, r2
 8008e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f003 0310 	and.w	r3, r3, #16
 8008e42:	2b10      	cmp	r3, #16
 8008e44:	d140      	bne.n	8008ec8 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	212c      	movs	r1, #44	; 0x2c
 8008e4c:	fb01 f303 	mul.w	r3, r1, r3
 8008e50:	4413      	add	r3, r2
 8008e52:	335c      	adds	r3, #92	; 0x5c
 8008e54:	2200      	movs	r2, #0
 8008e56:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	212c      	movs	r1, #44	; 0x2c
 8008e5e:	fb01 f303 	mul.w	r3, r1, r3
 8008e62:	4413      	add	r3, r2
 8008e64:	3361      	adds	r3, #97	; 0x61
 8008e66:	2203      	movs	r2, #3
 8008e68:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	212c      	movs	r1, #44	; 0x2c
 8008e70:	fb01 f303 	mul.w	r3, r1, r3
 8008e74:	4413      	add	r3, r2
 8008e76:	333d      	adds	r3, #61	; 0x3d
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d112      	bne.n	8008ea4 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	212c      	movs	r1, #44	; 0x2c
 8008e84:	fb01 f303 	mul.w	r3, r1, r3
 8008e88:	4413      	add	r3, r2
 8008e8a:	333c      	adds	r3, #60	; 0x3c
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d108      	bne.n	8008ea4 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	212c      	movs	r1, #44	; 0x2c
 8008e98:	fb01 f303 	mul.w	r3, r1, r3
 8008e9c:	4413      	add	r3, r2
 8008e9e:	333d      	adds	r3, #61	; 0x3d
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	b2d2      	uxtb	r2, r2
 8008eac:	4611      	mov	r1, r2
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f005 f865 	bl	800df7e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	015a      	lsls	r2, r3, #5
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	4413      	add	r3, r2
 8008ebc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	2310      	movs	r3, #16
 8008ec4:	6093      	str	r3, [r2, #8]
}
 8008ec6:	e1e2      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eda:	2b80      	cmp	r3, #128	; 0x80
 8008edc:	d164      	bne.n	8008fa8 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d111      	bne.n	8008f0a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8008ee6:	687a      	ldr	r2, [r7, #4]
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	212c      	movs	r1, #44	; 0x2c
 8008eec:	fb01 f303 	mul.w	r3, r1, r3
 8008ef0:	4413      	add	r3, r2
 8008ef2:	3361      	adds	r3, #97	; 0x61
 8008ef4:	2206      	movs	r2, #6
 8008ef6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	697a      	ldr	r2, [r7, #20]
 8008efe:	b2d2      	uxtb	r2, r2
 8008f00:	4611      	mov	r1, r2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f005 f83b 	bl	800df7e <USB_HC_Halt>
 8008f08:	e044      	b.n	8008f94 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	212c      	movs	r1, #44	; 0x2c
 8008f10:	fb01 f303 	mul.w	r3, r1, r3
 8008f14:	4413      	add	r3, r2
 8008f16:	335c      	adds	r3, #92	; 0x5c
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	1c5a      	adds	r2, r3, #1
 8008f1c:	6879      	ldr	r1, [r7, #4]
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	202c      	movs	r0, #44	; 0x2c
 8008f22:	fb00 f303 	mul.w	r3, r0, r3
 8008f26:	440b      	add	r3, r1
 8008f28:	335c      	adds	r3, #92	; 0x5c
 8008f2a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	212c      	movs	r1, #44	; 0x2c
 8008f32:	fb01 f303 	mul.w	r3, r1, r3
 8008f36:	4413      	add	r3, r2
 8008f38:	335c      	adds	r3, #92	; 0x5c
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d920      	bls.n	8008f82 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	212c      	movs	r1, #44	; 0x2c
 8008f46:	fb01 f303 	mul.w	r3, r1, r3
 8008f4a:	4413      	add	r3, r2
 8008f4c:	335c      	adds	r3, #92	; 0x5c
 8008f4e:	2200      	movs	r2, #0
 8008f50:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	212c      	movs	r1, #44	; 0x2c
 8008f58:	fb01 f303 	mul.w	r3, r1, r3
 8008f5c:	4413      	add	r3, r2
 8008f5e:	3360      	adds	r3, #96	; 0x60
 8008f60:	2204      	movs	r2, #4
 8008f62:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	b2d9      	uxtb	r1, r3
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	202c      	movs	r0, #44	; 0x2c
 8008f6e:	fb00 f303 	mul.w	r3, r0, r3
 8008f72:	4413      	add	r3, r2
 8008f74:	3360      	adds	r3, #96	; 0x60
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	461a      	mov	r2, r3
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f007 f8f0 	bl	8010160 <HAL_HCD_HC_NotifyURBChange_Callback>
 8008f80:	e008      	b.n	8008f94 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	212c      	movs	r1, #44	; 0x2c
 8008f88:	fb01 f303 	mul.w	r3, r1, r3
 8008f8c:	4413      	add	r3, r2
 8008f8e:	3360      	adds	r3, #96	; 0x60
 8008f90:	2202      	movs	r2, #2
 8008f92:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	015a      	lsls	r2, r3, #5
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	2380      	movs	r3, #128	; 0x80
 8008fa4:	6093      	str	r3, [r2, #8]
}
 8008fa6:	e172      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	015a      	lsls	r2, r3, #5
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	4413      	add	r3, r2
 8008fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fbe:	d11b      	bne.n	8008ff8 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	212c      	movs	r1, #44	; 0x2c
 8008fc6:	fb01 f303 	mul.w	r3, r1, r3
 8008fca:	4413      	add	r3, r2
 8008fcc:	3361      	adds	r3, #97	; 0x61
 8008fce:	2208      	movs	r2, #8
 8008fd0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	b2d2      	uxtb	r2, r2
 8008fda:	4611      	mov	r1, r2
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f004 ffce 	bl	800df7e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	015a      	lsls	r2, r3, #5
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	4413      	add	r3, r2
 8008fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fee:	461a      	mov	r2, r3
 8008ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ff4:	6093      	str	r3, [r2, #8]
}
 8008ff6:	e14a      	b.n	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	69bb      	ldr	r3, [r7, #24]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f003 0302 	and.w	r3, r3, #2
 800900a:	2b02      	cmp	r3, #2
 800900c:	f040 813f 	bne.w	800928e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	212c      	movs	r1, #44	; 0x2c
 8009016:	fb01 f303 	mul.w	r3, r1, r3
 800901a:	4413      	add	r3, r2
 800901c:	3361      	adds	r3, #97	; 0x61
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	2b01      	cmp	r3, #1
 8009022:	d17d      	bne.n	8009120 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	212c      	movs	r1, #44	; 0x2c
 800902a:	fb01 f303 	mul.w	r3, r1, r3
 800902e:	4413      	add	r3, r2
 8009030:	3360      	adds	r3, #96	; 0x60
 8009032:	2201      	movs	r2, #1
 8009034:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	212c      	movs	r1, #44	; 0x2c
 800903c:	fb01 f303 	mul.w	r3, r1, r3
 8009040:	4413      	add	r3, r2
 8009042:	333f      	adds	r3, #63	; 0x3f
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	2b02      	cmp	r3, #2
 8009048:	d00a      	beq.n	8009060 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	212c      	movs	r1, #44	; 0x2c
 8009050:	fb01 f303 	mul.w	r3, r1, r3
 8009054:	4413      	add	r3, r2
 8009056:	333f      	adds	r3, #63	; 0x3f
 8009058:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800905a:	2b03      	cmp	r3, #3
 800905c:	f040 8100 	bne.w	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d113      	bne.n	8009090 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	212c      	movs	r1, #44	; 0x2c
 800906e:	fb01 f303 	mul.w	r3, r1, r3
 8009072:	4413      	add	r3, r2
 8009074:	3355      	adds	r3, #85	; 0x55
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	f083 0301 	eor.w	r3, r3, #1
 800907c:	b2d8      	uxtb	r0, r3
 800907e:	687a      	ldr	r2, [r7, #4]
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	212c      	movs	r1, #44	; 0x2c
 8009084:	fb01 f303 	mul.w	r3, r1, r3
 8009088:	4413      	add	r3, r2
 800908a:	3355      	adds	r3, #85	; 0x55
 800908c:	4602      	mov	r2, r0
 800908e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	2b01      	cmp	r3, #1
 8009096:	f040 80e3 	bne.w	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	212c      	movs	r1, #44	; 0x2c
 80090a0:	fb01 f303 	mul.w	r3, r1, r3
 80090a4:	4413      	add	r3, r2
 80090a6:	334c      	adds	r3, #76	; 0x4c
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 80d8 	beq.w	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	212c      	movs	r1, #44	; 0x2c
 80090b6:	fb01 f303 	mul.w	r3, r1, r3
 80090ba:	4413      	add	r3, r2
 80090bc:	334c      	adds	r3, #76	; 0x4c
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	6879      	ldr	r1, [r7, #4]
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	202c      	movs	r0, #44	; 0x2c
 80090c6:	fb00 f202 	mul.w	r2, r0, r2
 80090ca:	440a      	add	r2, r1
 80090cc:	3240      	adds	r2, #64	; 0x40
 80090ce:	8812      	ldrh	r2, [r2, #0]
 80090d0:	4413      	add	r3, r2
 80090d2:	3b01      	subs	r3, #1
 80090d4:	6879      	ldr	r1, [r7, #4]
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	202c      	movs	r0, #44	; 0x2c
 80090da:	fb00 f202 	mul.w	r2, r0, r2
 80090de:	440a      	add	r2, r1
 80090e0:	3240      	adds	r2, #64	; 0x40
 80090e2:	8812      	ldrh	r2, [r2, #0]
 80090e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80090e8:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f003 0301 	and.w	r3, r3, #1
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 80b5 	beq.w	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	212c      	movs	r1, #44	; 0x2c
 80090fc:	fb01 f303 	mul.w	r3, r1, r3
 8009100:	4413      	add	r3, r2
 8009102:	3355      	adds	r3, #85	; 0x55
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	f083 0301 	eor.w	r3, r3, #1
 800910a:	b2d8      	uxtb	r0, r3
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	212c      	movs	r1, #44	; 0x2c
 8009112:	fb01 f303 	mul.w	r3, r1, r3
 8009116:	4413      	add	r3, r2
 8009118:	3355      	adds	r3, #85	; 0x55
 800911a:	4602      	mov	r2, r0
 800911c:	701a      	strb	r2, [r3, #0]
 800911e:	e09f      	b.n	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	212c      	movs	r1, #44	; 0x2c
 8009126:	fb01 f303 	mul.w	r3, r1, r3
 800912a:	4413      	add	r3, r2
 800912c:	3361      	adds	r3, #97	; 0x61
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	2b03      	cmp	r3, #3
 8009132:	d109      	bne.n	8009148 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	212c      	movs	r1, #44	; 0x2c
 800913a:	fb01 f303 	mul.w	r3, r1, r3
 800913e:	4413      	add	r3, r2
 8009140:	3360      	adds	r3, #96	; 0x60
 8009142:	2202      	movs	r2, #2
 8009144:	701a      	strb	r2, [r3, #0]
 8009146:	e08b      	b.n	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8009148:	687a      	ldr	r2, [r7, #4]
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	212c      	movs	r1, #44	; 0x2c
 800914e:	fb01 f303 	mul.w	r3, r1, r3
 8009152:	4413      	add	r3, r2
 8009154:	3361      	adds	r3, #97	; 0x61
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	2b04      	cmp	r3, #4
 800915a:	d109      	bne.n	8009170 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	212c      	movs	r1, #44	; 0x2c
 8009162:	fb01 f303 	mul.w	r3, r1, r3
 8009166:	4413      	add	r3, r2
 8009168:	3360      	adds	r3, #96	; 0x60
 800916a:	2202      	movs	r2, #2
 800916c:	701a      	strb	r2, [r3, #0]
 800916e:	e077      	b.n	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	212c      	movs	r1, #44	; 0x2c
 8009176:	fb01 f303 	mul.w	r3, r1, r3
 800917a:	4413      	add	r3, r2
 800917c:	3361      	adds	r3, #97	; 0x61
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	2b05      	cmp	r3, #5
 8009182:	d109      	bne.n	8009198 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	212c      	movs	r1, #44	; 0x2c
 800918a:	fb01 f303 	mul.w	r3, r1, r3
 800918e:	4413      	add	r3, r2
 8009190:	3360      	adds	r3, #96	; 0x60
 8009192:	2205      	movs	r2, #5
 8009194:	701a      	strb	r2, [r3, #0]
 8009196:	e063      	b.n	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8009198:	687a      	ldr	r2, [r7, #4]
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	212c      	movs	r1, #44	; 0x2c
 800919e:	fb01 f303 	mul.w	r3, r1, r3
 80091a2:	4413      	add	r3, r2
 80091a4:	3361      	adds	r3, #97	; 0x61
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	2b06      	cmp	r3, #6
 80091aa:	d009      	beq.n	80091c0 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	212c      	movs	r1, #44	; 0x2c
 80091b2:	fb01 f303 	mul.w	r3, r1, r3
 80091b6:	4413      	add	r3, r2
 80091b8:	3361      	adds	r3, #97	; 0x61
 80091ba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80091bc:	2b08      	cmp	r3, #8
 80091be:	d14f      	bne.n	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	212c      	movs	r1, #44	; 0x2c
 80091c6:	fb01 f303 	mul.w	r3, r1, r3
 80091ca:	4413      	add	r3, r2
 80091cc:	335c      	adds	r3, #92	; 0x5c
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	1c5a      	adds	r2, r3, #1
 80091d2:	6879      	ldr	r1, [r7, #4]
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	202c      	movs	r0, #44	; 0x2c
 80091d8:	fb00 f303 	mul.w	r3, r0, r3
 80091dc:	440b      	add	r3, r1
 80091de:	335c      	adds	r3, #92	; 0x5c
 80091e0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	212c      	movs	r1, #44	; 0x2c
 80091e8:	fb01 f303 	mul.w	r3, r1, r3
 80091ec:	4413      	add	r3, r2
 80091ee:	335c      	adds	r3, #92	; 0x5c
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	d912      	bls.n	800921c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	212c      	movs	r1, #44	; 0x2c
 80091fc:	fb01 f303 	mul.w	r3, r1, r3
 8009200:	4413      	add	r3, r2
 8009202:	335c      	adds	r3, #92	; 0x5c
 8009204:	2200      	movs	r2, #0
 8009206:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	212c      	movs	r1, #44	; 0x2c
 800920e:	fb01 f303 	mul.w	r3, r1, r3
 8009212:	4413      	add	r3, r2
 8009214:	3360      	adds	r3, #96	; 0x60
 8009216:	2204      	movs	r2, #4
 8009218:	701a      	strb	r2, [r3, #0]
 800921a:	e021      	b.n	8009260 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	212c      	movs	r1, #44	; 0x2c
 8009222:	fb01 f303 	mul.w	r3, r1, r3
 8009226:	4413      	add	r3, r2
 8009228:	3360      	adds	r3, #96	; 0x60
 800922a:	2202      	movs	r2, #2
 800922c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	015a      	lsls	r2, r3, #5
 8009232:	69bb      	ldr	r3, [r7, #24]
 8009234:	4413      	add	r3, r2
 8009236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009244:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800924c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	015a      	lsls	r2, r3, #5
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	4413      	add	r3, r2
 8009256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800925a:	461a      	mov	r2, r3
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	015a      	lsls	r2, r3, #5
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	4413      	add	r3, r2
 8009268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800926c:	461a      	mov	r2, r3
 800926e:	2302      	movs	r3, #2
 8009270:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	b2d9      	uxtb	r1, r3
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	202c      	movs	r0, #44	; 0x2c
 800927c:	fb00 f303 	mul.w	r3, r0, r3
 8009280:	4413      	add	r3, r2
 8009282:	3360      	adds	r3, #96	; 0x60
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	461a      	mov	r2, r3
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f006 ff69 	bl	8010160 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800928e:	bf00      	nop
 8009290:	3720      	adds	r7, #32
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}

08009296 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b08a      	sub	sp, #40	; 0x28
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092a6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80092b0:	69fb      	ldr	r3, [r7, #28]
 80092b2:	f003 030f 	and.w	r3, r3, #15
 80092b6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	0c5b      	lsrs	r3, r3, #17
 80092bc:	f003 030f 	and.w	r3, r3, #15
 80092c0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	091b      	lsrs	r3, r3, #4
 80092c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80092ca:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	2b02      	cmp	r3, #2
 80092d0:	d004      	beq.n	80092dc <HCD_RXQLVL_IRQHandler+0x46>
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	2b05      	cmp	r3, #5
 80092d6:	f000 80a9 	beq.w	800942c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80092da:	e0aa      	b.n	8009432 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	f000 80a6 	beq.w	8009430 <HCD_RXQLVL_IRQHandler+0x19a>
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	69bb      	ldr	r3, [r7, #24]
 80092e8:	212c      	movs	r1, #44	; 0x2c
 80092ea:	fb01 f303 	mul.w	r3, r1, r3
 80092ee:	4413      	add	r3, r2
 80092f0:	3344      	adds	r3, #68	; 0x44
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f000 809b 	beq.w	8009430 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	212c      	movs	r1, #44	; 0x2c
 8009300:	fb01 f303 	mul.w	r3, r1, r3
 8009304:	4413      	add	r3, r2
 8009306:	3350      	adds	r3, #80	; 0x50
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	441a      	add	r2, r3
 800930e:	6879      	ldr	r1, [r7, #4]
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	202c      	movs	r0, #44	; 0x2c
 8009314:	fb00 f303 	mul.w	r3, r0, r3
 8009318:	440b      	add	r3, r1
 800931a:	334c      	adds	r3, #76	; 0x4c
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	429a      	cmp	r2, r3
 8009320:	d87a      	bhi.n	8009418 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6818      	ldr	r0, [r3, #0]
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	212c      	movs	r1, #44	; 0x2c
 800932c:	fb01 f303 	mul.w	r3, r1, r3
 8009330:	4413      	add	r3, r2
 8009332:	3344      	adds	r3, #68	; 0x44
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	693a      	ldr	r2, [r7, #16]
 8009338:	b292      	uxth	r2, r2
 800933a:	4619      	mov	r1, r3
 800933c:	f004 f976 	bl	800d62c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	212c      	movs	r1, #44	; 0x2c
 8009346:	fb01 f303 	mul.w	r3, r1, r3
 800934a:	4413      	add	r3, r2
 800934c:	3344      	adds	r3, #68	; 0x44
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	441a      	add	r2, r3
 8009354:	6879      	ldr	r1, [r7, #4]
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	202c      	movs	r0, #44	; 0x2c
 800935a:	fb00 f303 	mul.w	r3, r0, r3
 800935e:	440b      	add	r3, r1
 8009360:	3344      	adds	r3, #68	; 0x44
 8009362:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	212c      	movs	r1, #44	; 0x2c
 800936a:	fb01 f303 	mul.w	r3, r1, r3
 800936e:	4413      	add	r3, r2
 8009370:	3350      	adds	r3, #80	; 0x50
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	441a      	add	r2, r3
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	69bb      	ldr	r3, [r7, #24]
 800937c:	202c      	movs	r0, #44	; 0x2c
 800937e:	fb00 f303 	mul.w	r3, r0, r3
 8009382:	440b      	add	r3, r1
 8009384:	3350      	adds	r3, #80	; 0x50
 8009386:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	015a      	lsls	r2, r3, #5
 800938c:	6a3b      	ldr	r3, [r7, #32]
 800938e:	4413      	add	r3, r2
 8009390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	0cdb      	lsrs	r3, r3, #19
 8009398:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800939c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	212c      	movs	r1, #44	; 0x2c
 80093a4:	fb01 f303 	mul.w	r3, r1, r3
 80093a8:	4413      	add	r3, r2
 80093aa:	3340      	adds	r3, #64	; 0x40
 80093ac:	881b      	ldrh	r3, [r3, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d13c      	bne.n	8009430 <HCD_RXQLVL_IRQHandler+0x19a>
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d039      	beq.n	8009430 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	015a      	lsls	r2, r3, #5
 80093c0:	6a3b      	ldr	r3, [r7, #32]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80093d2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80093da:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	6a3b      	ldr	r3, [r7, #32]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093e8:	461a      	mov	r2, r3
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	212c      	movs	r1, #44	; 0x2c
 80093f4:	fb01 f303 	mul.w	r3, r1, r3
 80093f8:	4413      	add	r3, r2
 80093fa:	3354      	adds	r3, #84	; 0x54
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	f083 0301 	eor.w	r3, r3, #1
 8009402:	b2d8      	uxtb	r0, r3
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	212c      	movs	r1, #44	; 0x2c
 800940a:	fb01 f303 	mul.w	r3, r1, r3
 800940e:	4413      	add	r3, r2
 8009410:	3354      	adds	r3, #84	; 0x54
 8009412:	4602      	mov	r2, r0
 8009414:	701a      	strb	r2, [r3, #0]
      break;
 8009416:	e00b      	b.n	8009430 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	212c      	movs	r1, #44	; 0x2c
 800941e:	fb01 f303 	mul.w	r3, r1, r3
 8009422:	4413      	add	r3, r2
 8009424:	3360      	adds	r3, #96	; 0x60
 8009426:	2204      	movs	r2, #4
 8009428:	701a      	strb	r2, [r3, #0]
      break;
 800942a:	e001      	b.n	8009430 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800942c:	bf00      	nop
 800942e:	e000      	b.n	8009432 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8009430:	bf00      	nop
  }
}
 8009432:	bf00      	nop
 8009434:	3728      	adds	r7, #40	; 0x28
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b086      	sub	sp, #24
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009466:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f003 0302 	and.w	r3, r3, #2
 800946e:	2b02      	cmp	r3, #2
 8009470:	d10b      	bne.n	800948a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f003 0301 	and.w	r3, r3, #1
 8009478:	2b01      	cmp	r3, #1
 800947a:	d102      	bne.n	8009482 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f006 fe53 	bl	8010128 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	f043 0302 	orr.w	r3, r3, #2
 8009488:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f003 0308 	and.w	r3, r3, #8
 8009490:	2b08      	cmp	r3, #8
 8009492:	d132      	bne.n	80094fa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	f043 0308 	orr.w	r3, r3, #8
 800949a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f003 0304 	and.w	r3, r3, #4
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d126      	bne.n	80094f4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d113      	bne.n	80094d6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80094b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80094b8:	d106      	bne.n	80094c8 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	2102      	movs	r1, #2
 80094c0:	4618      	mov	r0, r3
 80094c2:	f004 fa21 	bl	800d908 <USB_InitFSLSPClkSel>
 80094c6:	e011      	b.n	80094ec <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2101      	movs	r1, #1
 80094ce:	4618      	mov	r0, r3
 80094d0:	f004 fa1a 	bl	800d908 <USB_InitFSLSPClkSel>
 80094d4:	e00a      	b.n	80094ec <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d106      	bne.n	80094ec <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80094e4:	461a      	mov	r2, r3
 80094e6:	f64e 2360 	movw	r3, #60000	; 0xea60
 80094ea:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f006 fe45 	bl	801017c <HAL_HCD_PortEnabled_Callback>
 80094f2:	e002      	b.n	80094fa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f006 fe4f 	bl	8010198 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f003 0320 	and.w	r3, r3, #32
 8009500:	2b20      	cmp	r3, #32
 8009502:	d103      	bne.n	800950c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	f043 0320 	orr.w	r3, r3, #32
 800950a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009512:	461a      	mov	r2, r3
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	6013      	str	r3, [r2, #0]
}
 8009518:	bf00      	nop
 800951a:	3718      	adds	r7, #24
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d101      	bne.n	8009532 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	e12b      	b.n	800978a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009538:	b2db      	uxtb	r3, r3
 800953a:	2b00      	cmp	r3, #0
 800953c:	d106      	bne.n	800954c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f7f8 ffe2 	bl	8002510 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2224      	movs	r2, #36	; 0x24
 8009550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f022 0201 	bic.w	r2, r2, #1
 8009562:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009572:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009582:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009584:	f002 f9c6 	bl	800b914 <HAL_RCC_GetPCLK1Freq>
 8009588:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	4a81      	ldr	r2, [pc, #516]	; (8009794 <HAL_I2C_Init+0x274>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d807      	bhi.n	80095a4 <HAL_I2C_Init+0x84>
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	4a80      	ldr	r2, [pc, #512]	; (8009798 <HAL_I2C_Init+0x278>)
 8009598:	4293      	cmp	r3, r2
 800959a:	bf94      	ite	ls
 800959c:	2301      	movls	r3, #1
 800959e:	2300      	movhi	r3, #0
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	e006      	b.n	80095b2 <HAL_I2C_Init+0x92>
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	4a7d      	ldr	r2, [pc, #500]	; (800979c <HAL_I2C_Init+0x27c>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	bf94      	ite	ls
 80095ac:	2301      	movls	r3, #1
 80095ae:	2300      	movhi	r3, #0
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e0e7      	b.n	800978a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	4a78      	ldr	r2, [pc, #480]	; (80097a0 <HAL_I2C_Init+0x280>)
 80095be:	fba2 2303 	umull	r2, r3, r2, r3
 80095c2:	0c9b      	lsrs	r3, r3, #18
 80095c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	68ba      	ldr	r2, [r7, #8]
 80095d6:	430a      	orrs	r2, r1
 80095d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	6a1b      	ldr	r3, [r3, #32]
 80095e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	4a6a      	ldr	r2, [pc, #424]	; (8009794 <HAL_I2C_Init+0x274>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d802      	bhi.n	80095f4 <HAL_I2C_Init+0xd4>
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	3301      	adds	r3, #1
 80095f2:	e009      	b.n	8009608 <HAL_I2C_Init+0xe8>
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80095fa:	fb02 f303 	mul.w	r3, r2, r3
 80095fe:	4a69      	ldr	r2, [pc, #420]	; (80097a4 <HAL_I2C_Init+0x284>)
 8009600:	fba2 2303 	umull	r2, r3, r2, r3
 8009604:	099b      	lsrs	r3, r3, #6
 8009606:	3301      	adds	r3, #1
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	6812      	ldr	r2, [r2, #0]
 800960c:	430b      	orrs	r3, r1
 800960e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	69db      	ldr	r3, [r3, #28]
 8009616:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800961a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	685b      	ldr	r3, [r3, #4]
 8009622:	495c      	ldr	r1, [pc, #368]	; (8009794 <HAL_I2C_Init+0x274>)
 8009624:	428b      	cmp	r3, r1
 8009626:	d819      	bhi.n	800965c <HAL_I2C_Init+0x13c>
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	1e59      	subs	r1, r3, #1
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	005b      	lsls	r3, r3, #1
 8009632:	fbb1 f3f3 	udiv	r3, r1, r3
 8009636:	1c59      	adds	r1, r3, #1
 8009638:	f640 73fc 	movw	r3, #4092	; 0xffc
 800963c:	400b      	ands	r3, r1
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00a      	beq.n	8009658 <HAL_I2C_Init+0x138>
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	1e59      	subs	r1, r3, #1
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	005b      	lsls	r3, r3, #1
 800964c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009650:	3301      	adds	r3, #1
 8009652:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009656:	e051      	b.n	80096fc <HAL_I2C_Init+0x1dc>
 8009658:	2304      	movs	r3, #4
 800965a:	e04f      	b.n	80096fc <HAL_I2C_Init+0x1dc>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d111      	bne.n	8009688 <HAL_I2C_Init+0x168>
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	1e58      	subs	r0, r3, #1
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6859      	ldr	r1, [r3, #4]
 800966c:	460b      	mov	r3, r1
 800966e:	005b      	lsls	r3, r3, #1
 8009670:	440b      	add	r3, r1
 8009672:	fbb0 f3f3 	udiv	r3, r0, r3
 8009676:	3301      	adds	r3, #1
 8009678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800967c:	2b00      	cmp	r3, #0
 800967e:	bf0c      	ite	eq
 8009680:	2301      	moveq	r3, #1
 8009682:	2300      	movne	r3, #0
 8009684:	b2db      	uxtb	r3, r3
 8009686:	e012      	b.n	80096ae <HAL_I2C_Init+0x18e>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	1e58      	subs	r0, r3, #1
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6859      	ldr	r1, [r3, #4]
 8009690:	460b      	mov	r3, r1
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	440b      	add	r3, r1
 8009696:	0099      	lsls	r1, r3, #2
 8009698:	440b      	add	r3, r1
 800969a:	fbb0 f3f3 	udiv	r3, r0, r3
 800969e:	3301      	adds	r3, #1
 80096a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	bf0c      	ite	eq
 80096a8:	2301      	moveq	r3, #1
 80096aa:	2300      	movne	r3, #0
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d001      	beq.n	80096b6 <HAL_I2C_Init+0x196>
 80096b2:	2301      	movs	r3, #1
 80096b4:	e022      	b.n	80096fc <HAL_I2C_Init+0x1dc>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d10e      	bne.n	80096dc <HAL_I2C_Init+0x1bc>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	1e58      	subs	r0, r3, #1
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6859      	ldr	r1, [r3, #4]
 80096c6:	460b      	mov	r3, r1
 80096c8:	005b      	lsls	r3, r3, #1
 80096ca:	440b      	add	r3, r1
 80096cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80096d0:	3301      	adds	r3, #1
 80096d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096da:	e00f      	b.n	80096fc <HAL_I2C_Init+0x1dc>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	1e58      	subs	r0, r3, #1
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6859      	ldr	r1, [r3, #4]
 80096e4:	460b      	mov	r3, r1
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	440b      	add	r3, r1
 80096ea:	0099      	lsls	r1, r3, #2
 80096ec:	440b      	add	r3, r1
 80096ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80096f2:	3301      	adds	r3, #1
 80096f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80096fc:	6879      	ldr	r1, [r7, #4]
 80096fe:	6809      	ldr	r1, [r1, #0]
 8009700:	4313      	orrs	r3, r2
 8009702:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	69da      	ldr	r2, [r3, #28]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a1b      	ldr	r3, [r3, #32]
 8009716:	431a      	orrs	r2, r3
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	430a      	orrs	r2, r1
 800971e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800972a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	6911      	ldr	r1, [r2, #16]
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	68d2      	ldr	r2, [r2, #12]
 8009736:	4311      	orrs	r1, r2
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	6812      	ldr	r2, [r2, #0]
 800973c:	430b      	orrs	r3, r1
 800973e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	695a      	ldr	r2, [r3, #20]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	699b      	ldr	r3, [r3, #24]
 8009752:	431a      	orrs	r2, r3
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	430a      	orrs	r2, r1
 800975a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f042 0201 	orr.w	r2, r2, #1
 800976a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2220      	movs	r2, #32
 8009776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3710      	adds	r7, #16
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	000186a0 	.word	0x000186a0
 8009798:	001e847f 	.word	0x001e847f
 800979c:	003d08ff 	.word	0x003d08ff
 80097a0:	431bde83 	.word	0x431bde83
 80097a4:	10624dd3 	.word	0x10624dd3

080097a8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b082      	sub	sp, #8
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d101      	bne.n	80097ba <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	e021      	b.n	80097fe <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2224      	movs	r2, #36	; 0x24
 80097be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	681a      	ldr	r2, [r3, #0]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f022 0201 	bic.w	r2, r2, #1
 80097d0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7f8 fee4 	bl	80025a0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2200      	movs	r2, #0
 80097dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2200      	movs	r2, #0
 80097ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3708      	adds	r7, #8
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
	...

08009808 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b088      	sub	sp, #32
 800980c:	af02      	add	r7, sp, #8
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	4608      	mov	r0, r1
 8009812:	4611      	mov	r1, r2
 8009814:	461a      	mov	r2, r3
 8009816:	4603      	mov	r3, r0
 8009818:	817b      	strh	r3, [r7, #10]
 800981a:	460b      	mov	r3, r1
 800981c:	813b      	strh	r3, [r7, #8]
 800981e:	4613      	mov	r3, r2
 8009820:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009822:	f7fd fa43 	bl	8006cac <HAL_GetTick>
 8009826:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800982e:	b2db      	uxtb	r3, r3
 8009830:	2b20      	cmp	r3, #32
 8009832:	f040 80d9 	bne.w	80099e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	2319      	movs	r3, #25
 800983c:	2201      	movs	r2, #1
 800983e:	496d      	ldr	r1, [pc, #436]	; (80099f4 <HAL_I2C_Mem_Write+0x1ec>)
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f000 fc8d 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009846:	4603      	mov	r3, r0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d001      	beq.n	8009850 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800984c:	2302      	movs	r3, #2
 800984e:	e0cc      	b.n	80099ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009856:	2b01      	cmp	r3, #1
 8009858:	d101      	bne.n	800985e <HAL_I2C_Mem_Write+0x56>
 800985a:	2302      	movs	r3, #2
 800985c:	e0c5      	b.n	80099ea <HAL_I2C_Mem_Write+0x1e2>
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f003 0301 	and.w	r3, r3, #1
 8009870:	2b01      	cmp	r3, #1
 8009872:	d007      	beq.n	8009884 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f042 0201 	orr.w	r2, r2, #1
 8009882:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009892:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2221      	movs	r2, #33	; 0x21
 8009898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2240      	movs	r2, #64	; 0x40
 80098a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2200      	movs	r2, #0
 80098a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6a3a      	ldr	r2, [r7, #32]
 80098ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80098b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	4a4d      	ldr	r2, [pc, #308]	; (80099f8 <HAL_I2C_Mem_Write+0x1f0>)
 80098c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80098c6:	88f8      	ldrh	r0, [r7, #6]
 80098c8:	893a      	ldrh	r2, [r7, #8]
 80098ca:	8979      	ldrh	r1, [r7, #10]
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	9301      	str	r3, [sp, #4]
 80098d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	4603      	mov	r3, r0
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	f000 fac4 	bl	8009e64 <I2C_RequestMemoryWrite>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d052      	beq.n	8009988 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e081      	b.n	80099ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f000 fd0e 	bl	800a30c <I2C_WaitOnTXEFlagUntilTimeout>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00d      	beq.n	8009912 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098fa:	2b04      	cmp	r3, #4
 80098fc:	d107      	bne.n	800990e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800990c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	e06b      	b.n	80099ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009916:	781a      	ldrb	r2, [r3, #0]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009922:	1c5a      	adds	r2, r3, #1
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800992c:	3b01      	subs	r3, #1
 800992e:	b29a      	uxth	r2, r3
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009938:	b29b      	uxth	r3, r3
 800993a:	3b01      	subs	r3, #1
 800993c:	b29a      	uxth	r2, r3
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	695b      	ldr	r3, [r3, #20]
 8009948:	f003 0304 	and.w	r3, r3, #4
 800994c:	2b04      	cmp	r3, #4
 800994e:	d11b      	bne.n	8009988 <HAL_I2C_Mem_Write+0x180>
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009954:	2b00      	cmp	r3, #0
 8009956:	d017      	beq.n	8009988 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800995c:	781a      	ldrb	r2, [r3, #0]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009968:	1c5a      	adds	r2, r3, #1
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009972:	3b01      	subs	r3, #1
 8009974:	b29a      	uxth	r2, r3
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800997e:	b29b      	uxth	r3, r3
 8009980:	3b01      	subs	r3, #1
 8009982:	b29a      	uxth	r2, r3
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800998c:	2b00      	cmp	r3, #0
 800998e:	d1aa      	bne.n	80098e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009990:	697a      	ldr	r2, [r7, #20]
 8009992:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	f000 fcfa 	bl	800a38e <I2C_WaitOnBTFFlagUntilTimeout>
 800999a:	4603      	mov	r3, r0
 800999c:	2b00      	cmp	r3, #0
 800999e:	d00d      	beq.n	80099bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099a4:	2b04      	cmp	r3, #4
 80099a6:	d107      	bne.n	80099b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e016      	b.n	80099ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2220      	movs	r2, #32
 80099d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2200      	movs	r2, #0
 80099d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2200      	movs	r2, #0
 80099e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	e000      	b.n	80099ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80099e8:	2302      	movs	r3, #2
  }
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3718      	adds	r7, #24
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	00100002 	.word	0x00100002
 80099f8:	ffff0000 	.word	0xffff0000

080099fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b08c      	sub	sp, #48	; 0x30
 8009a00:	af02      	add	r7, sp, #8
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	4608      	mov	r0, r1
 8009a06:	4611      	mov	r1, r2
 8009a08:	461a      	mov	r2, r3
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	817b      	strh	r3, [r7, #10]
 8009a0e:	460b      	mov	r3, r1
 8009a10:	813b      	strh	r3, [r7, #8]
 8009a12:	4613      	mov	r3, r2
 8009a14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009a16:	f7fd f949 	bl	8006cac <HAL_GetTick>
 8009a1a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b20      	cmp	r3, #32
 8009a26:	f040 8208 	bne.w	8009e3a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2c:	9300      	str	r3, [sp, #0]
 8009a2e:	2319      	movs	r3, #25
 8009a30:	2201      	movs	r2, #1
 8009a32:	497b      	ldr	r1, [pc, #492]	; (8009c20 <HAL_I2C_Mem_Read+0x224>)
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	f000 fb93 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d001      	beq.n	8009a44 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009a40:	2302      	movs	r3, #2
 8009a42:	e1fb      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d101      	bne.n	8009a52 <HAL_I2C_Mem_Read+0x56>
 8009a4e:	2302      	movs	r3, #2
 8009a50:	e1f4      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2201      	movs	r2, #1
 8009a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f003 0301 	and.w	r3, r3, #1
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d007      	beq.n	8009a78 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f042 0201 	orr.w	r2, r2, #1
 8009a76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009a86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2222      	movs	r2, #34	; 0x22
 8009a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2240      	movs	r2, #64	; 0x40
 8009a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aa2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009aa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009aae:	b29a      	uxth	r2, r3
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	4a5b      	ldr	r2, [pc, #364]	; (8009c24 <HAL_I2C_Mem_Read+0x228>)
 8009ab8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009aba:	88f8      	ldrh	r0, [r7, #6]
 8009abc:	893a      	ldrh	r2, [r7, #8]
 8009abe:	8979      	ldrh	r1, [r7, #10]
 8009ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac2:	9301      	str	r3, [sp, #4]
 8009ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac6:	9300      	str	r3, [sp, #0]
 8009ac8:	4603      	mov	r3, r0
 8009aca:	68f8      	ldr	r0, [r7, #12]
 8009acc:	f000 fa60 	bl	8009f90 <I2C_RequestMemoryRead>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d001      	beq.n	8009ada <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e1b0      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d113      	bne.n	8009b0a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	623b      	str	r3, [r7, #32]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	695b      	ldr	r3, [r3, #20]
 8009aec:	623b      	str	r3, [r7, #32]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	623b      	str	r3, [r7, #32]
 8009af6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b06:	601a      	str	r2, [r3, #0]
 8009b08:	e184      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d11b      	bne.n	8009b4a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b22:	2300      	movs	r3, #0
 8009b24:	61fb      	str	r3, [r7, #28]
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	695b      	ldr	r3, [r3, #20]
 8009b2c:	61fb      	str	r3, [r7, #28]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	61fb      	str	r3, [r7, #28]
 8009b36:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b46:	601a      	str	r2, [r3, #0]
 8009b48:	e164      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b4e:	2b02      	cmp	r3, #2
 8009b50:	d11b      	bne.n	8009b8a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681a      	ldr	r2, [r3, #0]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b60:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b72:	2300      	movs	r3, #0
 8009b74:	61bb      	str	r3, [r7, #24]
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	695b      	ldr	r3, [r3, #20]
 8009b7c:	61bb      	str	r3, [r7, #24]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	61bb      	str	r3, [r7, #24]
 8009b86:	69bb      	ldr	r3, [r7, #24]
 8009b88:	e144      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	617b      	str	r3, [r7, #20]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	617b      	str	r3, [r7, #20]
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	699b      	ldr	r3, [r3, #24]
 8009b9c:	617b      	str	r3, [r7, #20]
 8009b9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009ba0:	e138      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ba6:	2b03      	cmp	r3, #3
 8009ba8:	f200 80f1 	bhi.w	8009d8e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d123      	bne.n	8009bfc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bb6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009bb8:	68f8      	ldr	r0, [r7, #12]
 8009bba:	f000 fc29 	bl	800a410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d001      	beq.n	8009bc8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	e139      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	691a      	ldr	r2, [r3, #16]
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd2:	b2d2      	uxtb	r2, r2
 8009bd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bda:	1c5a      	adds	r2, r3, #1
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009be4:	3b01      	subs	r3, #1
 8009be6:	b29a      	uxth	r2, r3
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	3b01      	subs	r3, #1
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009bfa:	e10b      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d14e      	bne.n	8009ca2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	4906      	ldr	r1, [pc, #24]	; (8009c28 <HAL_I2C_Mem_Read+0x22c>)
 8009c0e:	68f8      	ldr	r0, [r7, #12]
 8009c10:	f000 faa6 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d008      	beq.n	8009c2c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e10e      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
 8009c1e:	bf00      	nop
 8009c20:	00100002 	.word	0x00100002
 8009c24:	ffff0000 	.word	0xffff0000
 8009c28:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	691a      	ldr	r2, [r3, #16]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c46:	b2d2      	uxtb	r2, r2
 8009c48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c4e:	1c5a      	adds	r2, r3, #1
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	b29a      	uxth	r2, r3
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	3b01      	subs	r3, #1
 8009c68:	b29a      	uxth	r2, r3
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	691a      	ldr	r2, [r3, #16]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c78:	b2d2      	uxtb	r2, r2
 8009c7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c80:	1c5a      	adds	r2, r3, #1
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c8a:	3b01      	subs	r3, #1
 8009c8c:	b29a      	uxth	r2, r3
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009ca0:	e0b8      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ca8:	2200      	movs	r2, #0
 8009caa:	4966      	ldr	r1, [pc, #408]	; (8009e44 <HAL_I2C_Mem_Read+0x448>)
 8009cac:	68f8      	ldr	r0, [r7, #12]
 8009cae:	f000 fa57 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d001      	beq.n	8009cbc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	e0bf      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	691a      	ldr	r2, [r3, #16]
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd6:	b2d2      	uxtb	r2, r2
 8009cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cde:	1c5a      	adds	r2, r3, #1
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ce8:	3b01      	subs	r3, #1
 8009cea:	b29a      	uxth	r2, r3
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cf4:	b29b      	uxth	r3, r3
 8009cf6:	3b01      	subs	r3, #1
 8009cf8:	b29a      	uxth	r2, r3
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d04:	2200      	movs	r2, #0
 8009d06:	494f      	ldr	r1, [pc, #316]	; (8009e44 <HAL_I2C_Mem_Read+0x448>)
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f000 fa29 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d001      	beq.n	8009d18 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	e091      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	691a      	ldr	r2, [r3, #16]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d32:	b2d2      	uxtb	r2, r2
 8009d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d44:	3b01      	subs	r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	3b01      	subs	r3, #1
 8009d54:	b29a      	uxth	r2, r3
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	691a      	ldr	r2, [r3, #16]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d64:	b2d2      	uxtb	r2, r2
 8009d66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d6c:	1c5a      	adds	r2, r3, #1
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d76:	3b01      	subs	r3, #1
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	3b01      	subs	r3, #1
 8009d86:	b29a      	uxth	r2, r3
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009d8c:	e042      	b.n	8009e14 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 fb3c 	bl	800a410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e04c      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	691a      	ldr	r2, [r3, #16]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dac:	b2d2      	uxtb	r2, r2
 8009dae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db4:	1c5a      	adds	r2, r3, #1
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009dbe:	3b01      	subs	r3, #1
 8009dc0:	b29a      	uxth	r2, r3
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	b29a      	uxth	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	695b      	ldr	r3, [r3, #20]
 8009dda:	f003 0304 	and.w	r3, r3, #4
 8009dde:	2b04      	cmp	r3, #4
 8009de0:	d118      	bne.n	8009e14 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	691a      	ldr	r2, [r3, #16]
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dec:	b2d2      	uxtb	r2, r2
 8009dee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df4:	1c5a      	adds	r2, r3, #1
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	b29a      	uxth	r2, r3
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	b29a      	uxth	r2, r3
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	f47f aec2 	bne.w	8009ba2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2220      	movs	r2, #32
 8009e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	e000      	b.n	8009e3c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009e3a:	2302      	movs	r3, #2
  }
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3728      	adds	r7, #40	; 0x28
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	00010004 	.word	0x00010004

08009e48 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e56:	b2db      	uxtb	r3, r3
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b088      	sub	sp, #32
 8009e68:	af02      	add	r7, sp, #8
 8009e6a:	60f8      	str	r0, [r7, #12]
 8009e6c:	4608      	mov	r0, r1
 8009e6e:	4611      	mov	r1, r2
 8009e70:	461a      	mov	r2, r3
 8009e72:	4603      	mov	r3, r0
 8009e74:	817b      	strh	r3, [r7, #10]
 8009e76:	460b      	mov	r3, r1
 8009e78:	813b      	strh	r3, [r7, #8]
 8009e7a:	4613      	mov	r3, r2
 8009e7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	681a      	ldr	r2, [r3, #0]
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e90:	9300      	str	r3, [sp, #0]
 8009e92:	6a3b      	ldr	r3, [r7, #32]
 8009e94:	2200      	movs	r2, #0
 8009e96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f000 f960 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00d      	beq.n	8009ec2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009eb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009eb4:	d103      	bne.n	8009ebe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ebc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009ebe:	2303      	movs	r3, #3
 8009ec0:	e05f      	b.n	8009f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009ec2:	897b      	ldrh	r3, [r7, #10]
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009ed0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed4:	6a3a      	ldr	r2, [r7, #32]
 8009ed6:	492d      	ldr	r1, [pc, #180]	; (8009f8c <I2C_RequestMemoryWrite+0x128>)
 8009ed8:	68f8      	ldr	r0, [r7, #12]
 8009eda:	f000 f998 	bl	800a20e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d001      	beq.n	8009ee8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e04c      	b.n	8009f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ee8:	2300      	movs	r3, #0
 8009eea:	617b      	str	r3, [r7, #20]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	695b      	ldr	r3, [r3, #20]
 8009ef2:	617b      	str	r3, [r7, #20]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	699b      	ldr	r3, [r3, #24]
 8009efa:	617b      	str	r3, [r7, #20]
 8009efc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f00:	6a39      	ldr	r1, [r7, #32]
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f000 fa02 	bl	800a30c <I2C_WaitOnTXEFlagUntilTimeout>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00d      	beq.n	8009f2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f12:	2b04      	cmp	r3, #4
 8009f14:	d107      	bne.n	8009f26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009f26:	2301      	movs	r3, #1
 8009f28:	e02b      	b.n	8009f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009f2a:	88fb      	ldrh	r3, [r7, #6]
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d105      	bne.n	8009f3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009f30:	893b      	ldrh	r3, [r7, #8]
 8009f32:	b2da      	uxtb	r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	611a      	str	r2, [r3, #16]
 8009f3a:	e021      	b.n	8009f80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009f3c:	893b      	ldrh	r3, [r7, #8]
 8009f3e:	0a1b      	lsrs	r3, r3, #8
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	b2da      	uxtb	r2, r3
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f4c:	6a39      	ldr	r1, [r7, #32]
 8009f4e:	68f8      	ldr	r0, [r7, #12]
 8009f50:	f000 f9dc 	bl	800a30c <I2C_WaitOnTXEFlagUntilTimeout>
 8009f54:	4603      	mov	r3, r0
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d00d      	beq.n	8009f76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f5e:	2b04      	cmp	r3, #4
 8009f60:	d107      	bne.n	8009f72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009f72:	2301      	movs	r3, #1
 8009f74:	e005      	b.n	8009f82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009f76:	893b      	ldrh	r3, [r7, #8]
 8009f78:	b2da      	uxtb	r2, r3
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3718      	adds	r7, #24
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	00010002 	.word	0x00010002

08009f90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b088      	sub	sp, #32
 8009f94:	af02      	add	r7, sp, #8
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	4608      	mov	r0, r1
 8009f9a:	4611      	mov	r1, r2
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	817b      	strh	r3, [r7, #10]
 8009fa2:	460b      	mov	r3, r1
 8009fa4:	813b      	strh	r3, [r7, #8]
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009fb8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	681a      	ldr	r2, [r3, #0]
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009fc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fcc:	9300      	str	r3, [sp, #0]
 8009fce:	6a3b      	ldr	r3, [r7, #32]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009fd6:	68f8      	ldr	r0, [r7, #12]
 8009fd8:	f000 f8c2 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00d      	beq.n	8009ffe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ff0:	d103      	bne.n	8009ffa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ff8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009ffa:	2303      	movs	r3, #3
 8009ffc:	e0aa      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009ffe:	897b      	ldrh	r3, [r7, #10]
 800a000:	b2db      	uxtb	r3, r3
 800a002:	461a      	mov	r2, r3
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a00c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a010:	6a3a      	ldr	r2, [r7, #32]
 800a012:	4952      	ldr	r1, [pc, #328]	; (800a15c <I2C_RequestMemoryRead+0x1cc>)
 800a014:	68f8      	ldr	r0, [r7, #12]
 800a016:	f000 f8fa 	bl	800a20e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d001      	beq.n	800a024 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800a020:	2301      	movs	r3, #1
 800a022:	e097      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a024:	2300      	movs	r3, #0
 800a026:	617b      	str	r3, [r7, #20]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	695b      	ldr	r3, [r3, #20]
 800a02e:	617b      	str	r3, [r7, #20]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	699b      	ldr	r3, [r3, #24]
 800a036:	617b      	str	r3, [r7, #20]
 800a038:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a03a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a03c:	6a39      	ldr	r1, [r7, #32]
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 f964 	bl	800a30c <I2C_WaitOnTXEFlagUntilTimeout>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00d      	beq.n	800a066 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a04e:	2b04      	cmp	r3, #4
 800a050:	d107      	bne.n	800a062 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a060:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e076      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a066:	88fb      	ldrh	r3, [r7, #6]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d105      	bne.n	800a078 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a06c:	893b      	ldrh	r3, [r7, #8]
 800a06e:	b2da      	uxtb	r2, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	611a      	str	r2, [r3, #16]
 800a076:	e021      	b.n	800a0bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a078:	893b      	ldrh	r3, [r7, #8]
 800a07a:	0a1b      	lsrs	r3, r3, #8
 800a07c:	b29b      	uxth	r3, r3
 800a07e:	b2da      	uxtb	r2, r3
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a088:	6a39      	ldr	r1, [r7, #32]
 800a08a:	68f8      	ldr	r0, [r7, #12]
 800a08c:	f000 f93e 	bl	800a30c <I2C_WaitOnTXEFlagUntilTimeout>
 800a090:	4603      	mov	r3, r0
 800a092:	2b00      	cmp	r3, #0
 800a094:	d00d      	beq.n	800a0b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a09a:	2b04      	cmp	r3, #4
 800a09c:	d107      	bne.n	800a0ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a0ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e050      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a0b2:	893b      	ldrh	r3, [r7, #8]
 800a0b4:	b2da      	uxtb	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a0bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0be:	6a39      	ldr	r1, [r7, #32]
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f000 f923 	bl	800a30c <I2C_WaitOnTXEFlagUntilTimeout>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d00d      	beq.n	800a0e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0d0:	2b04      	cmp	r3, #4
 800a0d2:	d107      	bne.n	800a0e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a0e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e035      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a0f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0fa:	9300      	str	r3, [sp, #0]
 800a0fc:	6a3b      	ldr	r3, [r7, #32]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f000 f82b 	bl	800a160 <I2C_WaitOnFlagUntilTimeout>
 800a10a:	4603      	mov	r3, r0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d00d      	beq.n	800a12c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a11a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a11e:	d103      	bne.n	800a128 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a126:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a128:	2303      	movs	r3, #3
 800a12a:	e013      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a12c:	897b      	ldrh	r3, [r7, #10]
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	f043 0301 	orr.w	r3, r3, #1
 800a134:	b2da      	uxtb	r2, r3
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13e:	6a3a      	ldr	r2, [r7, #32]
 800a140:	4906      	ldr	r1, [pc, #24]	; (800a15c <I2C_RequestMemoryRead+0x1cc>)
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f000 f863 	bl	800a20e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d001      	beq.n	800a152 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800a14e:	2301      	movs	r3, #1
 800a150:	e000      	b.n	800a154 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800a152:	2300      	movs	r3, #0
}
 800a154:	4618      	mov	r0, r3
 800a156:	3718      	adds	r7, #24
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	00010002 	.word	0x00010002

0800a160 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	60f8      	str	r0, [r7, #12]
 800a168:	60b9      	str	r1, [r7, #8]
 800a16a:	603b      	str	r3, [r7, #0]
 800a16c:	4613      	mov	r3, r2
 800a16e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a170:	e025      	b.n	800a1be <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a178:	d021      	beq.n	800a1be <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a17a:	f7fc fd97 	bl	8006cac <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	1ad3      	subs	r3, r2, r3
 800a184:	683a      	ldr	r2, [r7, #0]
 800a186:	429a      	cmp	r2, r3
 800a188:	d302      	bcc.n	800a190 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d116      	bne.n	800a1be <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2200      	movs	r2, #0
 800a194:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2220      	movs	r2, #32
 800a19a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1aa:	f043 0220 	orr.w	r2, r3, #32
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	e023      	b.n	800a206 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	0c1b      	lsrs	r3, r3, #16
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d10d      	bne.n	800a1e4 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	695b      	ldr	r3, [r3, #20]
 800a1ce:	43da      	mvns	r2, r3
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	bf0c      	ite	eq
 800a1da:	2301      	moveq	r3, #1
 800a1dc:	2300      	movne	r3, #0
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	e00c      	b.n	800a1fe <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	699b      	ldr	r3, [r3, #24]
 800a1ea:	43da      	mvns	r2, r3
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	4013      	ands	r3, r2
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	bf0c      	ite	eq
 800a1f6:	2301      	moveq	r3, #1
 800a1f8:	2300      	movne	r3, #0
 800a1fa:	b2db      	uxtb	r3, r3
 800a1fc:	461a      	mov	r2, r3
 800a1fe:	79fb      	ldrb	r3, [r7, #7]
 800a200:	429a      	cmp	r2, r3
 800a202:	d0b6      	beq.n	800a172 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a204:	2300      	movs	r3, #0
}
 800a206:	4618      	mov	r0, r3
 800a208:	3710      	adds	r7, #16
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b084      	sub	sp, #16
 800a212:	af00      	add	r7, sp, #0
 800a214:	60f8      	str	r0, [r7, #12]
 800a216:	60b9      	str	r1, [r7, #8]
 800a218:	607a      	str	r2, [r7, #4]
 800a21a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a21c:	e051      	b.n	800a2c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	695b      	ldr	r3, [r3, #20]
 800a224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a22c:	d123      	bne.n	800a276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a23c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a246:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2200      	movs	r2, #0
 800a24c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2220      	movs	r2, #32
 800a252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a262:	f043 0204 	orr.w	r2, r3, #4
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e046      	b.n	800a304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a27c:	d021      	beq.n	800a2c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a27e:	f7fc fd15 	bl	8006cac <HAL_GetTick>
 800a282:	4602      	mov	r2, r0
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	1ad3      	subs	r3, r2, r3
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d302      	bcc.n	800a294 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d116      	bne.n	800a2c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2200      	movs	r2, #0
 800a298:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2220      	movs	r2, #32
 800a29e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ae:	f043 0220 	orr.w	r2, r3, #32
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e020      	b.n	800a304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	0c1b      	lsrs	r3, r3, #16
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d10c      	bne.n	800a2e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	695b      	ldr	r3, [r3, #20]
 800a2d2:	43da      	mvns	r2, r3
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	bf14      	ite	ne
 800a2de:	2301      	movne	r3, #1
 800a2e0:	2300      	moveq	r3, #0
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	e00b      	b.n	800a2fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	699b      	ldr	r3, [r3, #24]
 800a2ec:	43da      	mvns	r2, r3
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	b29b      	uxth	r3, r3
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	bf14      	ite	ne
 800a2f8:	2301      	movne	r3, #1
 800a2fa:	2300      	moveq	r3, #0
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d18d      	bne.n	800a21e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a302:	2300      	movs	r3, #0
}
 800a304:	4618      	mov	r0, r3
 800a306:	3710      	adds	r7, #16
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b084      	sub	sp, #16
 800a310:	af00      	add	r7, sp, #0
 800a312:	60f8      	str	r0, [r7, #12]
 800a314:	60b9      	str	r1, [r7, #8]
 800a316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a318:	e02d      	b.n	800a376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a31a:	68f8      	ldr	r0, [r7, #12]
 800a31c:	f000 f8ce 	bl	800a4bc <I2C_IsAcknowledgeFailed>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d001      	beq.n	800a32a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e02d      	b.n	800a386 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a330:	d021      	beq.n	800a376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a332:	f7fc fcbb 	bl	8006cac <HAL_GetTick>
 800a336:	4602      	mov	r2, r0
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	1ad3      	subs	r3, r2, r3
 800a33c:	68ba      	ldr	r2, [r7, #8]
 800a33e:	429a      	cmp	r2, r3
 800a340:	d302      	bcc.n	800a348 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d116      	bne.n	800a376 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2200      	movs	r2, #0
 800a34c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2220      	movs	r2, #32
 800a352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2200      	movs	r2, #0
 800a35a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a362:	f043 0220 	orr.w	r2, r3, #32
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2200      	movs	r2, #0
 800a36e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a372:	2301      	movs	r3, #1
 800a374:	e007      	b.n	800a386 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	695b      	ldr	r3, [r3, #20]
 800a37c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a380:	2b80      	cmp	r3, #128	; 0x80
 800a382:	d1ca      	bne.n	800a31a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a384:	2300      	movs	r3, #0
}
 800a386:	4618      	mov	r0, r3
 800a388:	3710      	adds	r7, #16
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}

0800a38e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a38e:	b580      	push	{r7, lr}
 800a390:	b084      	sub	sp, #16
 800a392:	af00      	add	r7, sp, #0
 800a394:	60f8      	str	r0, [r7, #12]
 800a396:	60b9      	str	r1, [r7, #8]
 800a398:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a39a:	e02d      	b.n	800a3f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a39c:	68f8      	ldr	r0, [r7, #12]
 800a39e:	f000 f88d 	bl	800a4bc <I2C_IsAcknowledgeFailed>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d001      	beq.n	800a3ac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	e02d      	b.n	800a408 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b2:	d021      	beq.n	800a3f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3b4:	f7fc fc7a 	bl	8006cac <HAL_GetTick>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	68ba      	ldr	r2, [r7, #8]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d302      	bcc.n	800a3ca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d116      	bne.n	800a3f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2220      	movs	r2, #32
 800a3d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3e4:	f043 0220 	orr.w	r2, r3, #32
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	e007      	b.n	800a408 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	695b      	ldr	r3, [r3, #20]
 800a3fe:	f003 0304 	and.w	r3, r3, #4
 800a402:	2b04      	cmp	r3, #4
 800a404:	d1ca      	bne.n	800a39c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	60f8      	str	r0, [r7, #12]
 800a418:	60b9      	str	r1, [r7, #8]
 800a41a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a41c:	e042      	b.n	800a4a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	f003 0310 	and.w	r3, r3, #16
 800a428:	2b10      	cmp	r3, #16
 800a42a:	d119      	bne.n	800a460 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f06f 0210 	mvn.w	r2, #16
 800a434:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2200      	movs	r2, #0
 800a43a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	2220      	movs	r2, #32
 800a440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2200      	movs	r2, #0
 800a448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	2200      	movs	r2, #0
 800a458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	e029      	b.n	800a4b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a460:	f7fc fc24 	bl	8006cac <HAL_GetTick>
 800a464:	4602      	mov	r2, r0
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	1ad3      	subs	r3, r2, r3
 800a46a:	68ba      	ldr	r2, [r7, #8]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d302      	bcc.n	800a476 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d116      	bne.n	800a4a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2200      	movs	r2, #0
 800a47a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2220      	movs	r2, #32
 800a480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a490:	f043 0220 	orr.w	r2, r3, #32
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2200      	movs	r2, #0
 800a49c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	e007      	b.n	800a4b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	695b      	ldr	r3, [r3, #20]
 800a4aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ae:	2b40      	cmp	r3, #64	; 0x40
 800a4b0:	d1b5      	bne.n	800a41e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3710      	adds	r7, #16
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	695b      	ldr	r3, [r3, #20]
 800a4ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4d2:	d11b      	bne.n	800a50c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a4dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2220      	movs	r2, #32
 800a4e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4f8:	f043 0204 	orr.w	r2, r3, #4
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a508:	2301      	movs	r3, #1
 800a50a:	e000      	b.n	800a50e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
	...

0800a51c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b088      	sub	sp, #32
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d101      	bne.n	800a52e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	e128      	b.n	800a780 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a534:	b2db      	uxtb	r3, r3
 800a536:	2b00      	cmp	r3, #0
 800a538:	d109      	bne.n	800a54e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a90      	ldr	r2, [pc, #576]	; (800a788 <HAL_I2S_Init+0x26c>)
 800a546:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7f8 f84b 	bl	80025e4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2202      	movs	r2, #2
 800a552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	69db      	ldr	r3, [r3, #28]
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	6812      	ldr	r2, [r2, #0]
 800a560:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a564:	f023 030f 	bic.w	r3, r3, #15
 800a568:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	2202      	movs	r2, #2
 800a570:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	695b      	ldr	r3, [r3, #20]
 800a576:	2b02      	cmp	r3, #2
 800a578:	d060      	beq.n	800a63c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d102      	bne.n	800a588 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800a582:	2310      	movs	r3, #16
 800a584:	617b      	str	r3, [r7, #20]
 800a586:	e001      	b.n	800a58c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800a588:	2320      	movs	r3, #32
 800a58a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	2b20      	cmp	r3, #32
 800a592:	d802      	bhi.n	800a59a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	005b      	lsls	r3, r3, #1
 800a598:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800a59a:	2001      	movs	r0, #1
 800a59c:	f001 faf0 	bl	800bb80 <HAL_RCCEx_GetPeriphCLKFreq>
 800a5a0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5aa:	d125      	bne.n	800a5f8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	68db      	ldr	r3, [r3, #12]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d010      	beq.n	800a5d6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	009b      	lsls	r3, r3, #2
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	fbb2 f2f3 	udiv	r2, r2, r3
 800a5be:	4613      	mov	r3, r2
 800a5c0:	009b      	lsls	r3, r3, #2
 800a5c2:	4413      	add	r3, r2
 800a5c4:	005b      	lsls	r3, r3, #1
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	695b      	ldr	r3, [r3, #20]
 800a5cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5d0:	3305      	adds	r3, #5
 800a5d2:	613b      	str	r3, [r7, #16]
 800a5d4:	e01f      	b.n	800a616 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	00db      	lsls	r3, r3, #3
 800a5da:	68fa      	ldr	r2, [r7, #12]
 800a5dc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	009b      	lsls	r3, r3, #2
 800a5e4:	4413      	add	r3, r2
 800a5e6:	005b      	lsls	r3, r3, #1
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	695b      	ldr	r3, [r3, #20]
 800a5ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5f2:	3305      	adds	r3, #5
 800a5f4:	613b      	str	r3, [r7, #16]
 800a5f6:	e00e      	b.n	800a616 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a600:	4613      	mov	r3, r2
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	4413      	add	r3, r2
 800a606:	005b      	lsls	r3, r3, #1
 800a608:	461a      	mov	r2, r3
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	695b      	ldr	r3, [r3, #20]
 800a60e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a612:	3305      	adds	r3, #5
 800a614:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	4a5c      	ldr	r2, [pc, #368]	; (800a78c <HAL_I2S_Init+0x270>)
 800a61a:	fba2 2303 	umull	r2, r3, r2, r3
 800a61e:	08db      	lsrs	r3, r3, #3
 800a620:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	f003 0301 	and.w	r3, r3, #1
 800a628:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a62a:	693a      	ldr	r2, [r7, #16]
 800a62c:	69bb      	ldr	r3, [r7, #24]
 800a62e:	1ad3      	subs	r3, r2, r3
 800a630:	085b      	lsrs	r3, r3, #1
 800a632:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a634:	69bb      	ldr	r3, [r7, #24]
 800a636:	021b      	lsls	r3, r3, #8
 800a638:	61bb      	str	r3, [r7, #24]
 800a63a:	e003      	b.n	800a644 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a63c:	2302      	movs	r3, #2
 800a63e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a640:	2300      	movs	r3, #0
 800a642:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	2b01      	cmp	r3, #1
 800a648:	d902      	bls.n	800a650 <HAL_I2S_Init+0x134>
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	2bff      	cmp	r3, #255	; 0xff
 800a64e:	d907      	bls.n	800a660 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a654:	f043 0210 	orr.w	r2, r3, #16
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800a65c:	2301      	movs	r3, #1
 800a65e:	e08f      	b.n	800a780 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	691a      	ldr	r2, [r3, #16]
 800a664:	69bb      	ldr	r3, [r7, #24]
 800a666:	ea42 0103 	orr.w	r1, r2, r3
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	69fa      	ldr	r2, [r7, #28]
 800a670:	430a      	orrs	r2, r1
 800a672:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	69db      	ldr	r3, [r3, #28]
 800a67a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a67e:	f023 030f 	bic.w	r3, r3, #15
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	6851      	ldr	r1, [r2, #4]
 800a686:	687a      	ldr	r2, [r7, #4]
 800a688:	6892      	ldr	r2, [r2, #8]
 800a68a:	4311      	orrs	r1, r2
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	68d2      	ldr	r2, [r2, #12]
 800a690:	4311      	orrs	r1, r2
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	6992      	ldr	r2, [r2, #24]
 800a696:	430a      	orrs	r2, r1
 800a698:	431a      	orrs	r2, r3
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a6a2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6a1b      	ldr	r3, [r3, #32]
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d161      	bne.n	800a770 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a38      	ldr	r2, [pc, #224]	; (800a790 <HAL_I2S_Init+0x274>)
 800a6b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4a37      	ldr	r2, [pc, #220]	; (800a794 <HAL_I2S_Init+0x278>)
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d101      	bne.n	800a6c0 <HAL_I2S_Init+0x1a4>
 800a6bc:	4b36      	ldr	r3, [pc, #216]	; (800a798 <HAL_I2S_Init+0x27c>)
 800a6be:	e001      	b.n	800a6c4 <HAL_I2S_Init+0x1a8>
 800a6c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6c4:	69db      	ldr	r3, [r3, #28]
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	6812      	ldr	r2, [r2, #0]
 800a6ca:	4932      	ldr	r1, [pc, #200]	; (800a794 <HAL_I2S_Init+0x278>)
 800a6cc:	428a      	cmp	r2, r1
 800a6ce:	d101      	bne.n	800a6d4 <HAL_I2S_Init+0x1b8>
 800a6d0:	4a31      	ldr	r2, [pc, #196]	; (800a798 <HAL_I2S_Init+0x27c>)
 800a6d2:	e001      	b.n	800a6d8 <HAL_I2S_Init+0x1bc>
 800a6d4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800a6d8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a6dc:	f023 030f 	bic.w	r3, r3, #15
 800a6e0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a2b      	ldr	r2, [pc, #172]	; (800a794 <HAL_I2S_Init+0x278>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d101      	bne.n	800a6f0 <HAL_I2S_Init+0x1d4>
 800a6ec:	4b2a      	ldr	r3, [pc, #168]	; (800a798 <HAL_I2S_Init+0x27c>)
 800a6ee:	e001      	b.n	800a6f4 <HAL_I2S_Init+0x1d8>
 800a6f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6f4:	2202      	movs	r2, #2
 800a6f6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a25      	ldr	r2, [pc, #148]	; (800a794 <HAL_I2S_Init+0x278>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d101      	bne.n	800a706 <HAL_I2S_Init+0x1ea>
 800a702:	4b25      	ldr	r3, [pc, #148]	; (800a798 <HAL_I2S_Init+0x27c>)
 800a704:	e001      	b.n	800a70a <HAL_I2S_Init+0x1ee>
 800a706:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a70a:	69db      	ldr	r3, [r3, #28]
 800a70c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	685b      	ldr	r3, [r3, #4]
 800a712:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a716:	d003      	beq.n	800a720 <HAL_I2S_Init+0x204>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	685b      	ldr	r3, [r3, #4]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d103      	bne.n	800a728 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a720:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a724:	613b      	str	r3, [r7, #16]
 800a726:	e001      	b.n	800a72c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a728:	2300      	movs	r3, #0
 800a72a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a736:	4313      	orrs	r3, r2
 800a738:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a740:	4313      	orrs	r3, r2
 800a742:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	699b      	ldr	r3, [r3, #24]
 800a748:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a74a:	4313      	orrs	r3, r2
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	897b      	ldrh	r3, [r7, #10]
 800a750:	4313      	orrs	r3, r2
 800a752:	b29b      	uxth	r3, r3
 800a754:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a758:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a0d      	ldr	r2, [pc, #52]	; (800a794 <HAL_I2S_Init+0x278>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d101      	bne.n	800a768 <HAL_I2S_Init+0x24c>
 800a764:	4b0c      	ldr	r3, [pc, #48]	; (800a798 <HAL_I2S_Init+0x27c>)
 800a766:	e001      	b.n	800a76c <HAL_I2S_Init+0x250>
 800a768:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a76c:	897a      	ldrh	r2, [r7, #10]
 800a76e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2200      	movs	r2, #0
 800a774:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2201      	movs	r2, #1
 800a77a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a77e:	2300      	movs	r3, #0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3720      	adds	r7, #32
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	0800aa6d 	.word	0x0800aa6d
 800a78c:	cccccccd 	.word	0xcccccccd
 800a790:	0800ab81 	.word	0x0800ab81
 800a794:	40003800 	.word	0x40003800
 800a798:	40003400 	.word	0x40003400

0800a79c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b086      	sub	sp, #24
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	60f8      	str	r0, [r7, #12]
 800a7a4:	60b9      	str	r1, [r7, #8]
 800a7a6:	4613      	mov	r3, r2
 800a7a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d002      	beq.n	800a7b6 <HAL_I2S_Transmit_DMA+0x1a>
 800a7b0:	88fb      	ldrh	r3, [r7, #6]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d101      	bne.n	800a7ba <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e08e      	b.n	800a8d8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a7c0:	b2db      	uxtb	r3, r3
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d101      	bne.n	800a7ca <HAL_I2S_Transmit_DMA+0x2e>
 800a7c6:	2302      	movs	r3, #2
 800a7c8:	e086      	b.n	800a8d8 <HAL_I2S_Transmit_DMA+0x13c>
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	2b01      	cmp	r3, #1
 800a7dc:	d005      	beq.n	800a7ea <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800a7e6:	2302      	movs	r3, #2
 800a7e8:	e076      	b.n	800a8d8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	2203      	movs	r2, #3
 800a7ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	68ba      	ldr	r2, [r7, #8]
 800a7fc:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	69db      	ldr	r3, [r3, #28]
 800a804:	f003 0307 	and.w	r3, r3, #7
 800a808:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2b03      	cmp	r3, #3
 800a80e:	d002      	beq.n	800a816 <HAL_I2S_Transmit_DMA+0x7a>
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	2b05      	cmp	r3, #5
 800a814:	d10a      	bne.n	800a82c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800a816:	88fb      	ldrh	r3, [r7, #6]
 800a818:	005b      	lsls	r3, r3, #1
 800a81a:	b29a      	uxth	r2, r3
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800a820:	88fb      	ldrh	r3, [r7, #6]
 800a822:	005b      	lsls	r3, r3, #1
 800a824:	b29a      	uxth	r2, r3
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a82a:	e005      	b.n	800a838 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	88fa      	ldrh	r2, [r7, #6]
 800a830:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	88fa      	ldrh	r2, [r7, #6]
 800a836:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a83c:	4a28      	ldr	r2, [pc, #160]	; (800a8e0 <HAL_I2S_Transmit_DMA+0x144>)
 800a83e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a844:	4a27      	ldr	r2, [pc, #156]	; (800a8e4 <HAL_I2S_Transmit_DMA+0x148>)
 800a846:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a84c:	4a26      	ldr	r2, [pc, #152]	; (800a8e8 <HAL_I2S_Transmit_DMA+0x14c>)
 800a84e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800a858:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800a860:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a866:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800a868:	f7fc fc8a 	bl	8007180 <HAL_DMA_Start_IT>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d00f      	beq.n	800a892 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a876:	f043 0208 	orr.w	r2, r3, #8
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2201      	movs	r2, #1
 800a882:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2200      	movs	r2, #0
 800a88a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	e022      	b.n	800a8d8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	69db      	ldr	r3, [r3, #28]
 800a898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d107      	bne.n	800a8b0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	69da      	ldr	r2, [r3, #28]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a8ae:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	685b      	ldr	r3, [r3, #4]
 800a8b6:	f003 0302 	and.w	r3, r3, #2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d107      	bne.n	800a8ce <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f042 0202 	orr.w	r2, r2, #2
 800a8cc:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 800a8d6:	2300      	movs	r3, #0
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3718      	adds	r7, #24
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	0800a94b 	.word	0x0800a94b
 800a8e4:	0800a909 	.word	0x0800a909
 800a8e8:	0800a967 	.word	0x0800a967

0800a8ec <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8fa:	b2db      	uxtb	r3, r3
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	370c      	adds	r7, #12
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr

0800a908 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a914:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	69db      	ldr	r3, [r3, #28]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d10e      	bne.n	800a93c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f022 0202 	bic.w	r2, r2, #2
 800a92c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2200      	movs	r2, #0
 800a932:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2201      	movs	r2, #1
 800a938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800a93c:	68f8      	ldr	r0, [r7, #12]
 800a93e:	f7fb ffa7 	bl	8006890 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a942:	bf00      	nop
 800a944:	3710      	adds	r7, #16
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}

0800a94a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a94a:	b580      	push	{r7, lr}
 800a94c:	b084      	sub	sp, #16
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a956:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800a958:	68f8      	ldr	r0, [r7, #12]
 800a95a:	f7fb ffab 	bl	80068b4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a95e:	bf00      	nop
 800a960:	3710      	adds	r7, #16
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b084      	sub	sp, #16
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a972:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	685a      	ldr	r2, [r3, #4]
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f022 0203 	bic.w	r2, r2, #3
 800a982:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	2200      	movs	r2, #0
 800a988:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2200      	movs	r2, #0
 800a98e:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2201      	movs	r2, #1
 800a994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a99c:	f043 0208 	orr.w	r2, r3, #8
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	f7fc f901 	bl	8006bac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a9aa:	bf00      	nop
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b082      	sub	sp, #8
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9be:	881a      	ldrh	r2, [r3, #0]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ca:	1c9a      	adds	r2, r3, #2
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	3b01      	subs	r3, #1
 800a9d8:	b29a      	uxth	r2, r3
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d10e      	bne.n	800aa06 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	685a      	ldr	r2, [r3, #4]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a9f6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f7fb ff45 	bl	8006890 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800aa06:	bf00      	nop
 800aa08:	3708      	adds	r7, #8
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}

0800aa0e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800aa0e:	b580      	push	{r7, lr}
 800aa10:	b082      	sub	sp, #8
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68da      	ldr	r2, [r3, #12]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa20:	b292      	uxth	r2, r2
 800aa22:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa28:	1c9a      	adds	r2, r3, #2
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	3b01      	subs	r3, #1
 800aa36:	b29a      	uxth	r2, r3
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10e      	bne.n	800aa64 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	685a      	ldr	r2, [r3, #4]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800aa54:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f7fc f88c 	bl	8006b7c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800aa64:	bf00      	nop
 800aa66:	3708      	adds	r7, #8
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b086      	sub	sp, #24
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	2b04      	cmp	r3, #4
 800aa86:	d13a      	bne.n	800aafe <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d109      	bne.n	800aaa6 <I2S_IRQHandler+0x3a>
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa9c:	2b40      	cmp	r3, #64	; 0x40
 800aa9e:	d102      	bne.n	800aaa6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f7ff ffb4 	bl	800aa0e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaac:	2b40      	cmp	r3, #64	; 0x40
 800aaae:	d126      	bne.n	800aafe <I2S_IRQHandler+0x92>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	685b      	ldr	r3, [r3, #4]
 800aab6:	f003 0320 	and.w	r3, r3, #32
 800aaba:	2b20      	cmp	r3, #32
 800aabc:	d11f      	bne.n	800aafe <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	685a      	ldr	r2, [r3, #4]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800aacc:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800aace:	2300      	movs	r3, #0
 800aad0:	613b      	str	r3, [r7, #16]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	68db      	ldr	r3, [r3, #12]
 800aad8:	613b      	str	r3, [r7, #16]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	613b      	str	r3, [r7, #16]
 800aae2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2201      	movs	r2, #1
 800aae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aaf0:	f043 0202 	orr.w	r2, r3, #2
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f7fc f857 	bl	8006bac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b03      	cmp	r3, #3
 800ab08:	d136      	bne.n	800ab78 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	f003 0302 	and.w	r3, r3, #2
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d109      	bne.n	800ab28 <I2S_IRQHandler+0xbc>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab1e:	2b80      	cmp	r3, #128	; 0x80
 800ab20:	d102      	bne.n	800ab28 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f7ff ff45 	bl	800a9b2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	f003 0308 	and.w	r3, r3, #8
 800ab2e:	2b08      	cmp	r3, #8
 800ab30:	d122      	bne.n	800ab78 <I2S_IRQHandler+0x10c>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	f003 0320 	and.w	r3, r3, #32
 800ab3c:	2b20      	cmp	r3, #32
 800ab3e:	d11b      	bne.n	800ab78 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	685a      	ldr	r2, [r3, #4]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ab4e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800ab50:	2300      	movs	r3, #0
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2201      	movs	r2, #1
 800ab62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab6a:	f043 0204 	orr.w	r2, r3, #4
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f7fc f81a 	bl	8006bac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ab78:	bf00      	nop
 800ab7a:	3718      	adds	r7, #24
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b088      	sub	sp, #32
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	4a92      	ldr	r2, [pc, #584]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d101      	bne.n	800ab9e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800ab9a:	4b92      	ldr	r3, [pc, #584]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800ab9c:	e001      	b.n	800aba2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800ab9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aba2:	689b      	ldr	r3, [r3, #8]
 800aba4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a8b      	ldr	r2, [pc, #556]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d101      	bne.n	800abbc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800abb8:	4b8a      	ldr	r3, [pc, #552]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800abba:	e001      	b.n	800abc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800abbc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abcc:	d004      	beq.n	800abd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f040 8099 	bne.w	800ad0a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800abd8:	69fb      	ldr	r3, [r7, #28]
 800abda:	f003 0302 	and.w	r3, r3, #2
 800abde:	2b02      	cmp	r3, #2
 800abe0:	d107      	bne.n	800abf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d002      	beq.n	800abf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 f925 	bl	800ae3c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800abf2:	69bb      	ldr	r3, [r7, #24]
 800abf4:	f003 0301 	and.w	r3, r3, #1
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d107      	bne.n	800ac0c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d002      	beq.n	800ac0c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f9c8 	bl	800af9c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800ac0c:	69bb      	ldr	r3, [r7, #24]
 800ac0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac12:	2b40      	cmp	r3, #64	; 0x40
 800ac14:	d13a      	bne.n	800ac8c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	f003 0320 	and.w	r3, r3, #32
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d035      	beq.n	800ac8c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a6e      	ldr	r2, [pc, #440]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d101      	bne.n	800ac2e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800ac2a:	4b6e      	ldr	r3, [pc, #440]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800ac2c:	e001      	b.n	800ac32 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800ac2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac32:	685a      	ldr	r2, [r3, #4]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4969      	ldr	r1, [pc, #420]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800ac3a:	428b      	cmp	r3, r1
 800ac3c:	d101      	bne.n	800ac42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800ac3e:	4b69      	ldr	r3, [pc, #420]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800ac40:	e001      	b.n	800ac46 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800ac42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac46:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ac4a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	685a      	ldr	r2, [r3, #4]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ac5a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	60fb      	str	r3, [r7, #12]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	60fb      	str	r3, [r7, #12]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	689b      	ldr	r3, [r3, #8]
 800ac6e:	60fb      	str	r3, [r7, #12]
 800ac70:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2201      	movs	r2, #1
 800ac76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac7e:	f043 0202 	orr.w	r2, r3, #2
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f7fb ff90 	bl	8006bac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ac8c:	69fb      	ldr	r3, [r7, #28]
 800ac8e:	f003 0308 	and.w	r3, r3, #8
 800ac92:	2b08      	cmp	r3, #8
 800ac94:	f040 80c3 	bne.w	800ae1e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	f003 0320 	and.w	r3, r3, #32
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	f000 80bd 	beq.w	800ae1e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	685a      	ldr	r2, [r3, #4]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800acb2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a49      	ldr	r2, [pc, #292]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d101      	bne.n	800acc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800acbe:	4b49      	ldr	r3, [pc, #292]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800acc0:	e001      	b.n	800acc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800acc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800acc6:	685a      	ldr	r2, [r3, #4]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4944      	ldr	r1, [pc, #272]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800acce:	428b      	cmp	r3, r1
 800acd0:	d101      	bne.n	800acd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800acd2:	4b44      	ldr	r3, [pc, #272]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800acd4:	e001      	b.n	800acda <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800acd6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800acda:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800acde:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800ace0:	2300      	movs	r3, #0
 800ace2:	60bb      	str	r3, [r7, #8]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	689b      	ldr	r3, [r3, #8]
 800acea:	60bb      	str	r3, [r7, #8]
 800acec:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2201      	movs	r2, #1
 800acf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acfa:	f043 0204 	orr.w	r2, r3, #4
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f7fb ff52 	bl	8006bac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ad08:	e089      	b.n	800ae1e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	f003 0302 	and.w	r3, r3, #2
 800ad10:	2b02      	cmp	r3, #2
 800ad12:	d107      	bne.n	800ad24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d002      	beq.n	800ad24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f000 f8be 	bl	800aea0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	f003 0301 	and.w	r3, r3, #1
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d107      	bne.n	800ad3e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d002      	beq.n	800ad3e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f000 f8fd 	bl	800af38 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ad3e:	69fb      	ldr	r3, [r7, #28]
 800ad40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad44:	2b40      	cmp	r3, #64	; 0x40
 800ad46:	d12f      	bne.n	800ada8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	f003 0320 	and.w	r3, r3, #32
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d02a      	beq.n	800ada8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	685a      	ldr	r2, [r3, #4]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ad60:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a1e      	ldr	r2, [pc, #120]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d101      	bne.n	800ad70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800ad6c:	4b1d      	ldr	r3, [pc, #116]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800ad6e:	e001      	b.n	800ad74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800ad70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad74:	685a      	ldr	r2, [r3, #4]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4919      	ldr	r1, [pc, #100]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800ad7c:	428b      	cmp	r3, r1
 800ad7e:	d101      	bne.n	800ad84 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800ad80:	4b18      	ldr	r3, [pc, #96]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800ad82:	e001      	b.n	800ad88 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800ad84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ad8c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2201      	movs	r2, #1
 800ad92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad9a:	f043 0202 	orr.w	r2, r3, #2
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f7fb ff02 	bl	8006bac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800ada8:	69bb      	ldr	r3, [r7, #24]
 800adaa:	f003 0308 	and.w	r3, r3, #8
 800adae:	2b08      	cmp	r3, #8
 800adb0:	d136      	bne.n	800ae20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	f003 0320 	and.w	r3, r3, #32
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d031      	beq.n	800ae20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4a07      	ldr	r2, [pc, #28]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d101      	bne.n	800adca <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800adc6:	4b07      	ldr	r3, [pc, #28]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800adc8:	e001      	b.n	800adce <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800adca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800adce:	685a      	ldr	r2, [r3, #4]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4902      	ldr	r1, [pc, #8]	; (800ade0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800add6:	428b      	cmp	r3, r1
 800add8:	d106      	bne.n	800ade8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800adda:	4b02      	ldr	r3, [pc, #8]	; (800ade4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800addc:	e006      	b.n	800adec <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800adde:	bf00      	nop
 800ade0:	40003800 	.word	0x40003800
 800ade4:	40003400 	.word	0x40003400
 800ade8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800adec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800adf0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	685a      	ldr	r2, [r3, #4]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ae00:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2201      	movs	r2, #1
 800ae06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae0e:	f043 0204 	orr.w	r2, r3, #4
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f7fb fec8 	bl	8006bac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ae1c:	e000      	b.n	800ae20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ae1e:	bf00      	nop
}
 800ae20:	bf00      	nop
 800ae22:	3720      	adds	r7, #32
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b083      	sub	sp, #12
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800ae30:	bf00      	nop
 800ae32:	370c      	adds	r7, #12
 800ae34:	46bd      	mov	sp, r7
 800ae36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3a:	4770      	bx	lr

0800ae3c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b082      	sub	sp, #8
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae48:	1c99      	adds	r1, r3, #2
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	6251      	str	r1, [r2, #36]	; 0x24
 800ae4e:	881a      	ldrh	r2, [r3, #0]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	3b01      	subs	r3, #1
 800ae5e:	b29a      	uxth	r2, r3
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae68:	b29b      	uxth	r3, r3
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d113      	bne.n	800ae96 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	685a      	ldr	r2, [r3, #4]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ae7c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d106      	bne.n	800ae96 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f7ff ffc9 	bl	800ae28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ae96:	bf00      	nop
 800ae98:	3708      	adds	r7, #8
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}
	...

0800aea0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeac:	1c99      	adds	r1, r3, #2
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	6251      	str	r1, [r2, #36]	; 0x24
 800aeb2:	8819      	ldrh	r1, [r3, #0]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	4a1d      	ldr	r2, [pc, #116]	; (800af30 <I2SEx_TxISR_I2SExt+0x90>)
 800aeba:	4293      	cmp	r3, r2
 800aebc:	d101      	bne.n	800aec2 <I2SEx_TxISR_I2SExt+0x22>
 800aebe:	4b1d      	ldr	r3, [pc, #116]	; (800af34 <I2SEx_TxISR_I2SExt+0x94>)
 800aec0:	e001      	b.n	800aec6 <I2SEx_TxISR_I2SExt+0x26>
 800aec2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aec6:	460a      	mov	r2, r1
 800aec8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aece:	b29b      	uxth	r3, r3
 800aed0:	3b01      	subs	r3, #1
 800aed2:	b29a      	uxth	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aedc:	b29b      	uxth	r3, r3
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d121      	bne.n	800af26 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a12      	ldr	r2, [pc, #72]	; (800af30 <I2SEx_TxISR_I2SExt+0x90>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d101      	bne.n	800aef0 <I2SEx_TxISR_I2SExt+0x50>
 800aeec:	4b11      	ldr	r3, [pc, #68]	; (800af34 <I2SEx_TxISR_I2SExt+0x94>)
 800aeee:	e001      	b.n	800aef4 <I2SEx_TxISR_I2SExt+0x54>
 800aef0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aef4:	685a      	ldr	r2, [r3, #4]
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	490d      	ldr	r1, [pc, #52]	; (800af30 <I2SEx_TxISR_I2SExt+0x90>)
 800aefc:	428b      	cmp	r3, r1
 800aefe:	d101      	bne.n	800af04 <I2SEx_TxISR_I2SExt+0x64>
 800af00:	4b0c      	ldr	r3, [pc, #48]	; (800af34 <I2SEx_TxISR_I2SExt+0x94>)
 800af02:	e001      	b.n	800af08 <I2SEx_TxISR_I2SExt+0x68>
 800af04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800af08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800af0c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af12:	b29b      	uxth	r3, r3
 800af14:	2b00      	cmp	r3, #0
 800af16:	d106      	bne.n	800af26 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2201      	movs	r2, #1
 800af1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f7ff ff81 	bl	800ae28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800af26:	bf00      	nop
 800af28:	3708      	adds	r7, #8
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	40003800 	.word	0x40003800
 800af34:	40003400 	.word	0x40003400

0800af38 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68d8      	ldr	r0, [r3, #12]
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af4a:	1c99      	adds	r1, r3, #2
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	62d1      	str	r1, [r2, #44]	; 0x2c
 800af50:	b282      	uxth	r2, r0
 800af52:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af58:	b29b      	uxth	r3, r3
 800af5a:	3b01      	subs	r3, #1
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af66:	b29b      	uxth	r3, r3
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d113      	bne.n	800af94 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	685a      	ldr	r2, [r3, #4]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800af7a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af80:	b29b      	uxth	r3, r3
 800af82:	2b00      	cmp	r3, #0
 800af84:	d106      	bne.n	800af94 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2201      	movs	r2, #1
 800af8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f7ff ff4a 	bl	800ae28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800af94:	bf00      	nop
 800af96:	3708      	adds	r7, #8
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}

0800af9c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b082      	sub	sp, #8
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a20      	ldr	r2, [pc, #128]	; (800b02c <I2SEx_RxISR_I2SExt+0x90>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d101      	bne.n	800afb2 <I2SEx_RxISR_I2SExt+0x16>
 800afae:	4b20      	ldr	r3, [pc, #128]	; (800b030 <I2SEx_RxISR_I2SExt+0x94>)
 800afb0:	e001      	b.n	800afb6 <I2SEx_RxISR_I2SExt+0x1a>
 800afb2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800afb6:	68d8      	ldr	r0, [r3, #12]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afbc:	1c99      	adds	r1, r3, #2
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	62d1      	str	r1, [r2, #44]	; 0x2c
 800afc2:	b282      	uxth	r2, r0
 800afc4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800afca:	b29b      	uxth	r3, r3
 800afcc:	3b01      	subs	r3, #1
 800afce:	b29a      	uxth	r2, r3
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800afd8:	b29b      	uxth	r3, r3
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d121      	bne.n	800b022 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	4a12      	ldr	r2, [pc, #72]	; (800b02c <I2SEx_RxISR_I2SExt+0x90>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d101      	bne.n	800afec <I2SEx_RxISR_I2SExt+0x50>
 800afe8:	4b11      	ldr	r3, [pc, #68]	; (800b030 <I2SEx_RxISR_I2SExt+0x94>)
 800afea:	e001      	b.n	800aff0 <I2SEx_RxISR_I2SExt+0x54>
 800afec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aff0:	685a      	ldr	r2, [r3, #4]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	490d      	ldr	r1, [pc, #52]	; (800b02c <I2SEx_RxISR_I2SExt+0x90>)
 800aff8:	428b      	cmp	r3, r1
 800affa:	d101      	bne.n	800b000 <I2SEx_RxISR_I2SExt+0x64>
 800affc:	4b0c      	ldr	r3, [pc, #48]	; (800b030 <I2SEx_RxISR_I2SExt+0x94>)
 800affe:	e001      	b.n	800b004 <I2SEx_RxISR_I2SExt+0x68>
 800b000:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800b004:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b008:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b00e:	b29b      	uxth	r3, r3
 800b010:	2b00      	cmp	r3, #0
 800b012:	d106      	bne.n	800b022 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2201      	movs	r2, #1
 800b018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f7ff ff03 	bl	800ae28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800b022:	bf00      	nop
 800b024:	3708      	adds	r7, #8
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	40003800 	.word	0x40003800
 800b030:	40003400 	.word	0x40003400

0800b034 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b086      	sub	sp, #24
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d101      	bne.n	800b046 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b042:	2301      	movs	r3, #1
 800b044:	e267      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f003 0301 	and.w	r3, r3, #1
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d075      	beq.n	800b13e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b052:	4b88      	ldr	r3, [pc, #544]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	f003 030c 	and.w	r3, r3, #12
 800b05a:	2b04      	cmp	r3, #4
 800b05c:	d00c      	beq.n	800b078 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b05e:	4b85      	ldr	r3, [pc, #532]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b060:	689b      	ldr	r3, [r3, #8]
 800b062:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b066:	2b08      	cmp	r3, #8
 800b068:	d112      	bne.n	800b090 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b06a:	4b82      	ldr	r3, [pc, #520]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b072:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b076:	d10b      	bne.n	800b090 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b078:	4b7e      	ldr	r3, [pc, #504]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b080:	2b00      	cmp	r3, #0
 800b082:	d05b      	beq.n	800b13c <HAL_RCC_OscConfig+0x108>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d157      	bne.n	800b13c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b08c:	2301      	movs	r3, #1
 800b08e:	e242      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b098:	d106      	bne.n	800b0a8 <HAL_RCC_OscConfig+0x74>
 800b09a:	4b76      	ldr	r3, [pc, #472]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a75      	ldr	r2, [pc, #468]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b0a4:	6013      	str	r3, [r2, #0]
 800b0a6:	e01d      	b.n	800b0e4 <HAL_RCC_OscConfig+0xb0>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b0b0:	d10c      	bne.n	800b0cc <HAL_RCC_OscConfig+0x98>
 800b0b2:	4b70      	ldr	r3, [pc, #448]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a6f      	ldr	r2, [pc, #444]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b0bc:	6013      	str	r3, [r2, #0]
 800b0be:	4b6d      	ldr	r3, [pc, #436]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4a6c      	ldr	r2, [pc, #432]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	e00b      	b.n	800b0e4 <HAL_RCC_OscConfig+0xb0>
 800b0cc:	4b69      	ldr	r3, [pc, #420]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a68      	ldr	r2, [pc, #416]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b0d6:	6013      	str	r3, [r2, #0]
 800b0d8:	4b66      	ldr	r3, [pc, #408]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a65      	ldr	r2, [pc, #404]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b0de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b0e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d013      	beq.n	800b114 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b0ec:	f7fb fdde 	bl	8006cac <HAL_GetTick>
 800b0f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b0f2:	e008      	b.n	800b106 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0f4:	f7fb fdda 	bl	8006cac <HAL_GetTick>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	1ad3      	subs	r3, r2, r3
 800b0fe:	2b64      	cmp	r3, #100	; 0x64
 800b100:	d901      	bls.n	800b106 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b102:	2303      	movs	r3, #3
 800b104:	e207      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b106:	4b5b      	ldr	r3, [pc, #364]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d0f0      	beq.n	800b0f4 <HAL_RCC_OscConfig+0xc0>
 800b112:	e014      	b.n	800b13e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b114:	f7fb fdca 	bl	8006cac <HAL_GetTick>
 800b118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b11a:	e008      	b.n	800b12e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b11c:	f7fb fdc6 	bl	8006cac <HAL_GetTick>
 800b120:	4602      	mov	r2, r0
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	1ad3      	subs	r3, r2, r3
 800b126:	2b64      	cmp	r3, #100	; 0x64
 800b128:	d901      	bls.n	800b12e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b12a:	2303      	movs	r3, #3
 800b12c:	e1f3      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b12e:	4b51      	ldr	r3, [pc, #324]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b136:	2b00      	cmp	r3, #0
 800b138:	d1f0      	bne.n	800b11c <HAL_RCC_OscConfig+0xe8>
 800b13a:	e000      	b.n	800b13e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b13c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f003 0302 	and.w	r3, r3, #2
 800b146:	2b00      	cmp	r3, #0
 800b148:	d063      	beq.n	800b212 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b14a:	4b4a      	ldr	r3, [pc, #296]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	f003 030c 	and.w	r3, r3, #12
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00b      	beq.n	800b16e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b156:	4b47      	ldr	r3, [pc, #284]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b158:	689b      	ldr	r3, [r3, #8]
 800b15a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b15e:	2b08      	cmp	r3, #8
 800b160:	d11c      	bne.n	800b19c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b162:	4b44      	ldr	r3, [pc, #272]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d116      	bne.n	800b19c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b16e:	4b41      	ldr	r3, [pc, #260]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f003 0302 	and.w	r3, r3, #2
 800b176:	2b00      	cmp	r3, #0
 800b178:	d005      	beq.n	800b186 <HAL_RCC_OscConfig+0x152>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d001      	beq.n	800b186 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	e1c7      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b186:	4b3b      	ldr	r3, [pc, #236]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	691b      	ldr	r3, [r3, #16]
 800b192:	00db      	lsls	r3, r3, #3
 800b194:	4937      	ldr	r1, [pc, #220]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b196:	4313      	orrs	r3, r2
 800b198:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b19a:	e03a      	b.n	800b212 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	68db      	ldr	r3, [r3, #12]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d020      	beq.n	800b1e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1a4:	4b34      	ldr	r3, [pc, #208]	; (800b278 <HAL_RCC_OscConfig+0x244>)
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1aa:	f7fb fd7f 	bl	8006cac <HAL_GetTick>
 800b1ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1b0:	e008      	b.n	800b1c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b1b2:	f7fb fd7b 	bl	8006cac <HAL_GetTick>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	1ad3      	subs	r3, r2, r3
 800b1bc:	2b02      	cmp	r3, #2
 800b1be:	d901      	bls.n	800b1c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b1c0:	2303      	movs	r3, #3
 800b1c2:	e1a8      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1c4:	4b2b      	ldr	r3, [pc, #172]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f003 0302 	and.w	r3, r3, #2
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d0f0      	beq.n	800b1b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1d0:	4b28      	ldr	r3, [pc, #160]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	691b      	ldr	r3, [r3, #16]
 800b1dc:	00db      	lsls	r3, r3, #3
 800b1de:	4925      	ldr	r1, [pc, #148]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	600b      	str	r3, [r1, #0]
 800b1e4:	e015      	b.n	800b212 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1e6:	4b24      	ldr	r3, [pc, #144]	; (800b278 <HAL_RCC_OscConfig+0x244>)
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1ec:	f7fb fd5e 	bl	8006cac <HAL_GetTick>
 800b1f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b1f2:	e008      	b.n	800b206 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b1f4:	f7fb fd5a 	bl	8006cac <HAL_GetTick>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	1ad3      	subs	r3, r2, r3
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d901      	bls.n	800b206 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b202:	2303      	movs	r3, #3
 800b204:	e187      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b206:	4b1b      	ldr	r3, [pc, #108]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f003 0302 	and.w	r3, r3, #2
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1f0      	bne.n	800b1f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f003 0308 	and.w	r3, r3, #8
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d036      	beq.n	800b28c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	695b      	ldr	r3, [r3, #20]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d016      	beq.n	800b254 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b226:	4b15      	ldr	r3, [pc, #84]	; (800b27c <HAL_RCC_OscConfig+0x248>)
 800b228:	2201      	movs	r2, #1
 800b22a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b22c:	f7fb fd3e 	bl	8006cac <HAL_GetTick>
 800b230:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b232:	e008      	b.n	800b246 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b234:	f7fb fd3a 	bl	8006cac <HAL_GetTick>
 800b238:	4602      	mov	r2, r0
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	1ad3      	subs	r3, r2, r3
 800b23e:	2b02      	cmp	r3, #2
 800b240:	d901      	bls.n	800b246 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b242:	2303      	movs	r3, #3
 800b244:	e167      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b246:	4b0b      	ldr	r3, [pc, #44]	; (800b274 <HAL_RCC_OscConfig+0x240>)
 800b248:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b24a:	f003 0302 	and.w	r3, r3, #2
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d0f0      	beq.n	800b234 <HAL_RCC_OscConfig+0x200>
 800b252:	e01b      	b.n	800b28c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b254:	4b09      	ldr	r3, [pc, #36]	; (800b27c <HAL_RCC_OscConfig+0x248>)
 800b256:	2200      	movs	r2, #0
 800b258:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b25a:	f7fb fd27 	bl	8006cac <HAL_GetTick>
 800b25e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b260:	e00e      	b.n	800b280 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b262:	f7fb fd23 	bl	8006cac <HAL_GetTick>
 800b266:	4602      	mov	r2, r0
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	1ad3      	subs	r3, r2, r3
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d907      	bls.n	800b280 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b270:	2303      	movs	r3, #3
 800b272:	e150      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
 800b274:	40023800 	.word	0x40023800
 800b278:	42470000 	.word	0x42470000
 800b27c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b280:	4b88      	ldr	r3, [pc, #544]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b284:	f003 0302 	and.w	r3, r3, #2
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d1ea      	bne.n	800b262 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f003 0304 	and.w	r3, r3, #4
 800b294:	2b00      	cmp	r3, #0
 800b296:	f000 8097 	beq.w	800b3c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b29a:	2300      	movs	r3, #0
 800b29c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b29e:	4b81      	ldr	r3, [pc, #516]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b2a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d10f      	bne.n	800b2ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	60bb      	str	r3, [r7, #8]
 800b2ae:	4b7d      	ldr	r3, [pc, #500]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b2b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2b2:	4a7c      	ldr	r2, [pc, #496]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b2b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b2b8:	6413      	str	r3, [r2, #64]	; 0x40
 800b2ba:	4b7a      	ldr	r3, [pc, #488]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b2c2:	60bb      	str	r3, [r7, #8]
 800b2c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2ca:	4b77      	ldr	r3, [pc, #476]	; (800b4a8 <HAL_RCC_OscConfig+0x474>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d118      	bne.n	800b308 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b2d6:	4b74      	ldr	r3, [pc, #464]	; (800b4a8 <HAL_RCC_OscConfig+0x474>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	4a73      	ldr	r2, [pc, #460]	; (800b4a8 <HAL_RCC_OscConfig+0x474>)
 800b2dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b2e2:	f7fb fce3 	bl	8006cac <HAL_GetTick>
 800b2e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2e8:	e008      	b.n	800b2fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b2ea:	f7fb fcdf 	bl	8006cac <HAL_GetTick>
 800b2ee:	4602      	mov	r2, r0
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	1ad3      	subs	r3, r2, r3
 800b2f4:	2b02      	cmp	r3, #2
 800b2f6:	d901      	bls.n	800b2fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e10c      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2fc:	4b6a      	ldr	r3, [pc, #424]	; (800b4a8 <HAL_RCC_OscConfig+0x474>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b304:	2b00      	cmp	r3, #0
 800b306:	d0f0      	beq.n	800b2ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	689b      	ldr	r3, [r3, #8]
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d106      	bne.n	800b31e <HAL_RCC_OscConfig+0x2ea>
 800b310:	4b64      	ldr	r3, [pc, #400]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b314:	4a63      	ldr	r2, [pc, #396]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b316:	f043 0301 	orr.w	r3, r3, #1
 800b31a:	6713      	str	r3, [r2, #112]	; 0x70
 800b31c:	e01c      	b.n	800b358 <HAL_RCC_OscConfig+0x324>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	2b05      	cmp	r3, #5
 800b324:	d10c      	bne.n	800b340 <HAL_RCC_OscConfig+0x30c>
 800b326:	4b5f      	ldr	r3, [pc, #380]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b32a:	4a5e      	ldr	r2, [pc, #376]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b32c:	f043 0304 	orr.w	r3, r3, #4
 800b330:	6713      	str	r3, [r2, #112]	; 0x70
 800b332:	4b5c      	ldr	r3, [pc, #368]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b336:	4a5b      	ldr	r2, [pc, #364]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b338:	f043 0301 	orr.w	r3, r3, #1
 800b33c:	6713      	str	r3, [r2, #112]	; 0x70
 800b33e:	e00b      	b.n	800b358 <HAL_RCC_OscConfig+0x324>
 800b340:	4b58      	ldr	r3, [pc, #352]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b344:	4a57      	ldr	r2, [pc, #348]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b346:	f023 0301 	bic.w	r3, r3, #1
 800b34a:	6713      	str	r3, [r2, #112]	; 0x70
 800b34c:	4b55      	ldr	r3, [pc, #340]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b34e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b350:	4a54      	ldr	r2, [pc, #336]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b352:	f023 0304 	bic.w	r3, r3, #4
 800b356:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d015      	beq.n	800b38c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b360:	f7fb fca4 	bl	8006cac <HAL_GetTick>
 800b364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b366:	e00a      	b.n	800b37e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b368:	f7fb fca0 	bl	8006cac <HAL_GetTick>
 800b36c:	4602      	mov	r2, r0
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	1ad3      	subs	r3, r2, r3
 800b372:	f241 3288 	movw	r2, #5000	; 0x1388
 800b376:	4293      	cmp	r3, r2
 800b378:	d901      	bls.n	800b37e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b37a:	2303      	movs	r3, #3
 800b37c:	e0cb      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b37e:	4b49      	ldr	r3, [pc, #292]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b382:	f003 0302 	and.w	r3, r3, #2
 800b386:	2b00      	cmp	r3, #0
 800b388:	d0ee      	beq.n	800b368 <HAL_RCC_OscConfig+0x334>
 800b38a:	e014      	b.n	800b3b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b38c:	f7fb fc8e 	bl	8006cac <HAL_GetTick>
 800b390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b392:	e00a      	b.n	800b3aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b394:	f7fb fc8a 	bl	8006cac <HAL_GetTick>
 800b398:	4602      	mov	r2, r0
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	1ad3      	subs	r3, r2, r3
 800b39e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d901      	bls.n	800b3aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	e0b5      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3aa:	4b3e      	ldr	r3, [pc, #248]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b3ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3ae:	f003 0302 	and.w	r3, r3, #2
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d1ee      	bne.n	800b394 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b3b6:	7dfb      	ldrb	r3, [r7, #23]
 800b3b8:	2b01      	cmp	r3, #1
 800b3ba:	d105      	bne.n	800b3c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b3bc:	4b39      	ldr	r3, [pc, #228]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b3be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3c0:	4a38      	ldr	r2, [pc, #224]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b3c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b3c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	699b      	ldr	r3, [r3, #24]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f000 80a1 	beq.w	800b514 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b3d2:	4b34      	ldr	r3, [pc, #208]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b3d4:	689b      	ldr	r3, [r3, #8]
 800b3d6:	f003 030c 	and.w	r3, r3, #12
 800b3da:	2b08      	cmp	r3, #8
 800b3dc:	d05c      	beq.n	800b498 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	699b      	ldr	r3, [r3, #24]
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	d141      	bne.n	800b46a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3e6:	4b31      	ldr	r3, [pc, #196]	; (800b4ac <HAL_RCC_OscConfig+0x478>)
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3ec:	f7fb fc5e 	bl	8006cac <HAL_GetTick>
 800b3f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3f2:	e008      	b.n	800b406 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3f4:	f7fb fc5a 	bl	8006cac <HAL_GetTick>
 800b3f8:	4602      	mov	r2, r0
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	1ad3      	subs	r3, r2, r3
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	d901      	bls.n	800b406 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b402:	2303      	movs	r3, #3
 800b404:	e087      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b406:	4b27      	ldr	r3, [pc, #156]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d1f0      	bne.n	800b3f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	69da      	ldr	r2, [r3, #28]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6a1b      	ldr	r3, [r3, #32]
 800b41a:	431a      	orrs	r2, r3
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b420:	019b      	lsls	r3, r3, #6
 800b422:	431a      	orrs	r2, r3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b428:	085b      	lsrs	r3, r3, #1
 800b42a:	3b01      	subs	r3, #1
 800b42c:	041b      	lsls	r3, r3, #16
 800b42e:	431a      	orrs	r2, r3
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b434:	061b      	lsls	r3, r3, #24
 800b436:	491b      	ldr	r1, [pc, #108]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b438:	4313      	orrs	r3, r2
 800b43a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b43c:	4b1b      	ldr	r3, [pc, #108]	; (800b4ac <HAL_RCC_OscConfig+0x478>)
 800b43e:	2201      	movs	r2, #1
 800b440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b442:	f7fb fc33 	bl	8006cac <HAL_GetTick>
 800b446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b448:	e008      	b.n	800b45c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b44a:	f7fb fc2f 	bl	8006cac <HAL_GetTick>
 800b44e:	4602      	mov	r2, r0
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	2b02      	cmp	r3, #2
 800b456:	d901      	bls.n	800b45c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b458:	2303      	movs	r3, #3
 800b45a:	e05c      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b45c:	4b11      	ldr	r3, [pc, #68]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b464:	2b00      	cmp	r3, #0
 800b466:	d0f0      	beq.n	800b44a <HAL_RCC_OscConfig+0x416>
 800b468:	e054      	b.n	800b514 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b46a:	4b10      	ldr	r3, [pc, #64]	; (800b4ac <HAL_RCC_OscConfig+0x478>)
 800b46c:	2200      	movs	r2, #0
 800b46e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b470:	f7fb fc1c 	bl	8006cac <HAL_GetTick>
 800b474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b476:	e008      	b.n	800b48a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b478:	f7fb fc18 	bl	8006cac <HAL_GetTick>
 800b47c:	4602      	mov	r2, r0
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	1ad3      	subs	r3, r2, r3
 800b482:	2b02      	cmp	r3, #2
 800b484:	d901      	bls.n	800b48a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b486:	2303      	movs	r3, #3
 800b488:	e045      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b48a:	4b06      	ldr	r3, [pc, #24]	; (800b4a4 <HAL_RCC_OscConfig+0x470>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b492:	2b00      	cmp	r3, #0
 800b494:	d1f0      	bne.n	800b478 <HAL_RCC_OscConfig+0x444>
 800b496:	e03d      	b.n	800b514 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	699b      	ldr	r3, [r3, #24]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d107      	bne.n	800b4b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e038      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
 800b4a4:	40023800 	.word	0x40023800
 800b4a8:	40007000 	.word	0x40007000
 800b4ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b4b0:	4b1b      	ldr	r3, [pc, #108]	; (800b520 <HAL_RCC_OscConfig+0x4ec>)
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	699b      	ldr	r3, [r3, #24]
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d028      	beq.n	800b510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d121      	bne.n	800b510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d11a      	bne.n	800b510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	687a      	ldr	r2, [r7, #4]
 800b4e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b4e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d111      	bne.n	800b510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4f6:	085b      	lsrs	r3, r3, #1
 800b4f8:	3b01      	subs	r3, #1
 800b4fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d107      	bne.n	800b510 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b50a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d001      	beq.n	800b514 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800b510:	2301      	movs	r3, #1
 800b512:	e000      	b.n	800b516 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3718      	adds	r7, #24
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
 800b51e:	bf00      	nop
 800b520:	40023800 	.word	0x40023800

0800b524 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d101      	bne.n	800b538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b534:	2301      	movs	r3, #1
 800b536:	e0cc      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b538:	4b68      	ldr	r3, [pc, #416]	; (800b6dc <HAL_RCC_ClockConfig+0x1b8>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f003 0307 	and.w	r3, r3, #7
 800b540:	683a      	ldr	r2, [r7, #0]
 800b542:	429a      	cmp	r2, r3
 800b544:	d90c      	bls.n	800b560 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b546:	4b65      	ldr	r3, [pc, #404]	; (800b6dc <HAL_RCC_ClockConfig+0x1b8>)
 800b548:	683a      	ldr	r2, [r7, #0]
 800b54a:	b2d2      	uxtb	r2, r2
 800b54c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b54e:	4b63      	ldr	r3, [pc, #396]	; (800b6dc <HAL_RCC_ClockConfig+0x1b8>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f003 0307 	and.w	r3, r3, #7
 800b556:	683a      	ldr	r2, [r7, #0]
 800b558:	429a      	cmp	r2, r3
 800b55a:	d001      	beq.n	800b560 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b55c:	2301      	movs	r3, #1
 800b55e:	e0b8      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f003 0302 	and.w	r3, r3, #2
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d020      	beq.n	800b5ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f003 0304 	and.w	r3, r3, #4
 800b574:	2b00      	cmp	r3, #0
 800b576:	d005      	beq.n	800b584 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b578:	4b59      	ldr	r3, [pc, #356]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b57a:	689b      	ldr	r3, [r3, #8]
 800b57c:	4a58      	ldr	r2, [pc, #352]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b57e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b582:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f003 0308 	and.w	r3, r3, #8
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d005      	beq.n	800b59c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b590:	4b53      	ldr	r3, [pc, #332]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	4a52      	ldr	r2, [pc, #328]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b596:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b59a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b59c:	4b50      	ldr	r3, [pc, #320]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	494d      	ldr	r1, [pc, #308]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	f003 0301 	and.w	r3, r3, #1
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d044      	beq.n	800b644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d107      	bne.n	800b5d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b5c2:	4b47      	ldr	r3, [pc, #284]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d119      	bne.n	800b602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	e07f      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	2b02      	cmp	r3, #2
 800b5d8:	d003      	beq.n	800b5e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b5de:	2b03      	cmp	r3, #3
 800b5e0:	d107      	bne.n	800b5f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b5e2:	4b3f      	ldr	r3, [pc, #252]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d109      	bne.n	800b602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	e06f      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b5f2:	4b3b      	ldr	r3, [pc, #236]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f003 0302 	and.w	r3, r3, #2
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d101      	bne.n	800b602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5fe:	2301      	movs	r3, #1
 800b600:	e067      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b602:	4b37      	ldr	r3, [pc, #220]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b604:	689b      	ldr	r3, [r3, #8]
 800b606:	f023 0203 	bic.w	r2, r3, #3
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	4934      	ldr	r1, [pc, #208]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b610:	4313      	orrs	r3, r2
 800b612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b614:	f7fb fb4a 	bl	8006cac <HAL_GetTick>
 800b618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b61a:	e00a      	b.n	800b632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b61c:	f7fb fb46 	bl	8006cac <HAL_GetTick>
 800b620:	4602      	mov	r2, r0
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	1ad3      	subs	r3, r2, r3
 800b626:	f241 3288 	movw	r2, #5000	; 0x1388
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d901      	bls.n	800b632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b62e:	2303      	movs	r3, #3
 800b630:	e04f      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b632:	4b2b      	ldr	r3, [pc, #172]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b634:	689b      	ldr	r3, [r3, #8]
 800b636:	f003 020c 	and.w	r2, r3, #12
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	685b      	ldr	r3, [r3, #4]
 800b63e:	009b      	lsls	r3, r3, #2
 800b640:	429a      	cmp	r2, r3
 800b642:	d1eb      	bne.n	800b61c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b644:	4b25      	ldr	r3, [pc, #148]	; (800b6dc <HAL_RCC_ClockConfig+0x1b8>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f003 0307 	and.w	r3, r3, #7
 800b64c:	683a      	ldr	r2, [r7, #0]
 800b64e:	429a      	cmp	r2, r3
 800b650:	d20c      	bcs.n	800b66c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b652:	4b22      	ldr	r3, [pc, #136]	; (800b6dc <HAL_RCC_ClockConfig+0x1b8>)
 800b654:	683a      	ldr	r2, [r7, #0]
 800b656:	b2d2      	uxtb	r2, r2
 800b658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b65a:	4b20      	ldr	r3, [pc, #128]	; (800b6dc <HAL_RCC_ClockConfig+0x1b8>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	f003 0307 	and.w	r3, r3, #7
 800b662:	683a      	ldr	r2, [r7, #0]
 800b664:	429a      	cmp	r2, r3
 800b666:	d001      	beq.n	800b66c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b668:	2301      	movs	r3, #1
 800b66a:	e032      	b.n	800b6d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f003 0304 	and.w	r3, r3, #4
 800b674:	2b00      	cmp	r3, #0
 800b676:	d008      	beq.n	800b68a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b678:	4b19      	ldr	r3, [pc, #100]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	68db      	ldr	r3, [r3, #12]
 800b684:	4916      	ldr	r1, [pc, #88]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b686:	4313      	orrs	r3, r2
 800b688:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f003 0308 	and.w	r3, r3, #8
 800b692:	2b00      	cmp	r3, #0
 800b694:	d009      	beq.n	800b6aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b696:	4b12      	ldr	r3, [pc, #72]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	691b      	ldr	r3, [r3, #16]
 800b6a2:	00db      	lsls	r3, r3, #3
 800b6a4:	490e      	ldr	r1, [pc, #56]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b6aa:	f000 f821 	bl	800b6f0 <HAL_RCC_GetSysClockFreq>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	4b0b      	ldr	r3, [pc, #44]	; (800b6e0 <HAL_RCC_ClockConfig+0x1bc>)
 800b6b2:	689b      	ldr	r3, [r3, #8]
 800b6b4:	091b      	lsrs	r3, r3, #4
 800b6b6:	f003 030f 	and.w	r3, r3, #15
 800b6ba:	490a      	ldr	r1, [pc, #40]	; (800b6e4 <HAL_RCC_ClockConfig+0x1c0>)
 800b6bc:	5ccb      	ldrb	r3, [r1, r3]
 800b6be:	fa22 f303 	lsr.w	r3, r2, r3
 800b6c2:	4a09      	ldr	r2, [pc, #36]	; (800b6e8 <HAL_RCC_ClockConfig+0x1c4>)
 800b6c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b6c6:	4b09      	ldr	r3, [pc, #36]	; (800b6ec <HAL_RCC_ClockConfig+0x1c8>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f7fb faaa 	bl	8006c24 <HAL_InitTick>

  return HAL_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3710      	adds	r7, #16
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	40023c00 	.word	0x40023c00
 800b6e0:	40023800 	.word	0x40023800
 800b6e4:	080165cc 	.word	0x080165cc
 800b6e8:	20000018 	.word	0x20000018
 800b6ec:	20000060 	.word	0x20000060

0800b6f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b6f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6f4:	b094      	sub	sp, #80	; 0x50
 800b6f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	647b      	str	r3, [r7, #68]	; 0x44
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b700:	2300      	movs	r3, #0
 800b702:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800b704:	2300      	movs	r3, #0
 800b706:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b708:	4b79      	ldr	r3, [pc, #484]	; (800b8f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	f003 030c 	and.w	r3, r3, #12
 800b710:	2b08      	cmp	r3, #8
 800b712:	d00d      	beq.n	800b730 <HAL_RCC_GetSysClockFreq+0x40>
 800b714:	2b08      	cmp	r3, #8
 800b716:	f200 80e1 	bhi.w	800b8dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d002      	beq.n	800b724 <HAL_RCC_GetSysClockFreq+0x34>
 800b71e:	2b04      	cmp	r3, #4
 800b720:	d003      	beq.n	800b72a <HAL_RCC_GetSysClockFreq+0x3a>
 800b722:	e0db      	b.n	800b8dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b724:	4b73      	ldr	r3, [pc, #460]	; (800b8f4 <HAL_RCC_GetSysClockFreq+0x204>)
 800b726:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800b728:	e0db      	b.n	800b8e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b72a:	4b73      	ldr	r3, [pc, #460]	; (800b8f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800b72c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b72e:	e0d8      	b.n	800b8e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b730:	4b6f      	ldr	r3, [pc, #444]	; (800b8f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b738:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b73a:	4b6d      	ldr	r3, [pc, #436]	; (800b8f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b742:	2b00      	cmp	r3, #0
 800b744:	d063      	beq.n	800b80e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b746:	4b6a      	ldr	r3, [pc, #424]	; (800b8f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800b748:	685b      	ldr	r3, [r3, #4]
 800b74a:	099b      	lsrs	r3, r3, #6
 800b74c:	2200      	movs	r2, #0
 800b74e:	63bb      	str	r3, [r7, #56]	; 0x38
 800b750:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b758:	633b      	str	r3, [r7, #48]	; 0x30
 800b75a:	2300      	movs	r3, #0
 800b75c:	637b      	str	r3, [r7, #52]	; 0x34
 800b75e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800b762:	4622      	mov	r2, r4
 800b764:	462b      	mov	r3, r5
 800b766:	f04f 0000 	mov.w	r0, #0
 800b76a:	f04f 0100 	mov.w	r1, #0
 800b76e:	0159      	lsls	r1, r3, #5
 800b770:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b774:	0150      	lsls	r0, r2, #5
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	4621      	mov	r1, r4
 800b77c:	1a51      	subs	r1, r2, r1
 800b77e:	6139      	str	r1, [r7, #16]
 800b780:	4629      	mov	r1, r5
 800b782:	eb63 0301 	sbc.w	r3, r3, r1
 800b786:	617b      	str	r3, [r7, #20]
 800b788:	f04f 0200 	mov.w	r2, #0
 800b78c:	f04f 0300 	mov.w	r3, #0
 800b790:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b794:	4659      	mov	r1, fp
 800b796:	018b      	lsls	r3, r1, #6
 800b798:	4651      	mov	r1, sl
 800b79a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800b79e:	4651      	mov	r1, sl
 800b7a0:	018a      	lsls	r2, r1, #6
 800b7a2:	4651      	mov	r1, sl
 800b7a4:	ebb2 0801 	subs.w	r8, r2, r1
 800b7a8:	4659      	mov	r1, fp
 800b7aa:	eb63 0901 	sbc.w	r9, r3, r1
 800b7ae:	f04f 0200 	mov.w	r2, #0
 800b7b2:	f04f 0300 	mov.w	r3, #0
 800b7b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b7ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b7be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b7c2:	4690      	mov	r8, r2
 800b7c4:	4699      	mov	r9, r3
 800b7c6:	4623      	mov	r3, r4
 800b7c8:	eb18 0303 	adds.w	r3, r8, r3
 800b7cc:	60bb      	str	r3, [r7, #8]
 800b7ce:	462b      	mov	r3, r5
 800b7d0:	eb49 0303 	adc.w	r3, r9, r3
 800b7d4:	60fb      	str	r3, [r7, #12]
 800b7d6:	f04f 0200 	mov.w	r2, #0
 800b7da:	f04f 0300 	mov.w	r3, #0
 800b7de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800b7e2:	4629      	mov	r1, r5
 800b7e4:	024b      	lsls	r3, r1, #9
 800b7e6:	4621      	mov	r1, r4
 800b7e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800b7ec:	4621      	mov	r1, r4
 800b7ee:	024a      	lsls	r2, r1, #9
 800b7f0:	4610      	mov	r0, r2
 800b7f2:	4619      	mov	r1, r3
 800b7f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b7fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b7fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b800:	f7f5 fa22 	bl	8000c48 <__aeabi_uldivmod>
 800b804:	4602      	mov	r2, r0
 800b806:	460b      	mov	r3, r1
 800b808:	4613      	mov	r3, r2
 800b80a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b80c:	e058      	b.n	800b8c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b80e:	4b38      	ldr	r3, [pc, #224]	; (800b8f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800b810:	685b      	ldr	r3, [r3, #4]
 800b812:	099b      	lsrs	r3, r3, #6
 800b814:	2200      	movs	r2, #0
 800b816:	4618      	mov	r0, r3
 800b818:	4611      	mov	r1, r2
 800b81a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800b81e:	623b      	str	r3, [r7, #32]
 800b820:	2300      	movs	r3, #0
 800b822:	627b      	str	r3, [r7, #36]	; 0x24
 800b824:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800b828:	4642      	mov	r2, r8
 800b82a:	464b      	mov	r3, r9
 800b82c:	f04f 0000 	mov.w	r0, #0
 800b830:	f04f 0100 	mov.w	r1, #0
 800b834:	0159      	lsls	r1, r3, #5
 800b836:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b83a:	0150      	lsls	r0, r2, #5
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	4641      	mov	r1, r8
 800b842:	ebb2 0a01 	subs.w	sl, r2, r1
 800b846:	4649      	mov	r1, r9
 800b848:	eb63 0b01 	sbc.w	fp, r3, r1
 800b84c:	f04f 0200 	mov.w	r2, #0
 800b850:	f04f 0300 	mov.w	r3, #0
 800b854:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b858:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b85c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b860:	ebb2 040a 	subs.w	r4, r2, sl
 800b864:	eb63 050b 	sbc.w	r5, r3, fp
 800b868:	f04f 0200 	mov.w	r2, #0
 800b86c:	f04f 0300 	mov.w	r3, #0
 800b870:	00eb      	lsls	r3, r5, #3
 800b872:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b876:	00e2      	lsls	r2, r4, #3
 800b878:	4614      	mov	r4, r2
 800b87a:	461d      	mov	r5, r3
 800b87c:	4643      	mov	r3, r8
 800b87e:	18e3      	adds	r3, r4, r3
 800b880:	603b      	str	r3, [r7, #0]
 800b882:	464b      	mov	r3, r9
 800b884:	eb45 0303 	adc.w	r3, r5, r3
 800b888:	607b      	str	r3, [r7, #4]
 800b88a:	f04f 0200 	mov.w	r2, #0
 800b88e:	f04f 0300 	mov.w	r3, #0
 800b892:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b896:	4629      	mov	r1, r5
 800b898:	028b      	lsls	r3, r1, #10
 800b89a:	4621      	mov	r1, r4
 800b89c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	028a      	lsls	r2, r1, #10
 800b8a4:	4610      	mov	r0, r2
 800b8a6:	4619      	mov	r1, r3
 800b8a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	61bb      	str	r3, [r7, #24]
 800b8ae:	61fa      	str	r2, [r7, #28]
 800b8b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b8b4:	f7f5 f9c8 	bl	8000c48 <__aeabi_uldivmod>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	4613      	mov	r3, r2
 800b8be:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b8c0:	4b0b      	ldr	r3, [pc, #44]	; (800b8f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	0c1b      	lsrs	r3, r3, #16
 800b8c6:	f003 0303 	and.w	r3, r3, #3
 800b8ca:	3301      	adds	r3, #1
 800b8cc:	005b      	lsls	r3, r3, #1
 800b8ce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800b8d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b8d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b8da:	e002      	b.n	800b8e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b8dc:	4b05      	ldr	r3, [pc, #20]	; (800b8f4 <HAL_RCC_GetSysClockFreq+0x204>)
 800b8de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b8e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b8e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3750      	adds	r7, #80	; 0x50
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b8ee:	bf00      	nop
 800b8f0:	40023800 	.word	0x40023800
 800b8f4:	00f42400 	.word	0x00f42400
 800b8f8:	007a1200 	.word	0x007a1200

0800b8fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b900:	4b03      	ldr	r3, [pc, #12]	; (800b910 <HAL_RCC_GetHCLKFreq+0x14>)
 800b902:	681b      	ldr	r3, [r3, #0]
}
 800b904:	4618      	mov	r0, r3
 800b906:	46bd      	mov	sp, r7
 800b908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90c:	4770      	bx	lr
 800b90e:	bf00      	nop
 800b910:	20000018 	.word	0x20000018

0800b914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b918:	f7ff fff0 	bl	800b8fc <HAL_RCC_GetHCLKFreq>
 800b91c:	4602      	mov	r2, r0
 800b91e:	4b05      	ldr	r3, [pc, #20]	; (800b934 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b920:	689b      	ldr	r3, [r3, #8]
 800b922:	0a9b      	lsrs	r3, r3, #10
 800b924:	f003 0307 	and.w	r3, r3, #7
 800b928:	4903      	ldr	r1, [pc, #12]	; (800b938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b92a:	5ccb      	ldrb	r3, [r1, r3]
 800b92c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b930:	4618      	mov	r0, r3
 800b932:	bd80      	pop	{r7, pc}
 800b934:	40023800 	.word	0x40023800
 800b938:	080165dc 	.word	0x080165dc

0800b93c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b940:	f7ff ffdc 	bl	800b8fc <HAL_RCC_GetHCLKFreq>
 800b944:	4602      	mov	r2, r0
 800b946:	4b05      	ldr	r3, [pc, #20]	; (800b95c <HAL_RCC_GetPCLK2Freq+0x20>)
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	0b5b      	lsrs	r3, r3, #13
 800b94c:	f003 0307 	and.w	r3, r3, #7
 800b950:	4903      	ldr	r1, [pc, #12]	; (800b960 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b952:	5ccb      	ldrb	r3, [r1, r3]
 800b954:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b958:	4618      	mov	r0, r3
 800b95a:	bd80      	pop	{r7, pc}
 800b95c:	40023800 	.word	0x40023800
 800b960:	080165dc 	.word	0x080165dc

0800b964 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b086      	sub	sp, #24
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b96c:	2300      	movs	r3, #0
 800b96e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b970:	2300      	movs	r3, #0
 800b972:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f003 0301 	and.w	r3, r3, #1
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d105      	bne.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d035      	beq.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b98c:	4b62      	ldr	r3, [pc, #392]	; (800bb18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b98e:	2200      	movs	r2, #0
 800b990:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b992:	f7fb f98b 	bl	8006cac <HAL_GetTick>
 800b996:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b998:	e008      	b.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b99a:	f7fb f987 	bl	8006cac <HAL_GetTick>
 800b99e:	4602      	mov	r2, r0
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	1ad3      	subs	r3, r2, r3
 800b9a4:	2b02      	cmp	r3, #2
 800b9a6:	d901      	bls.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b9a8:	2303      	movs	r3, #3
 800b9aa:	e0b0      	b.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b9ac:	4b5b      	ldr	r3, [pc, #364]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d1f0      	bne.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	685b      	ldr	r3, [r3, #4]
 800b9bc:	019a      	lsls	r2, r3, #6
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	689b      	ldr	r3, [r3, #8]
 800b9c2:	071b      	lsls	r3, r3, #28
 800b9c4:	4955      	ldr	r1, [pc, #340]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9c6:	4313      	orrs	r3, r2
 800b9c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b9cc:	4b52      	ldr	r3, [pc, #328]	; (800bb18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b9d2:	f7fb f96b 	bl	8006cac <HAL_GetTick>
 800b9d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b9d8:	e008      	b.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b9da:	f7fb f967 	bl	8006cac <HAL_GetTick>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	1ad3      	subs	r3, r2, r3
 800b9e4:	2b02      	cmp	r3, #2
 800b9e6:	d901      	bls.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b9e8:	2303      	movs	r3, #3
 800b9ea:	e090      	b.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b9ec:	4b4b      	ldr	r3, [pc, #300]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d0f0      	beq.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f003 0302 	and.w	r3, r3, #2
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	f000 8083 	beq.w	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800ba06:	2300      	movs	r3, #0
 800ba08:	60fb      	str	r3, [r7, #12]
 800ba0a:	4b44      	ldr	r3, [pc, #272]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba0e:	4a43      	ldr	r2, [pc, #268]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba14:	6413      	str	r3, [r2, #64]	; 0x40
 800ba16:	4b41      	ldr	r3, [pc, #260]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba1e:	60fb      	str	r3, [r7, #12]
 800ba20:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800ba22:	4b3f      	ldr	r3, [pc, #252]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a3e      	ldr	r2, [pc, #248]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800ba28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba2c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ba2e:	f7fb f93d 	bl	8006cac <HAL_GetTick>
 800ba32:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ba34:	e008      	b.n	800ba48 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800ba36:	f7fb f939 	bl	8006cac <HAL_GetTick>
 800ba3a:	4602      	mov	r2, r0
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	1ad3      	subs	r3, r2, r3
 800ba40:	2b02      	cmp	r3, #2
 800ba42:	d901      	bls.n	800ba48 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800ba44:	2303      	movs	r3, #3
 800ba46:	e062      	b.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ba48:	4b35      	ldr	r3, [pc, #212]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d0f0      	beq.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800ba54:	4b31      	ldr	r3, [pc, #196]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba5c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d02f      	beq.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba6c:	693a      	ldr	r2, [r7, #16]
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	d028      	beq.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba72:	4b2a      	ldr	r3, [pc, #168]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba7a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800ba7c:	4b29      	ldr	r3, [pc, #164]	; (800bb24 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800ba7e:	2201      	movs	r2, #1
 800ba80:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800ba82:	4b28      	ldr	r3, [pc, #160]	; (800bb24 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800ba84:	2200      	movs	r2, #0
 800ba86:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800ba88:	4a24      	ldr	r2, [pc, #144]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800ba8e:	4b23      	ldr	r3, [pc, #140]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba92:	f003 0301 	and.w	r3, r3, #1
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d114      	bne.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800ba9a:	f7fb f907 	bl	8006cac <HAL_GetTick>
 800ba9e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800baa0:	e00a      	b.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800baa2:	f7fb f903 	bl	8006cac <HAL_GetTick>
 800baa6:	4602      	mov	r2, r0
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	1ad3      	subs	r3, r2, r3
 800baac:	f241 3288 	movw	r2, #5000	; 0x1388
 800bab0:	4293      	cmp	r3, r2
 800bab2:	d901      	bls.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800bab4:	2303      	movs	r3, #3
 800bab6:	e02a      	b.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bab8:	4b18      	ldr	r3, [pc, #96]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800baba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800babc:	f003 0302 	and.w	r3, r3, #2
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d0ee      	beq.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	68db      	ldr	r3, [r3, #12]
 800bac8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bacc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bad0:	d10d      	bne.n	800baee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800bad2:	4b12      	ldr	r3, [pc, #72]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bad4:	689b      	ldr	r3, [r3, #8]
 800bad6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	68db      	ldr	r3, [r3, #12]
 800bade:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800bae2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bae6:	490d      	ldr	r1, [pc, #52]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bae8:	4313      	orrs	r3, r2
 800baea:	608b      	str	r3, [r1, #8]
 800baec:	e005      	b.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x196>
 800baee:	4b0b      	ldr	r3, [pc, #44]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800baf0:	689b      	ldr	r3, [r3, #8]
 800baf2:	4a0a      	ldr	r2, [pc, #40]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800baf4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800baf8:	6093      	str	r3, [r2, #8]
 800bafa:	4b08      	ldr	r3, [pc, #32]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bafc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	68db      	ldr	r3, [r3, #12]
 800bb02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bb06:	4905      	ldr	r1, [pc, #20]	; (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3718      	adds	r7, #24
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop
 800bb18:	42470068 	.word	0x42470068
 800bb1c:	40023800 	.word	0x40023800
 800bb20:	40007000 	.word	0x40007000
 800bb24:	42470e40 	.word	0x42470e40

0800bb28 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b085      	sub	sp, #20
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2203      	movs	r2, #3
 800bb34:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800bb36:	4b11      	ldr	r3, [pc, #68]	; (800bb7c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800bb38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb3c:	099b      	lsrs	r3, r3, #6
 800bb3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bb46:	4b0d      	ldr	r3, [pc, #52]	; (800bb7c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800bb48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb4c:	0f1b      	lsrs	r3, r3, #28
 800bb4e:	f003 0207 	and.w	r2, r3, #7
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800bb56:	4b09      	ldr	r3, [pc, #36]	; (800bb7c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800bb58:	689b      	ldr	r3, [r3, #8]
 800bb5a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800bb5e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800bb60:	4b06      	ldr	r3, [pc, #24]	; (800bb7c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800bb62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb64:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	431a      	orrs	r2, r3
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800bb70:	bf00      	nop
 800bb72:	3714      	adds	r7, #20
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr
 800bb7c:	40023800 	.word	0x40023800

0800bb80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b087      	sub	sp, #28
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800bb90:	2300      	movs	r3, #0
 800bb92:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800bb94:	2300      	movs	r3, #0
 800bb96:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d13e      	bne.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800bb9e:	4b23      	ldr	r3, [pc, #140]	; (800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bba0:	689b      	ldr	r3, [r3, #8]
 800bba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bba6:	60fb      	str	r3, [r7, #12]
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d005      	beq.n	800bbba <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d12f      	bne.n	800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800bbb4:	4b1e      	ldr	r3, [pc, #120]	; (800bc30 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800bbb6:	617b      	str	r3, [r7, #20]
          break;
 800bbb8:	e02f      	b.n	800bc1a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800bbba:	4b1c      	ldr	r3, [pc, #112]	; (800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bbbc:	685b      	ldr	r3, [r3, #4]
 800bbbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bbc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bbc6:	d108      	bne.n	800bbda <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bbc8:	4b18      	ldr	r3, [pc, #96]	; (800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bbd0:	4a18      	ldr	r2, [pc, #96]	; (800bc34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800bbd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbd6:	613b      	str	r3, [r7, #16]
 800bbd8:	e007      	b.n	800bbea <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bbda:	4b14      	ldr	r3, [pc, #80]	; (800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bbe2:	4a15      	ldr	r2, [pc, #84]	; (800bc38 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800bbe4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbe8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800bbea:	4b10      	ldr	r3, [pc, #64]	; (800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bbec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bbf0:	099b      	lsrs	r3, r3, #6
 800bbf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bbf6:	693b      	ldr	r3, [r7, #16]
 800bbf8:	fb02 f303 	mul.w	r3, r2, r3
 800bbfc:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800bbfe:	4b0b      	ldr	r3, [pc, #44]	; (800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bc00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc04:	0f1b      	lsrs	r3, r3, #28
 800bc06:	f003 0307 	and.w	r3, r3, #7
 800bc0a:	68ba      	ldr	r2, [r7, #8]
 800bc0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc10:	617b      	str	r3, [r7, #20]
          break;
 800bc12:	e002      	b.n	800bc1a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800bc14:	2300      	movs	r3, #0
 800bc16:	617b      	str	r3, [r7, #20]
          break;
 800bc18:	bf00      	nop
        }
      }
      break;
 800bc1a:	bf00      	nop
    }
  }
  return frequency;
 800bc1c:	697b      	ldr	r3, [r7, #20]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	371c      	adds	r7, #28
 800bc22:	46bd      	mov	sp, r7
 800bc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop
 800bc2c:	40023800 	.word	0x40023800
 800bc30:	00bb8000 	.word	0x00bb8000
 800bc34:	007a1200 	.word	0x007a1200
 800bc38:	00f42400 	.word	0x00f42400

0800bc3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b082      	sub	sp, #8
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d101      	bne.n	800bc4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	e07b      	b.n	800bd46 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d108      	bne.n	800bc68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc5e:	d009      	beq.n	800bc74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2200      	movs	r2, #0
 800bc64:	61da      	str	r2, [r3, #28]
 800bc66:	e005      	b.n	800bc74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d106      	bne.n	800bc94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f7f6 fd66 	bl	8002760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2202      	movs	r2, #2
 800bc98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	681a      	ldr	r2, [r3, #0]
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bcaa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	689b      	ldr	r3, [r3, #8]
 800bcb8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800bcbc:	431a      	orrs	r2, r3
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	68db      	ldr	r3, [r3, #12]
 800bcc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bcc6:	431a      	orrs	r2, r3
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	691b      	ldr	r3, [r3, #16]
 800bccc:	f003 0302 	and.w	r3, r3, #2
 800bcd0:	431a      	orrs	r2, r3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	695b      	ldr	r3, [r3, #20]
 800bcd6:	f003 0301 	and.w	r3, r3, #1
 800bcda:	431a      	orrs	r2, r3
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	699b      	ldr	r3, [r3, #24]
 800bce0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bce4:	431a      	orrs	r2, r3
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	69db      	ldr	r3, [r3, #28]
 800bcea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bcee:	431a      	orrs	r2, r3
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6a1b      	ldr	r3, [r3, #32]
 800bcf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcf8:	ea42 0103 	orr.w	r1, r2, r3
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd00:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	430a      	orrs	r2, r1
 800bd0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	699b      	ldr	r3, [r3, #24]
 800bd10:	0c1b      	lsrs	r3, r3, #16
 800bd12:	f003 0104 	and.w	r1, r3, #4
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd1a:	f003 0210 	and.w	r2, r3, #16
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	430a      	orrs	r2, r1
 800bd24:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	69da      	ldr	r2, [r3, #28]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bd34:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2201      	movs	r2, #1
 800bd40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800bd44:	2300      	movs	r3, #0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3708      	adds	r7, #8
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b088      	sub	sp, #32
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	60f8      	str	r0, [r7, #12]
 800bd56:	60b9      	str	r1, [r7, #8]
 800bd58:	603b      	str	r3, [r7, #0]
 800bd5a:	4613      	mov	r3, r2
 800bd5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bd68:	2b01      	cmp	r3, #1
 800bd6a:	d101      	bne.n	800bd70 <HAL_SPI_Transmit+0x22>
 800bd6c:	2302      	movs	r3, #2
 800bd6e:	e126      	b.n	800bfbe <HAL_SPI_Transmit+0x270>
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2201      	movs	r2, #1
 800bd74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd78:	f7fa ff98 	bl	8006cac <HAL_GetTick>
 800bd7c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800bd7e:	88fb      	ldrh	r3, [r7, #6]
 800bd80:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	d002      	beq.n	800bd94 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800bd8e:	2302      	movs	r3, #2
 800bd90:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bd92:	e10b      	b.n	800bfac <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d002      	beq.n	800bda0 <HAL_SPI_Transmit+0x52>
 800bd9a:	88fb      	ldrh	r3, [r7, #6]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d102      	bne.n	800bda6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bda0:	2301      	movs	r3, #1
 800bda2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bda4:	e102      	b.n	800bfac <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2203      	movs	r2, #3
 800bdaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	68ba      	ldr	r2, [r7, #8]
 800bdb8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	88fa      	ldrh	r2, [r7, #6]
 800bdbe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	88fa      	ldrh	r2, [r7, #6]
 800bdc4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	2200      	movs	r2, #0
 800bddc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	2200      	movs	r2, #0
 800bde2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	689b      	ldr	r3, [r3, #8]
 800bde8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bdec:	d10f      	bne.n	800be0e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	681a      	ldr	r2, [r3, #0]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bdfc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	681a      	ldr	r2, [r3, #0]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800be0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be18:	2b40      	cmp	r3, #64	; 0x40
 800be1a:	d007      	beq.n	800be2c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	681a      	ldr	r2, [r3, #0]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be34:	d14b      	bne.n	800bece <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	685b      	ldr	r3, [r3, #4]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d002      	beq.n	800be44 <HAL_SPI_Transmit+0xf6>
 800be3e:	8afb      	ldrh	r3, [r7, #22]
 800be40:	2b01      	cmp	r3, #1
 800be42:	d13e      	bne.n	800bec2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be48:	881a      	ldrh	r2, [r3, #0]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be54:	1c9a      	adds	r2, r3, #2
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be5e:	b29b      	uxth	r3, r3
 800be60:	3b01      	subs	r3, #1
 800be62:	b29a      	uxth	r2, r3
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800be68:	e02b      	b.n	800bec2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	f003 0302 	and.w	r3, r3, #2
 800be74:	2b02      	cmp	r3, #2
 800be76:	d112      	bne.n	800be9e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be7c:	881a      	ldrh	r2, [r3, #0]
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be88:	1c9a      	adds	r2, r3, #2
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be92:	b29b      	uxth	r3, r3
 800be94:	3b01      	subs	r3, #1
 800be96:	b29a      	uxth	r2, r3
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	86da      	strh	r2, [r3, #54]	; 0x36
 800be9c:	e011      	b.n	800bec2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be9e:	f7fa ff05 	bl	8006cac <HAL_GetTick>
 800bea2:	4602      	mov	r2, r0
 800bea4:	69bb      	ldr	r3, [r7, #24]
 800bea6:	1ad3      	subs	r3, r2, r3
 800bea8:	683a      	ldr	r2, [r7, #0]
 800beaa:	429a      	cmp	r2, r3
 800beac:	d803      	bhi.n	800beb6 <HAL_SPI_Transmit+0x168>
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beb4:	d102      	bne.n	800bebc <HAL_SPI_Transmit+0x16e>
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d102      	bne.n	800bec2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800bebc:	2303      	movs	r3, #3
 800bebe:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bec0:	e074      	b.n	800bfac <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d1ce      	bne.n	800be6a <HAL_SPI_Transmit+0x11c>
 800becc:	e04c      	b.n	800bf68 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d002      	beq.n	800bedc <HAL_SPI_Transmit+0x18e>
 800bed6:	8afb      	ldrh	r3, [r7, #22]
 800bed8:	2b01      	cmp	r3, #1
 800beda:	d140      	bne.n	800bf5e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	330c      	adds	r3, #12
 800bee6:	7812      	ldrb	r2, [r2, #0]
 800bee8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beee:	1c5a      	adds	r2, r3, #1
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bef8:	b29b      	uxth	r3, r3
 800befa:	3b01      	subs	r3, #1
 800befc:	b29a      	uxth	r2, r3
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800bf02:	e02c      	b.n	800bf5e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	689b      	ldr	r3, [r3, #8]
 800bf0a:	f003 0302 	and.w	r3, r3, #2
 800bf0e:	2b02      	cmp	r3, #2
 800bf10:	d113      	bne.n	800bf3a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	330c      	adds	r3, #12
 800bf1c:	7812      	ldrb	r2, [r2, #0]
 800bf1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf24:	1c5a      	adds	r2, r3, #1
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf2e:	b29b      	uxth	r3, r3
 800bf30:	3b01      	subs	r3, #1
 800bf32:	b29a      	uxth	r2, r3
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	86da      	strh	r2, [r3, #54]	; 0x36
 800bf38:	e011      	b.n	800bf5e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf3a:	f7fa feb7 	bl	8006cac <HAL_GetTick>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	69bb      	ldr	r3, [r7, #24]
 800bf42:	1ad3      	subs	r3, r2, r3
 800bf44:	683a      	ldr	r2, [r7, #0]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d803      	bhi.n	800bf52 <HAL_SPI_Transmit+0x204>
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf50:	d102      	bne.n	800bf58 <HAL_SPI_Transmit+0x20a>
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d102      	bne.n	800bf5e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800bf58:	2303      	movs	r3, #3
 800bf5a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bf5c:	e026      	b.n	800bfac <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf62:	b29b      	uxth	r3, r3
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d1cd      	bne.n	800bf04 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bf68:	69ba      	ldr	r2, [r7, #24]
 800bf6a:	6839      	ldr	r1, [r7, #0]
 800bf6c:	68f8      	ldr	r0, [r7, #12]
 800bf6e:	f000 fb09 	bl	800c584 <SPI_EndRxTxTransaction>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d002      	beq.n	800bf7e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2220      	movs	r2, #32
 800bf7c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d10a      	bne.n	800bf9c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf86:	2300      	movs	r3, #0
 800bf88:	613b      	str	r3, [r7, #16]
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	68db      	ldr	r3, [r3, #12]
 800bf90:	613b      	str	r3, [r7, #16]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	689b      	ldr	r3, [r3, #8]
 800bf98:	613b      	str	r3, [r7, #16]
 800bf9a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d002      	beq.n	800bfaa <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	77fb      	strb	r3, [r7, #31]
 800bfa8:	e000      	b.n	800bfac <HAL_SPI_Transmit+0x25e>
  }

error:
 800bfaa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bfbc:	7ffb      	ldrb	r3, [r7, #31]
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3720      	adds	r7, #32
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
	...

0800bfc8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b086      	sub	sp, #24
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	60f8      	str	r0, [r7, #12]
 800bfd0:	60b9      	str	r1, [r7, #8]
 800bfd2:	4613      	mov	r3, r2
 800bfd4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d101      	bne.n	800bfe8 <HAL_SPI_Transmit_DMA+0x20>
 800bfe4:	2302      	movs	r3, #2
 800bfe6:	e09b      	b.n	800c120 <HAL_SPI_Transmit_DMA+0x158>
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2201      	movs	r2, #1
 800bfec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	d002      	beq.n	800c002 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800bffc:	2302      	movs	r3, #2
 800bffe:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c000:	e089      	b.n	800c116 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d002      	beq.n	800c00e <HAL_SPI_Transmit_DMA+0x46>
 800c008:	88fb      	ldrh	r3, [r7, #6]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d102      	bne.n	800c014 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800c00e:	2301      	movs	r3, #1
 800c010:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c012:	e080      	b.n	800c116 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	2203      	movs	r2, #3
 800c018:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2200      	movs	r2, #0
 800c020:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	68ba      	ldr	r2, [r7, #8]
 800c026:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	88fa      	ldrh	r2, [r7, #6]
 800c02c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	88fa      	ldrh	r2, [r7, #6]
 800c032:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	2200      	movs	r2, #0
 800c038:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	2200      	movs	r2, #0
 800c03e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	2200      	movs	r2, #0
 800c044:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2200      	movs	r2, #0
 800c04a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2200      	movs	r2, #0
 800c050:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	689b      	ldr	r3, [r3, #8]
 800c056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c05a:	d10f      	bne.n	800c07c <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c06a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c07a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c080:	4a29      	ldr	r2, [pc, #164]	; (800c128 <HAL_SPI_Transmit_DMA+0x160>)
 800c082:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c088:	4a28      	ldr	r2, [pc, #160]	; (800c12c <HAL_SPI_Transmit_DMA+0x164>)
 800c08a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c090:	4a27      	ldr	r2, [pc, #156]	; (800c130 <HAL_SPI_Transmit_DMA+0x168>)
 800c092:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c098:	2200      	movs	r2, #0
 800c09a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	330c      	adds	r3, #12
 800c0ac:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0b2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c0b4:	f7fb f864 	bl	8007180 <HAL_DMA_Start_IT>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d00c      	beq.n	800c0d8 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0c2:	f043 0210 	orr.w	r2, r3, #16
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800c0d6:	e01e      	b.n	800c116 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0e2:	2b40      	cmp	r3, #64	; 0x40
 800c0e4:	d007      	beq.n	800c0f6 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	681a      	ldr	r2, [r3, #0]
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c0f4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	685a      	ldr	r2, [r3, #4]
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	f042 0220 	orr.w	r2, r2, #32
 800c104:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	685a      	ldr	r2, [r3, #4]
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f042 0202 	orr.w	r2, r2, #2
 800c114:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2200      	movs	r2, #0
 800c11a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c11e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c120:	4618      	mov	r0, r3
 800c122:	3718      	adds	r7, #24
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	0800c3f1 	.word	0x0800c3f1
 800c12c:	0800c349 	.word	0x0800c349
 800c130:	0800c40d 	.word	0x0800c40d

0800c134 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b088      	sub	sp, #32
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	685b      	ldr	r3, [r3, #4]
 800c142:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	689b      	ldr	r3, [r3, #8]
 800c14a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c14c:	69bb      	ldr	r3, [r7, #24]
 800c14e:	099b      	lsrs	r3, r3, #6
 800c150:	f003 0301 	and.w	r3, r3, #1
 800c154:	2b00      	cmp	r3, #0
 800c156:	d10f      	bne.n	800c178 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00a      	beq.n	800c178 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c162:	69fb      	ldr	r3, [r7, #28]
 800c164:	099b      	lsrs	r3, r3, #6
 800c166:	f003 0301 	and.w	r3, r3, #1
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d004      	beq.n	800c178 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	4798      	blx	r3
    return;
 800c176:	e0d7      	b.n	800c328 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c178:	69bb      	ldr	r3, [r7, #24]
 800c17a:	085b      	lsrs	r3, r3, #1
 800c17c:	f003 0301 	and.w	r3, r3, #1
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00a      	beq.n	800c19a <HAL_SPI_IRQHandler+0x66>
 800c184:	69fb      	ldr	r3, [r7, #28]
 800c186:	09db      	lsrs	r3, r3, #7
 800c188:	f003 0301 	and.w	r3, r3, #1
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d004      	beq.n	800c19a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	4798      	blx	r3
    return;
 800c198:	e0c6      	b.n	800c328 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	095b      	lsrs	r3, r3, #5
 800c19e:	f003 0301 	and.w	r3, r3, #1
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d10c      	bne.n	800c1c0 <HAL_SPI_IRQHandler+0x8c>
 800c1a6:	69bb      	ldr	r3, [r7, #24]
 800c1a8:	099b      	lsrs	r3, r3, #6
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d106      	bne.n	800c1c0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c1b2:	69bb      	ldr	r3, [r7, #24]
 800c1b4:	0a1b      	lsrs	r3, r3, #8
 800c1b6:	f003 0301 	and.w	r3, r3, #1
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	f000 80b4 	beq.w	800c328 <HAL_SPI_IRQHandler+0x1f4>
 800c1c0:	69fb      	ldr	r3, [r7, #28]
 800c1c2:	095b      	lsrs	r3, r3, #5
 800c1c4:	f003 0301 	and.w	r3, r3, #1
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	f000 80ad 	beq.w	800c328 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c1ce:	69bb      	ldr	r3, [r7, #24]
 800c1d0:	099b      	lsrs	r3, r3, #6
 800c1d2:	f003 0301 	and.w	r3, r3, #1
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d023      	beq.n	800c222 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1e0:	b2db      	uxtb	r3, r3
 800c1e2:	2b03      	cmp	r3, #3
 800c1e4:	d011      	beq.n	800c20a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1ea:	f043 0204 	orr.w	r2, r3, #4
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	617b      	str	r3, [r7, #20]
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	617b      	str	r3, [r7, #20]
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	689b      	ldr	r3, [r3, #8]
 800c204:	617b      	str	r3, [r7, #20]
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	e00b      	b.n	800c222 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c20a:	2300      	movs	r3, #0
 800c20c:	613b      	str	r3, [r7, #16]
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	68db      	ldr	r3, [r3, #12]
 800c214:	613b      	str	r3, [r7, #16]
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	689b      	ldr	r3, [r3, #8]
 800c21c:	613b      	str	r3, [r7, #16]
 800c21e:	693b      	ldr	r3, [r7, #16]
        return;
 800c220:	e082      	b.n	800c328 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	095b      	lsrs	r3, r3, #5
 800c226:	f003 0301 	and.w	r3, r3, #1
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d014      	beq.n	800c258 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c232:	f043 0201 	orr.w	r2, r3, #1
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c23a:	2300      	movs	r3, #0
 800c23c:	60fb      	str	r3, [r7, #12]
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	689b      	ldr	r3, [r3, #8]
 800c244:	60fb      	str	r3, [r7, #12]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c254:	601a      	str	r2, [r3, #0]
 800c256:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	0a1b      	lsrs	r3, r3, #8
 800c25c:	f003 0301 	and.w	r3, r3, #1
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00c      	beq.n	800c27e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c268:	f043 0208 	orr.w	r2, r3, #8
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c270:	2300      	movs	r3, #0
 800c272:	60bb      	str	r3, [r7, #8]
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	60bb      	str	r3, [r7, #8]
 800c27c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c282:	2b00      	cmp	r3, #0
 800c284:	d04f      	beq.n	800c326 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	685a      	ldr	r2, [r3, #4]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c294:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2201      	movs	r2, #1
 800c29a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c29e:	69fb      	ldr	r3, [r7, #28]
 800c2a0:	f003 0302 	and.w	r3, r3, #2
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d104      	bne.n	800c2b2 <HAL_SPI_IRQHandler+0x17e>
 800c2a8:	69fb      	ldr	r3, [r7, #28]
 800c2aa:	f003 0301 	and.w	r3, r3, #1
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d034      	beq.n	800c31c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	685a      	ldr	r2, [r3, #4]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f022 0203 	bic.w	r2, r2, #3
 800c2c0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d011      	beq.n	800c2ee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2ce:	4a18      	ldr	r2, [pc, #96]	; (800c330 <HAL_SPI_IRQHandler+0x1fc>)
 800c2d0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f7fa ffaa 	bl	8007230 <HAL_DMA_Abort_IT>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d005      	beq.n	800c2ee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d016      	beq.n	800c324 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2fa:	4a0d      	ldr	r2, [pc, #52]	; (800c330 <HAL_SPI_IRQHandler+0x1fc>)
 800c2fc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c302:	4618      	mov	r0, r3
 800c304:	f7fa ff94 	bl	8007230 <HAL_DMA_Abort_IT>
 800c308:	4603      	mov	r3, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d00a      	beq.n	800c324 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c312:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c31a:	e003      	b.n	800c324 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c31c:	6878      	ldr	r0, [r7, #4]
 800c31e:	f7f7 fd43 	bl	8003da8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c322:	e000      	b.n	800c326 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c324:	bf00      	nop
    return;
 800c326:	bf00      	nop
  }
}
 800c328:	3720      	adds	r7, #32
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	0800c44d 	.word	0x0800c44d

0800c334 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c334:	b480      	push	{r7}
 800c336:	b083      	sub	sp, #12
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c33c:	bf00      	nop
 800c33e:	370c      	adds	r7, #12
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b086      	sub	sp, #24
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c354:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c356:	f7fa fca9 	bl	8006cac <HAL_GetTick>
 800c35a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c36a:	d03b      	beq.n	800c3e4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	685a      	ldr	r2, [r3, #4]
 800c372:	697b      	ldr	r3, [r7, #20]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f022 0220 	bic.w	r2, r2, #32
 800c37a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	685a      	ldr	r2, [r3, #4]
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f022 0202 	bic.w	r2, r2, #2
 800c38a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c38c:	693a      	ldr	r2, [r7, #16]
 800c38e:	2164      	movs	r1, #100	; 0x64
 800c390:	6978      	ldr	r0, [r7, #20]
 800c392:	f000 f8f7 	bl	800c584 <SPI_EndRxTxTransaction>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d005      	beq.n	800c3a8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3a0:	f043 0220 	orr.w	r2, r3, #32
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	689b      	ldr	r3, [r3, #8]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d10a      	bne.n	800c3c6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	60fb      	str	r3, [r7, #12]
 800c3b4:	697b      	ldr	r3, [r7, #20]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	68db      	ldr	r3, [r3, #12]
 800c3ba:	60fb      	str	r3, [r7, #12]
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	60fb      	str	r3, [r7, #12]
 800c3c4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d003      	beq.n	800c3e4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c3dc:	6978      	ldr	r0, [r7, #20]
 800c3de:	f7f7 fce3 	bl	8003da8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c3e2:	e002      	b.n	800c3ea <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800c3e4:	6978      	ldr	r0, [r7, #20]
 800c3e6:	f7f7 fcf5 	bl	8003dd4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c3ea:	3718      	adds	r7, #24
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}

0800c3f0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b084      	sub	sp, #16
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3fc:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f7ff ff98 	bl	800c334 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c404:	bf00      	nop
 800c406:	3710      	adds	r7, #16
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}

0800c40c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b084      	sub	sp, #16
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c418:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	685a      	ldr	r2, [r3, #4]
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f022 0203 	bic.w	r2, r2, #3
 800c428:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c42e:	f043 0210 	orr.w	r2, r3, #16
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2201      	movs	r2, #1
 800c43a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c43e:	68f8      	ldr	r0, [r7, #12]
 800c440:	f7f7 fcb2 	bl	8003da8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c444:	bf00      	nop
 800c446:	3710      	adds	r7, #16
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}

0800c44c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b084      	sub	sp, #16
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c458:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2200      	movs	r2, #0
 800c45e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	2200      	movs	r2, #0
 800c464:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c466:	68f8      	ldr	r0, [r7, #12]
 800c468:	f7f7 fc9e 	bl	8003da8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c46c:	bf00      	nop
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b088      	sub	sp, #32
 800c478:	af00      	add	r7, sp, #0
 800c47a:	60f8      	str	r0, [r7, #12]
 800c47c:	60b9      	str	r1, [r7, #8]
 800c47e:	603b      	str	r3, [r7, #0]
 800c480:	4613      	mov	r3, r2
 800c482:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c484:	f7fa fc12 	bl	8006cac <HAL_GetTick>
 800c488:	4602      	mov	r2, r0
 800c48a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c48c:	1a9b      	subs	r3, r3, r2
 800c48e:	683a      	ldr	r2, [r7, #0]
 800c490:	4413      	add	r3, r2
 800c492:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c494:	f7fa fc0a 	bl	8006cac <HAL_GetTick>
 800c498:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c49a:	4b39      	ldr	r3, [pc, #228]	; (800c580 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	015b      	lsls	r3, r3, #5
 800c4a0:	0d1b      	lsrs	r3, r3, #20
 800c4a2:	69fa      	ldr	r2, [r7, #28]
 800c4a4:	fb02 f303 	mul.w	r3, r2, r3
 800c4a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c4aa:	e054      	b.n	800c556 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b2:	d050      	beq.n	800c556 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c4b4:	f7fa fbfa 	bl	8006cac <HAL_GetTick>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	69bb      	ldr	r3, [r7, #24]
 800c4bc:	1ad3      	subs	r3, r2, r3
 800c4be:	69fa      	ldr	r2, [r7, #28]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d902      	bls.n	800c4ca <SPI_WaitFlagStateUntilTimeout+0x56>
 800c4c4:	69fb      	ldr	r3, [r7, #28]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d13d      	bne.n	800c546 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	685a      	ldr	r2, [r3, #4]
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c4d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	685b      	ldr	r3, [r3, #4]
 800c4de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c4e2:	d111      	bne.n	800c508 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	689b      	ldr	r3, [r3, #8]
 800c4e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c4ec:	d004      	beq.n	800c4f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4f6:	d107      	bne.n	800c508 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	681a      	ldr	r2, [r3, #0]
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c506:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c50c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c510:	d10f      	bne.n	800c532 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	681a      	ldr	r2, [r3, #0]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c520:	601a      	str	r2, [r3, #0]
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	681a      	ldr	r2, [r3, #0]
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c530:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	2201      	movs	r2, #1
 800c536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2200      	movs	r2, #0
 800c53e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c542:	2303      	movs	r3, #3
 800c544:	e017      	b.n	800c576 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d101      	bne.n	800c550 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c54c:	2300      	movs	r3, #0
 800c54e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c550:	697b      	ldr	r3, [r7, #20]
 800c552:	3b01      	subs	r3, #1
 800c554:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	689a      	ldr	r2, [r3, #8]
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	4013      	ands	r3, r2
 800c560:	68ba      	ldr	r2, [r7, #8]
 800c562:	429a      	cmp	r2, r3
 800c564:	bf0c      	ite	eq
 800c566:	2301      	moveq	r3, #1
 800c568:	2300      	movne	r3, #0
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	461a      	mov	r2, r3
 800c56e:	79fb      	ldrb	r3, [r7, #7]
 800c570:	429a      	cmp	r2, r3
 800c572:	d19b      	bne.n	800c4ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c574:	2300      	movs	r3, #0
}
 800c576:	4618      	mov	r0, r3
 800c578:	3720      	adds	r7, #32
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	20000018 	.word	0x20000018

0800c584 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b088      	sub	sp, #32
 800c588:	af02      	add	r7, sp, #8
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c590:	4b1b      	ldr	r3, [pc, #108]	; (800c600 <SPI_EndRxTxTransaction+0x7c>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	4a1b      	ldr	r2, [pc, #108]	; (800c604 <SPI_EndRxTxTransaction+0x80>)
 800c596:	fba2 2303 	umull	r2, r3, r2, r3
 800c59a:	0d5b      	lsrs	r3, r3, #21
 800c59c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c5a0:	fb02 f303 	mul.w	r3, r2, r3
 800c5a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c5ae:	d112      	bne.n	800c5d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	9300      	str	r3, [sp, #0]
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	2180      	movs	r1, #128	; 0x80
 800c5ba:	68f8      	ldr	r0, [r7, #12]
 800c5bc:	f7ff ff5a 	bl	800c474 <SPI_WaitFlagStateUntilTimeout>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d016      	beq.n	800c5f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5ca:	f043 0220 	orr.w	r2, r3, #32
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c5d2:	2303      	movs	r3, #3
 800c5d4:	e00f      	b.n	800c5f6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d00a      	beq.n	800c5f2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	3b01      	subs	r3, #1
 800c5e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5ec:	2b80      	cmp	r3, #128	; 0x80
 800c5ee:	d0f2      	beq.n	800c5d6 <SPI_EndRxTxTransaction+0x52>
 800c5f0:	e000      	b.n	800c5f4 <SPI_EndRxTxTransaction+0x70>
        break;
 800c5f2:	bf00      	nop
  }

  return HAL_OK;
 800c5f4:	2300      	movs	r3, #0
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3718      	adds	r7, #24
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	20000018 	.word	0x20000018
 800c604:	165e9f81 	.word	0x165e9f81

0800c608 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d101      	bne.n	800c61a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	e041      	b.n	800c69e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c620:	b2db      	uxtb	r3, r3
 800c622:	2b00      	cmp	r3, #0
 800c624:	d106      	bne.n	800c634 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	2200      	movs	r2, #0
 800c62a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f7f6 f938 	bl	80028a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2202      	movs	r2, #2
 800c638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	3304      	adds	r3, #4
 800c644:	4619      	mov	r1, r3
 800c646:	4610      	mov	r0, r2
 800c648:	f000 f8f0 	bl	800c82c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2201      	movs	r2, #1
 800c650:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2201      	movs	r2, #1
 800c658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2201      	movs	r2, #1
 800c660:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2201      	movs	r2, #1
 800c668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2201      	movs	r2, #1
 800c670:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2201      	movs	r2, #1
 800c678:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2201      	movs	r2, #1
 800c688:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2201      	movs	r2, #1
 800c690:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2201      	movs	r2, #1
 800c698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c69c:	2300      	movs	r3, #0
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3708      	adds	r7, #8
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
	...

0800c6a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b086      	sub	sp, #24
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	60f8      	str	r0, [r7, #12]
 800c6b0:	60b9      	str	r1, [r7, #8]
 800c6b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d101      	bne.n	800c6c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c6c2:	2302      	movs	r3, #2
 800c6c4:	e0ae      	b.n	800c824 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2201      	movs	r2, #1
 800c6ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	2b0c      	cmp	r3, #12
 800c6d2:	f200 809f 	bhi.w	800c814 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c6d6:	a201      	add	r2, pc, #4	; (adr r2, 800c6dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6dc:	0800c711 	.word	0x0800c711
 800c6e0:	0800c815 	.word	0x0800c815
 800c6e4:	0800c815 	.word	0x0800c815
 800c6e8:	0800c815 	.word	0x0800c815
 800c6ec:	0800c751 	.word	0x0800c751
 800c6f0:	0800c815 	.word	0x0800c815
 800c6f4:	0800c815 	.word	0x0800c815
 800c6f8:	0800c815 	.word	0x0800c815
 800c6fc:	0800c793 	.word	0x0800c793
 800c700:	0800c815 	.word	0x0800c815
 800c704:	0800c815 	.word	0x0800c815
 800c708:	0800c815 	.word	0x0800c815
 800c70c:	0800c7d3 	.word	0x0800c7d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	68b9      	ldr	r1, [r7, #8]
 800c716:	4618      	mov	r0, r3
 800c718:	f000 f928 	bl	800c96c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	699a      	ldr	r2, [r3, #24]
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f042 0208 	orr.w	r2, r2, #8
 800c72a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	699a      	ldr	r2, [r3, #24]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f022 0204 	bic.w	r2, r2, #4
 800c73a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	6999      	ldr	r1, [r3, #24]
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	691a      	ldr	r2, [r3, #16]
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	430a      	orrs	r2, r1
 800c74c:	619a      	str	r2, [r3, #24]
      break;
 800c74e:	e064      	b.n	800c81a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	68b9      	ldr	r1, [r7, #8]
 800c756:	4618      	mov	r0, r3
 800c758:	f000 f978 	bl	800ca4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	699a      	ldr	r2, [r3, #24]
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c76a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	699a      	ldr	r2, [r3, #24]
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c77a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	6999      	ldr	r1, [r3, #24]
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	691b      	ldr	r3, [r3, #16]
 800c786:	021a      	lsls	r2, r3, #8
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	430a      	orrs	r2, r1
 800c78e:	619a      	str	r2, [r3, #24]
      break;
 800c790:	e043      	b.n	800c81a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	68b9      	ldr	r1, [r7, #8]
 800c798:	4618      	mov	r0, r3
 800c79a:	f000 f9cd 	bl	800cb38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	69da      	ldr	r2, [r3, #28]
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f042 0208 	orr.w	r2, r2, #8
 800c7ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	69da      	ldr	r2, [r3, #28]
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f022 0204 	bic.w	r2, r2, #4
 800c7bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	69d9      	ldr	r1, [r3, #28]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	691a      	ldr	r2, [r3, #16]
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	430a      	orrs	r2, r1
 800c7ce:	61da      	str	r2, [r3, #28]
      break;
 800c7d0:	e023      	b.n	800c81a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	68b9      	ldr	r1, [r7, #8]
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f000 fa21 	bl	800cc20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	69da      	ldr	r2, [r3, #28]
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c7ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	69da      	ldr	r2, [r3, #28]
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c7fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	69d9      	ldr	r1, [r3, #28]
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	691b      	ldr	r3, [r3, #16]
 800c808:	021a      	lsls	r2, r3, #8
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	430a      	orrs	r2, r1
 800c810:	61da      	str	r2, [r3, #28]
      break;
 800c812:	e002      	b.n	800c81a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c814:	2301      	movs	r3, #1
 800c816:	75fb      	strb	r3, [r7, #23]
      break;
 800c818:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	2200      	movs	r2, #0
 800c81e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c822:	7dfb      	ldrb	r3, [r7, #23]
}
 800c824:	4618      	mov	r0, r3
 800c826:	3718      	adds	r7, #24
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd80      	pop	{r7, pc}

0800c82c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b085      	sub	sp, #20
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
 800c834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	4a40      	ldr	r2, [pc, #256]	; (800c940 <TIM_Base_SetConfig+0x114>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d013      	beq.n	800c86c <TIM_Base_SetConfig+0x40>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c84a:	d00f      	beq.n	800c86c <TIM_Base_SetConfig+0x40>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	4a3d      	ldr	r2, [pc, #244]	; (800c944 <TIM_Base_SetConfig+0x118>)
 800c850:	4293      	cmp	r3, r2
 800c852:	d00b      	beq.n	800c86c <TIM_Base_SetConfig+0x40>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	4a3c      	ldr	r2, [pc, #240]	; (800c948 <TIM_Base_SetConfig+0x11c>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d007      	beq.n	800c86c <TIM_Base_SetConfig+0x40>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	4a3b      	ldr	r2, [pc, #236]	; (800c94c <TIM_Base_SetConfig+0x120>)
 800c860:	4293      	cmp	r3, r2
 800c862:	d003      	beq.n	800c86c <TIM_Base_SetConfig+0x40>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	4a3a      	ldr	r2, [pc, #232]	; (800c950 <TIM_Base_SetConfig+0x124>)
 800c868:	4293      	cmp	r3, r2
 800c86a:	d108      	bne.n	800c87e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	68fa      	ldr	r2, [r7, #12]
 800c87a:	4313      	orrs	r3, r2
 800c87c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	4a2f      	ldr	r2, [pc, #188]	; (800c940 <TIM_Base_SetConfig+0x114>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d02b      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c88c:	d027      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	4a2c      	ldr	r2, [pc, #176]	; (800c944 <TIM_Base_SetConfig+0x118>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d023      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	4a2b      	ldr	r2, [pc, #172]	; (800c948 <TIM_Base_SetConfig+0x11c>)
 800c89a:	4293      	cmp	r3, r2
 800c89c:	d01f      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	4a2a      	ldr	r2, [pc, #168]	; (800c94c <TIM_Base_SetConfig+0x120>)
 800c8a2:	4293      	cmp	r3, r2
 800c8a4:	d01b      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	4a29      	ldr	r2, [pc, #164]	; (800c950 <TIM_Base_SetConfig+0x124>)
 800c8aa:	4293      	cmp	r3, r2
 800c8ac:	d017      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	4a28      	ldr	r2, [pc, #160]	; (800c954 <TIM_Base_SetConfig+0x128>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d013      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	4a27      	ldr	r2, [pc, #156]	; (800c958 <TIM_Base_SetConfig+0x12c>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d00f      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	4a26      	ldr	r2, [pc, #152]	; (800c95c <TIM_Base_SetConfig+0x130>)
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d00b      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	4a25      	ldr	r2, [pc, #148]	; (800c960 <TIM_Base_SetConfig+0x134>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d007      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	4a24      	ldr	r2, [pc, #144]	; (800c964 <TIM_Base_SetConfig+0x138>)
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d003      	beq.n	800c8de <TIM_Base_SetConfig+0xb2>
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	4a23      	ldr	r2, [pc, #140]	; (800c968 <TIM_Base_SetConfig+0x13c>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d108      	bne.n	800c8f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	68db      	ldr	r3, [r3, #12]
 800c8ea:	68fa      	ldr	r2, [r7, #12]
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	695b      	ldr	r3, [r3, #20]
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	68fa      	ldr	r2, [r7, #12]
 800c902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	689a      	ldr	r2, [r3, #8]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	681a      	ldr	r2, [r3, #0]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	4a0a      	ldr	r2, [pc, #40]	; (800c940 <TIM_Base_SetConfig+0x114>)
 800c918:	4293      	cmp	r3, r2
 800c91a:	d003      	beq.n	800c924 <TIM_Base_SetConfig+0xf8>
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	4a0c      	ldr	r2, [pc, #48]	; (800c950 <TIM_Base_SetConfig+0x124>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d103      	bne.n	800c92c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	691a      	ldr	r2, [r3, #16]
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2201      	movs	r2, #1
 800c930:	615a      	str	r2, [r3, #20]
}
 800c932:	bf00      	nop
 800c934:	3714      	adds	r7, #20
 800c936:	46bd      	mov	sp, r7
 800c938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93c:	4770      	bx	lr
 800c93e:	bf00      	nop
 800c940:	40010000 	.word	0x40010000
 800c944:	40000400 	.word	0x40000400
 800c948:	40000800 	.word	0x40000800
 800c94c:	40000c00 	.word	0x40000c00
 800c950:	40010400 	.word	0x40010400
 800c954:	40014000 	.word	0x40014000
 800c958:	40014400 	.word	0x40014400
 800c95c:	40014800 	.word	0x40014800
 800c960:	40001800 	.word	0x40001800
 800c964:	40001c00 	.word	0x40001c00
 800c968:	40002000 	.word	0x40002000

0800c96c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b087      	sub	sp, #28
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6a1b      	ldr	r3, [r3, #32]
 800c97a:	f023 0201 	bic.w	r2, r3, #1
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6a1b      	ldr	r3, [r3, #32]
 800c986:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	685b      	ldr	r3, [r3, #4]
 800c98c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	699b      	ldr	r3, [r3, #24]
 800c992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c99a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	f023 0303 	bic.w	r3, r3, #3
 800c9a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	68fa      	ldr	r2, [r7, #12]
 800c9aa:	4313      	orrs	r3, r2
 800c9ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	f023 0302 	bic.w	r3, r3, #2
 800c9b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	689b      	ldr	r3, [r3, #8]
 800c9ba:	697a      	ldr	r2, [r7, #20]
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	4a20      	ldr	r2, [pc, #128]	; (800ca44 <TIM_OC1_SetConfig+0xd8>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d003      	beq.n	800c9d0 <TIM_OC1_SetConfig+0x64>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	4a1f      	ldr	r2, [pc, #124]	; (800ca48 <TIM_OC1_SetConfig+0xdc>)
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	d10c      	bne.n	800c9ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c9d0:	697b      	ldr	r3, [r7, #20]
 800c9d2:	f023 0308 	bic.w	r3, r3, #8
 800c9d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	68db      	ldr	r3, [r3, #12]
 800c9dc:	697a      	ldr	r2, [r7, #20]
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	f023 0304 	bic.w	r3, r3, #4
 800c9e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	4a15      	ldr	r2, [pc, #84]	; (800ca44 <TIM_OC1_SetConfig+0xd8>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d003      	beq.n	800c9fa <TIM_OC1_SetConfig+0x8e>
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	4a14      	ldr	r2, [pc, #80]	; (800ca48 <TIM_OC1_SetConfig+0xdc>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d111      	bne.n	800ca1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c9fa:	693b      	ldr	r3, [r7, #16]
 800c9fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ca02:	693b      	ldr	r3, [r7, #16]
 800ca04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ca08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	695b      	ldr	r3, [r3, #20]
 800ca0e:	693a      	ldr	r2, [r7, #16]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	699b      	ldr	r3, [r3, #24]
 800ca18:	693a      	ldr	r2, [r7, #16]
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	693a      	ldr	r2, [r7, #16]
 800ca22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	68fa      	ldr	r2, [r7, #12]
 800ca28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	685a      	ldr	r2, [r3, #4]
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	697a      	ldr	r2, [r7, #20]
 800ca36:	621a      	str	r2, [r3, #32]
}
 800ca38:	bf00      	nop
 800ca3a:	371c      	adds	r7, #28
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	40010000 	.word	0x40010000
 800ca48:	40010400 	.word	0x40010400

0800ca4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b087      	sub	sp, #28
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
 800ca54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6a1b      	ldr	r3, [r3, #32]
 800ca5a:	f023 0210 	bic.w	r2, r3, #16
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6a1b      	ldr	r3, [r3, #32]
 800ca66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	685b      	ldr	r3, [r3, #4]
 800ca6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	699b      	ldr	r3, [r3, #24]
 800ca72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	021b      	lsls	r3, r3, #8
 800ca8a:	68fa      	ldr	r2, [r7, #12]
 800ca8c:	4313      	orrs	r3, r2
 800ca8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	f023 0320 	bic.w	r3, r3, #32
 800ca96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	689b      	ldr	r3, [r3, #8]
 800ca9c:	011b      	lsls	r3, r3, #4
 800ca9e:	697a      	ldr	r2, [r7, #20]
 800caa0:	4313      	orrs	r3, r2
 800caa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	4a22      	ldr	r2, [pc, #136]	; (800cb30 <TIM_OC2_SetConfig+0xe4>)
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d003      	beq.n	800cab4 <TIM_OC2_SetConfig+0x68>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	4a21      	ldr	r2, [pc, #132]	; (800cb34 <TIM_OC2_SetConfig+0xe8>)
 800cab0:	4293      	cmp	r3, r2
 800cab2:	d10d      	bne.n	800cad0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800caba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	68db      	ldr	r3, [r3, #12]
 800cac0:	011b      	lsls	r3, r3, #4
 800cac2:	697a      	ldr	r2, [r7, #20]
 800cac4:	4313      	orrs	r3, r2
 800cac6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cace:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	4a17      	ldr	r2, [pc, #92]	; (800cb30 <TIM_OC2_SetConfig+0xe4>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d003      	beq.n	800cae0 <TIM_OC2_SetConfig+0x94>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	4a16      	ldr	r2, [pc, #88]	; (800cb34 <TIM_OC2_SetConfig+0xe8>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d113      	bne.n	800cb08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cae0:	693b      	ldr	r3, [r7, #16]
 800cae2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cae6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800caee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	695b      	ldr	r3, [r3, #20]
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	693a      	ldr	r2, [r7, #16]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	699b      	ldr	r3, [r3, #24]
 800cb00:	009b      	lsls	r3, r3, #2
 800cb02:	693a      	ldr	r2, [r7, #16]
 800cb04:	4313      	orrs	r3, r2
 800cb06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	693a      	ldr	r2, [r7, #16]
 800cb0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	68fa      	ldr	r2, [r7, #12]
 800cb12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	685a      	ldr	r2, [r3, #4]
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	697a      	ldr	r2, [r7, #20]
 800cb20:	621a      	str	r2, [r3, #32]
}
 800cb22:	bf00      	nop
 800cb24:	371c      	adds	r7, #28
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	40010000 	.word	0x40010000
 800cb34:	40010400 	.word	0x40010400

0800cb38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b087      	sub	sp, #28
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
 800cb40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	6a1b      	ldr	r3, [r3, #32]
 800cb46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6a1b      	ldr	r3, [r3, #32]
 800cb52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	69db      	ldr	r3, [r3, #28]
 800cb5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f023 0303 	bic.w	r3, r3, #3
 800cb6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	68fa      	ldr	r2, [r7, #12]
 800cb76:	4313      	orrs	r3, r2
 800cb78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cb80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	689b      	ldr	r3, [r3, #8]
 800cb86:	021b      	lsls	r3, r3, #8
 800cb88:	697a      	ldr	r2, [r7, #20]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	4a21      	ldr	r2, [pc, #132]	; (800cc18 <TIM_OC3_SetConfig+0xe0>)
 800cb92:	4293      	cmp	r3, r2
 800cb94:	d003      	beq.n	800cb9e <TIM_OC3_SetConfig+0x66>
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	4a20      	ldr	r2, [pc, #128]	; (800cc1c <TIM_OC3_SetConfig+0xe4>)
 800cb9a:	4293      	cmp	r3, r2
 800cb9c:	d10d      	bne.n	800cbba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cba4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	68db      	ldr	r3, [r3, #12]
 800cbaa:	021b      	lsls	r3, r3, #8
 800cbac:	697a      	ldr	r2, [r7, #20]
 800cbae:	4313      	orrs	r3, r2
 800cbb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cbb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	4a16      	ldr	r2, [pc, #88]	; (800cc18 <TIM_OC3_SetConfig+0xe0>)
 800cbbe:	4293      	cmp	r3, r2
 800cbc0:	d003      	beq.n	800cbca <TIM_OC3_SetConfig+0x92>
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	4a15      	ldr	r2, [pc, #84]	; (800cc1c <TIM_OC3_SetConfig+0xe4>)
 800cbc6:	4293      	cmp	r3, r2
 800cbc8:	d113      	bne.n	800cbf2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cbd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cbda:	683b      	ldr	r3, [r7, #0]
 800cbdc:	695b      	ldr	r3, [r3, #20]
 800cbde:	011b      	lsls	r3, r3, #4
 800cbe0:	693a      	ldr	r2, [r7, #16]
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	699b      	ldr	r3, [r3, #24]
 800cbea:	011b      	lsls	r3, r3, #4
 800cbec:	693a      	ldr	r2, [r7, #16]
 800cbee:	4313      	orrs	r3, r2
 800cbf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	693a      	ldr	r2, [r7, #16]
 800cbf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	68fa      	ldr	r2, [r7, #12]
 800cbfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	685a      	ldr	r2, [r3, #4]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	697a      	ldr	r2, [r7, #20]
 800cc0a:	621a      	str	r2, [r3, #32]
}
 800cc0c:	bf00      	nop
 800cc0e:	371c      	adds	r7, #28
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr
 800cc18:	40010000 	.word	0x40010000
 800cc1c:	40010400 	.word	0x40010400

0800cc20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc20:	b480      	push	{r7}
 800cc22:	b087      	sub	sp, #28
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	6a1b      	ldr	r3, [r3, #32]
 800cc2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6a1b      	ldr	r3, [r3, #32]
 800cc3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	685b      	ldr	r3, [r3, #4]
 800cc40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	69db      	ldr	r3, [r3, #28]
 800cc46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	021b      	lsls	r3, r3, #8
 800cc5e:	68fa      	ldr	r2, [r7, #12]
 800cc60:	4313      	orrs	r3, r2
 800cc62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cc6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	689b      	ldr	r3, [r3, #8]
 800cc70:	031b      	lsls	r3, r3, #12
 800cc72:	693a      	ldr	r2, [r7, #16]
 800cc74:	4313      	orrs	r3, r2
 800cc76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	4a12      	ldr	r2, [pc, #72]	; (800ccc4 <TIM_OC4_SetConfig+0xa4>)
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	d003      	beq.n	800cc88 <TIM_OC4_SetConfig+0x68>
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	4a11      	ldr	r2, [pc, #68]	; (800ccc8 <TIM_OC4_SetConfig+0xa8>)
 800cc84:	4293      	cmp	r3, r2
 800cc86:	d109      	bne.n	800cc9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc88:	697b      	ldr	r3, [r7, #20]
 800cc8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cc8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	695b      	ldr	r3, [r3, #20]
 800cc94:	019b      	lsls	r3, r3, #6
 800cc96:	697a      	ldr	r2, [r7, #20]
 800cc98:	4313      	orrs	r3, r2
 800cc9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	697a      	ldr	r2, [r7, #20]
 800cca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	68fa      	ldr	r2, [r7, #12]
 800cca6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	685a      	ldr	r2, [r3, #4]
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	693a      	ldr	r2, [r7, #16]
 800ccb4:	621a      	str	r2, [r3, #32]
}
 800ccb6:	bf00      	nop
 800ccb8:	371c      	adds	r7, #28
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc0:	4770      	bx	lr
 800ccc2:	bf00      	nop
 800ccc4:	40010000 	.word	0x40010000
 800ccc8:	40010400 	.word	0x40010400

0800cccc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cccc:	b480      	push	{r7}
 800ccce:	b085      	sub	sp, #20
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
 800ccd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d101      	bne.n	800cce4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cce0:	2302      	movs	r3, #2
 800cce2:	e05a      	b.n	800cd9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2201      	movs	r2, #1
 800cce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2202      	movs	r2, #2
 800ccf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	685b      	ldr	r3, [r3, #4]
 800ccfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	689b      	ldr	r3, [r3, #8]
 800cd02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	68fa      	ldr	r2, [r7, #12]
 800cd12:	4313      	orrs	r3, r2
 800cd14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	68fa      	ldr	r2, [r7, #12]
 800cd1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4a21      	ldr	r2, [pc, #132]	; (800cda8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d022      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd30:	d01d      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	4a1d      	ldr	r2, [pc, #116]	; (800cdac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cd38:	4293      	cmp	r3, r2
 800cd3a:	d018      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	4a1b      	ldr	r2, [pc, #108]	; (800cdb0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d013      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	4a1a      	ldr	r2, [pc, #104]	; (800cdb4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	d00e      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4a18      	ldr	r2, [pc, #96]	; (800cdb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d009      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	4a17      	ldr	r2, [pc, #92]	; (800cdbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d004      	beq.n	800cd6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	4a15      	ldr	r2, [pc, #84]	; (800cdc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d10c      	bne.n	800cd88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	685b      	ldr	r3, [r3, #4]
 800cd7a:	68ba      	ldr	r2, [r7, #8]
 800cd7c:	4313      	orrs	r3, r2
 800cd7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	68ba      	ldr	r2, [r7, #8]
 800cd86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2201      	movs	r2, #1
 800cd8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2200      	movs	r2, #0
 800cd94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3714      	adds	r7, #20
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr
 800cda6:	bf00      	nop
 800cda8:	40010000 	.word	0x40010000
 800cdac:	40000400 	.word	0x40000400
 800cdb0:	40000800 	.word	0x40000800
 800cdb4:	40000c00 	.word	0x40000c00
 800cdb8:	40010400 	.word	0x40010400
 800cdbc:	40014000 	.word	0x40014000
 800cdc0:	40001800 	.word	0x40001800

0800cdc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d101      	bne.n	800cdd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	e03f      	b.n	800ce56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cddc:	b2db      	uxtb	r3, r3
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d106      	bne.n	800cdf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2200      	movs	r2, #0
 800cde6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f7f5 fdb6 	bl	800295c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2224      	movs	r2, #36	; 0x24
 800cdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	68da      	ldr	r2, [r3, #12]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ce06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f000 f829 	bl	800ce60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	691a      	ldr	r2, [r3, #16]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ce1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	695a      	ldr	r2, [r3, #20]
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ce2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	68da      	ldr	r2, [r3, #12]
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ce3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2200      	movs	r2, #0
 800ce42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2220      	movs	r2, #32
 800ce48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2220      	movs	r2, #32
 800ce50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ce54:	2300      	movs	r3, #0
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3708      	adds	r7, #8
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}
	...

0800ce60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ce64:	b0c0      	sub	sp, #256	; 0x100
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	691b      	ldr	r3, [r3, #16]
 800ce74:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ce78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce7c:	68d9      	ldr	r1, [r3, #12]
 800ce7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce82:	681a      	ldr	r2, [r3, #0]
 800ce84:	ea40 0301 	orr.w	r3, r0, r1
 800ce88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ce8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce8e:	689a      	ldr	r2, [r3, #8]
 800ce90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce94:	691b      	ldr	r3, [r3, #16]
 800ce96:	431a      	orrs	r2, r3
 800ce98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce9c:	695b      	ldr	r3, [r3, #20]
 800ce9e:	431a      	orrs	r2, r3
 800cea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cea4:	69db      	ldr	r3, [r3, #28]
 800cea6:	4313      	orrs	r3, r2
 800cea8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ceac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ceb8:	f021 010c 	bic.w	r1, r1, #12
 800cebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cec6:	430b      	orrs	r3, r1
 800cec8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ceca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	695b      	ldr	r3, [r3, #20]
 800ced2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ced6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ceda:	6999      	ldr	r1, [r3, #24]
 800cedc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cee0:	681a      	ldr	r2, [r3, #0]
 800cee2:	ea40 0301 	orr.w	r3, r0, r1
 800cee6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ceec:	681a      	ldr	r2, [r3, #0]
 800ceee:	4b8f      	ldr	r3, [pc, #572]	; (800d12c <UART_SetConfig+0x2cc>)
 800cef0:	429a      	cmp	r2, r3
 800cef2:	d005      	beq.n	800cf00 <UART_SetConfig+0xa0>
 800cef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cef8:	681a      	ldr	r2, [r3, #0]
 800cefa:	4b8d      	ldr	r3, [pc, #564]	; (800d130 <UART_SetConfig+0x2d0>)
 800cefc:	429a      	cmp	r2, r3
 800cefe:	d104      	bne.n	800cf0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cf00:	f7fe fd1c 	bl	800b93c <HAL_RCC_GetPCLK2Freq>
 800cf04:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800cf08:	e003      	b.n	800cf12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cf0a:	f7fe fd03 	bl	800b914 <HAL_RCC_GetPCLK1Freq>
 800cf0e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cf12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cf16:	69db      	ldr	r3, [r3, #28]
 800cf18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cf1c:	f040 810c 	bne.w	800d138 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cf20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cf24:	2200      	movs	r2, #0
 800cf26:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800cf2a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800cf2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800cf32:	4622      	mov	r2, r4
 800cf34:	462b      	mov	r3, r5
 800cf36:	1891      	adds	r1, r2, r2
 800cf38:	65b9      	str	r1, [r7, #88]	; 0x58
 800cf3a:	415b      	adcs	r3, r3
 800cf3c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cf3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800cf42:	4621      	mov	r1, r4
 800cf44:	eb12 0801 	adds.w	r8, r2, r1
 800cf48:	4629      	mov	r1, r5
 800cf4a:	eb43 0901 	adc.w	r9, r3, r1
 800cf4e:	f04f 0200 	mov.w	r2, #0
 800cf52:	f04f 0300 	mov.w	r3, #0
 800cf56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cf5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cf5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cf62:	4690      	mov	r8, r2
 800cf64:	4699      	mov	r9, r3
 800cf66:	4623      	mov	r3, r4
 800cf68:	eb18 0303 	adds.w	r3, r8, r3
 800cf6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cf70:	462b      	mov	r3, r5
 800cf72:	eb49 0303 	adc.w	r3, r9, r3
 800cf76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cf7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	2200      	movs	r2, #0
 800cf82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cf86:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800cf8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800cf8e:	460b      	mov	r3, r1
 800cf90:	18db      	adds	r3, r3, r3
 800cf92:	653b      	str	r3, [r7, #80]	; 0x50
 800cf94:	4613      	mov	r3, r2
 800cf96:	eb42 0303 	adc.w	r3, r2, r3
 800cf9a:	657b      	str	r3, [r7, #84]	; 0x54
 800cf9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800cfa0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800cfa4:	f7f3 fe50 	bl	8000c48 <__aeabi_uldivmod>
 800cfa8:	4602      	mov	r2, r0
 800cfaa:	460b      	mov	r3, r1
 800cfac:	4b61      	ldr	r3, [pc, #388]	; (800d134 <UART_SetConfig+0x2d4>)
 800cfae:	fba3 2302 	umull	r2, r3, r3, r2
 800cfb2:	095b      	lsrs	r3, r3, #5
 800cfb4:	011c      	lsls	r4, r3, #4
 800cfb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cfba:	2200      	movs	r2, #0
 800cfbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cfc0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800cfc4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800cfc8:	4642      	mov	r2, r8
 800cfca:	464b      	mov	r3, r9
 800cfcc:	1891      	adds	r1, r2, r2
 800cfce:	64b9      	str	r1, [r7, #72]	; 0x48
 800cfd0:	415b      	adcs	r3, r3
 800cfd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cfd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800cfd8:	4641      	mov	r1, r8
 800cfda:	eb12 0a01 	adds.w	sl, r2, r1
 800cfde:	4649      	mov	r1, r9
 800cfe0:	eb43 0b01 	adc.w	fp, r3, r1
 800cfe4:	f04f 0200 	mov.w	r2, #0
 800cfe8:	f04f 0300 	mov.w	r3, #0
 800cfec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cff0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cff4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cff8:	4692      	mov	sl, r2
 800cffa:	469b      	mov	fp, r3
 800cffc:	4643      	mov	r3, r8
 800cffe:	eb1a 0303 	adds.w	r3, sl, r3
 800d002:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d006:	464b      	mov	r3, r9
 800d008:	eb4b 0303 	adc.w	r3, fp, r3
 800d00c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800d010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d014:	685b      	ldr	r3, [r3, #4]
 800d016:	2200      	movs	r2, #0
 800d018:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d01c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800d020:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800d024:	460b      	mov	r3, r1
 800d026:	18db      	adds	r3, r3, r3
 800d028:	643b      	str	r3, [r7, #64]	; 0x40
 800d02a:	4613      	mov	r3, r2
 800d02c:	eb42 0303 	adc.w	r3, r2, r3
 800d030:	647b      	str	r3, [r7, #68]	; 0x44
 800d032:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d036:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800d03a:	f7f3 fe05 	bl	8000c48 <__aeabi_uldivmod>
 800d03e:	4602      	mov	r2, r0
 800d040:	460b      	mov	r3, r1
 800d042:	4611      	mov	r1, r2
 800d044:	4b3b      	ldr	r3, [pc, #236]	; (800d134 <UART_SetConfig+0x2d4>)
 800d046:	fba3 2301 	umull	r2, r3, r3, r1
 800d04a:	095b      	lsrs	r3, r3, #5
 800d04c:	2264      	movs	r2, #100	; 0x64
 800d04e:	fb02 f303 	mul.w	r3, r2, r3
 800d052:	1acb      	subs	r3, r1, r3
 800d054:	00db      	lsls	r3, r3, #3
 800d056:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800d05a:	4b36      	ldr	r3, [pc, #216]	; (800d134 <UART_SetConfig+0x2d4>)
 800d05c:	fba3 2302 	umull	r2, r3, r3, r2
 800d060:	095b      	lsrs	r3, r3, #5
 800d062:	005b      	lsls	r3, r3, #1
 800d064:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d068:	441c      	add	r4, r3
 800d06a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d06e:	2200      	movs	r2, #0
 800d070:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d074:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800d078:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800d07c:	4642      	mov	r2, r8
 800d07e:	464b      	mov	r3, r9
 800d080:	1891      	adds	r1, r2, r2
 800d082:	63b9      	str	r1, [r7, #56]	; 0x38
 800d084:	415b      	adcs	r3, r3
 800d086:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d088:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d08c:	4641      	mov	r1, r8
 800d08e:	1851      	adds	r1, r2, r1
 800d090:	6339      	str	r1, [r7, #48]	; 0x30
 800d092:	4649      	mov	r1, r9
 800d094:	414b      	adcs	r3, r1
 800d096:	637b      	str	r3, [r7, #52]	; 0x34
 800d098:	f04f 0200 	mov.w	r2, #0
 800d09c:	f04f 0300 	mov.w	r3, #0
 800d0a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800d0a4:	4659      	mov	r1, fp
 800d0a6:	00cb      	lsls	r3, r1, #3
 800d0a8:	4651      	mov	r1, sl
 800d0aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d0ae:	4651      	mov	r1, sl
 800d0b0:	00ca      	lsls	r2, r1, #3
 800d0b2:	4610      	mov	r0, r2
 800d0b4:	4619      	mov	r1, r3
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	4642      	mov	r2, r8
 800d0ba:	189b      	adds	r3, r3, r2
 800d0bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d0c0:	464b      	mov	r3, r9
 800d0c2:	460a      	mov	r2, r1
 800d0c4:	eb42 0303 	adc.w	r3, r2, r3
 800d0c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d0cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d0d0:	685b      	ldr	r3, [r3, #4]
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d0d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800d0dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	18db      	adds	r3, r3, r3
 800d0e4:	62bb      	str	r3, [r7, #40]	; 0x28
 800d0e6:	4613      	mov	r3, r2
 800d0e8:	eb42 0303 	adc.w	r3, r2, r3
 800d0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d0ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d0f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800d0f6:	f7f3 fda7 	bl	8000c48 <__aeabi_uldivmod>
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	4b0d      	ldr	r3, [pc, #52]	; (800d134 <UART_SetConfig+0x2d4>)
 800d100:	fba3 1302 	umull	r1, r3, r3, r2
 800d104:	095b      	lsrs	r3, r3, #5
 800d106:	2164      	movs	r1, #100	; 0x64
 800d108:	fb01 f303 	mul.w	r3, r1, r3
 800d10c:	1ad3      	subs	r3, r2, r3
 800d10e:	00db      	lsls	r3, r3, #3
 800d110:	3332      	adds	r3, #50	; 0x32
 800d112:	4a08      	ldr	r2, [pc, #32]	; (800d134 <UART_SetConfig+0x2d4>)
 800d114:	fba2 2303 	umull	r2, r3, r2, r3
 800d118:	095b      	lsrs	r3, r3, #5
 800d11a:	f003 0207 	and.w	r2, r3, #7
 800d11e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4422      	add	r2, r4
 800d126:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d128:	e105      	b.n	800d336 <UART_SetConfig+0x4d6>
 800d12a:	bf00      	nop
 800d12c:	40011000 	.word	0x40011000
 800d130:	40011400 	.word	0x40011400
 800d134:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d138:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d13c:	2200      	movs	r2, #0
 800d13e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800d142:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800d146:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800d14a:	4642      	mov	r2, r8
 800d14c:	464b      	mov	r3, r9
 800d14e:	1891      	adds	r1, r2, r2
 800d150:	6239      	str	r1, [r7, #32]
 800d152:	415b      	adcs	r3, r3
 800d154:	627b      	str	r3, [r7, #36]	; 0x24
 800d156:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d15a:	4641      	mov	r1, r8
 800d15c:	1854      	adds	r4, r2, r1
 800d15e:	4649      	mov	r1, r9
 800d160:	eb43 0501 	adc.w	r5, r3, r1
 800d164:	f04f 0200 	mov.w	r2, #0
 800d168:	f04f 0300 	mov.w	r3, #0
 800d16c:	00eb      	lsls	r3, r5, #3
 800d16e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d172:	00e2      	lsls	r2, r4, #3
 800d174:	4614      	mov	r4, r2
 800d176:	461d      	mov	r5, r3
 800d178:	4643      	mov	r3, r8
 800d17a:	18e3      	adds	r3, r4, r3
 800d17c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d180:	464b      	mov	r3, r9
 800d182:	eb45 0303 	adc.w	r3, r5, r3
 800d186:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d18a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d18e:	685b      	ldr	r3, [r3, #4]
 800d190:	2200      	movs	r2, #0
 800d192:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d196:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800d19a:	f04f 0200 	mov.w	r2, #0
 800d19e:	f04f 0300 	mov.w	r3, #0
 800d1a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800d1a6:	4629      	mov	r1, r5
 800d1a8:	008b      	lsls	r3, r1, #2
 800d1aa:	4621      	mov	r1, r4
 800d1ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d1b0:	4621      	mov	r1, r4
 800d1b2:	008a      	lsls	r2, r1, #2
 800d1b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800d1b8:	f7f3 fd46 	bl	8000c48 <__aeabi_uldivmod>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	460b      	mov	r3, r1
 800d1c0:	4b60      	ldr	r3, [pc, #384]	; (800d344 <UART_SetConfig+0x4e4>)
 800d1c2:	fba3 2302 	umull	r2, r3, r3, r2
 800d1c6:	095b      	lsrs	r3, r3, #5
 800d1c8:	011c      	lsls	r4, r3, #4
 800d1ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d1d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800d1d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800d1dc:	4642      	mov	r2, r8
 800d1de:	464b      	mov	r3, r9
 800d1e0:	1891      	adds	r1, r2, r2
 800d1e2:	61b9      	str	r1, [r7, #24]
 800d1e4:	415b      	adcs	r3, r3
 800d1e6:	61fb      	str	r3, [r7, #28]
 800d1e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d1ec:	4641      	mov	r1, r8
 800d1ee:	1851      	adds	r1, r2, r1
 800d1f0:	6139      	str	r1, [r7, #16]
 800d1f2:	4649      	mov	r1, r9
 800d1f4:	414b      	adcs	r3, r1
 800d1f6:	617b      	str	r3, [r7, #20]
 800d1f8:	f04f 0200 	mov.w	r2, #0
 800d1fc:	f04f 0300 	mov.w	r3, #0
 800d200:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d204:	4659      	mov	r1, fp
 800d206:	00cb      	lsls	r3, r1, #3
 800d208:	4651      	mov	r1, sl
 800d20a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d20e:	4651      	mov	r1, sl
 800d210:	00ca      	lsls	r2, r1, #3
 800d212:	4610      	mov	r0, r2
 800d214:	4619      	mov	r1, r3
 800d216:	4603      	mov	r3, r0
 800d218:	4642      	mov	r2, r8
 800d21a:	189b      	adds	r3, r3, r2
 800d21c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d220:	464b      	mov	r3, r9
 800d222:	460a      	mov	r2, r1
 800d224:	eb42 0303 	adc.w	r3, r2, r3
 800d228:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d22c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	2200      	movs	r2, #0
 800d234:	67bb      	str	r3, [r7, #120]	; 0x78
 800d236:	67fa      	str	r2, [r7, #124]	; 0x7c
 800d238:	f04f 0200 	mov.w	r2, #0
 800d23c:	f04f 0300 	mov.w	r3, #0
 800d240:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800d244:	4649      	mov	r1, r9
 800d246:	008b      	lsls	r3, r1, #2
 800d248:	4641      	mov	r1, r8
 800d24a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d24e:	4641      	mov	r1, r8
 800d250:	008a      	lsls	r2, r1, #2
 800d252:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800d256:	f7f3 fcf7 	bl	8000c48 <__aeabi_uldivmod>
 800d25a:	4602      	mov	r2, r0
 800d25c:	460b      	mov	r3, r1
 800d25e:	4b39      	ldr	r3, [pc, #228]	; (800d344 <UART_SetConfig+0x4e4>)
 800d260:	fba3 1302 	umull	r1, r3, r3, r2
 800d264:	095b      	lsrs	r3, r3, #5
 800d266:	2164      	movs	r1, #100	; 0x64
 800d268:	fb01 f303 	mul.w	r3, r1, r3
 800d26c:	1ad3      	subs	r3, r2, r3
 800d26e:	011b      	lsls	r3, r3, #4
 800d270:	3332      	adds	r3, #50	; 0x32
 800d272:	4a34      	ldr	r2, [pc, #208]	; (800d344 <UART_SetConfig+0x4e4>)
 800d274:	fba2 2303 	umull	r2, r3, r2, r3
 800d278:	095b      	lsrs	r3, r3, #5
 800d27a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d27e:	441c      	add	r4, r3
 800d280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d284:	2200      	movs	r2, #0
 800d286:	673b      	str	r3, [r7, #112]	; 0x70
 800d288:	677a      	str	r2, [r7, #116]	; 0x74
 800d28a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800d28e:	4642      	mov	r2, r8
 800d290:	464b      	mov	r3, r9
 800d292:	1891      	adds	r1, r2, r2
 800d294:	60b9      	str	r1, [r7, #8]
 800d296:	415b      	adcs	r3, r3
 800d298:	60fb      	str	r3, [r7, #12]
 800d29a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d29e:	4641      	mov	r1, r8
 800d2a0:	1851      	adds	r1, r2, r1
 800d2a2:	6039      	str	r1, [r7, #0]
 800d2a4:	4649      	mov	r1, r9
 800d2a6:	414b      	adcs	r3, r1
 800d2a8:	607b      	str	r3, [r7, #4]
 800d2aa:	f04f 0200 	mov.w	r2, #0
 800d2ae:	f04f 0300 	mov.w	r3, #0
 800d2b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d2b6:	4659      	mov	r1, fp
 800d2b8:	00cb      	lsls	r3, r1, #3
 800d2ba:	4651      	mov	r1, sl
 800d2bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d2c0:	4651      	mov	r1, sl
 800d2c2:	00ca      	lsls	r2, r1, #3
 800d2c4:	4610      	mov	r0, r2
 800d2c6:	4619      	mov	r1, r3
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	4642      	mov	r2, r8
 800d2cc:	189b      	adds	r3, r3, r2
 800d2ce:	66bb      	str	r3, [r7, #104]	; 0x68
 800d2d0:	464b      	mov	r3, r9
 800d2d2:	460a      	mov	r2, r1
 800d2d4:	eb42 0303 	adc.w	r3, r2, r3
 800d2d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d2da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	663b      	str	r3, [r7, #96]	; 0x60
 800d2e4:	667a      	str	r2, [r7, #100]	; 0x64
 800d2e6:	f04f 0200 	mov.w	r2, #0
 800d2ea:	f04f 0300 	mov.w	r3, #0
 800d2ee:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800d2f2:	4649      	mov	r1, r9
 800d2f4:	008b      	lsls	r3, r1, #2
 800d2f6:	4641      	mov	r1, r8
 800d2f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d2fc:	4641      	mov	r1, r8
 800d2fe:	008a      	lsls	r2, r1, #2
 800d300:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800d304:	f7f3 fca0 	bl	8000c48 <__aeabi_uldivmod>
 800d308:	4602      	mov	r2, r0
 800d30a:	460b      	mov	r3, r1
 800d30c:	4b0d      	ldr	r3, [pc, #52]	; (800d344 <UART_SetConfig+0x4e4>)
 800d30e:	fba3 1302 	umull	r1, r3, r3, r2
 800d312:	095b      	lsrs	r3, r3, #5
 800d314:	2164      	movs	r1, #100	; 0x64
 800d316:	fb01 f303 	mul.w	r3, r1, r3
 800d31a:	1ad3      	subs	r3, r2, r3
 800d31c:	011b      	lsls	r3, r3, #4
 800d31e:	3332      	adds	r3, #50	; 0x32
 800d320:	4a08      	ldr	r2, [pc, #32]	; (800d344 <UART_SetConfig+0x4e4>)
 800d322:	fba2 2303 	umull	r2, r3, r2, r3
 800d326:	095b      	lsrs	r3, r3, #5
 800d328:	f003 020f 	and.w	r2, r3, #15
 800d32c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	4422      	add	r2, r4
 800d334:	609a      	str	r2, [r3, #8]
}
 800d336:	bf00      	nop
 800d338:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800d33c:	46bd      	mov	sp, r7
 800d33e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d342:	bf00      	nop
 800d344:	51eb851f 	.word	0x51eb851f

0800d348 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d348:	b084      	sub	sp, #16
 800d34a:	b580      	push	{r7, lr}
 800d34c:	b084      	sub	sp, #16
 800d34e:	af00      	add	r7, sp, #0
 800d350:	6078      	str	r0, [r7, #4]
 800d352:	f107 001c 	add.w	r0, r7, #28
 800d356:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d35a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d122      	bne.n	800d3a6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d364:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	68db      	ldr	r3, [r3, #12]
 800d370:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800d374:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d378:	687a      	ldr	r2, [r7, #4]
 800d37a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	68db      	ldr	r3, [r3, #12]
 800d380:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d38a:	2b01      	cmp	r3, #1
 800d38c:	d105      	bne.n	800d39a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	68db      	ldr	r3, [r3, #12]
 800d392:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 f9c0 	bl	800d720 <USB_CoreReset>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	73fb      	strb	r3, [r7, #15]
 800d3a4:	e01a      	b.n	800d3dc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	68db      	ldr	r3, [r3, #12]
 800d3aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f000 f9b4 	bl	800d720 <USB_CoreReset>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800d3bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d106      	bne.n	800d3d0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	639a      	str	r2, [r3, #56]	; 0x38
 800d3ce:	e005      	b.n	800d3dc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3d4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800d3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3de:	2b01      	cmp	r3, #1
 800d3e0:	d10b      	bne.n	800d3fa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	f043 0206 	orr.w	r2, r3, #6
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	f043 0220 	orr.w	r2, r3, #32
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3710      	adds	r7, #16
 800d400:	46bd      	mov	sp, r7
 800d402:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d406:	b004      	add	sp, #16
 800d408:	4770      	bx	lr

0800d40a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d40a:	b480      	push	{r7}
 800d40c:	b083      	sub	sp, #12
 800d40e:	af00      	add	r7, sp, #0
 800d410:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	f043 0201 	orr.w	r2, r3, #1
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d41e:	2300      	movs	r3, #0
}
 800d420:	4618      	mov	r0, r3
 800d422:	370c      	adds	r7, #12
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr

0800d42c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d42c:	b480      	push	{r7}
 800d42e:	b083      	sub	sp, #12
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	689b      	ldr	r3, [r3, #8]
 800d438:	f023 0201 	bic.w	r2, r3, #1
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d440:	2300      	movs	r3, #0
}
 800d442:	4618      	mov	r0, r3
 800d444:	370c      	adds	r7, #12
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr

0800d44e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d44e:	b580      	push	{r7, lr}
 800d450:	b084      	sub	sp, #16
 800d452:	af00      	add	r7, sp, #0
 800d454:	6078      	str	r0, [r7, #4]
 800d456:	460b      	mov	r3, r1
 800d458:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800d45a:	2300      	movs	r3, #0
 800d45c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	68db      	ldr	r3, [r3, #12]
 800d462:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d46a:	78fb      	ldrb	r3, [r7, #3]
 800d46c:	2b01      	cmp	r3, #1
 800d46e:	d115      	bne.n	800d49c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	68db      	ldr	r3, [r3, #12]
 800d474:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800d47c:	2001      	movs	r0, #1
 800d47e:	f7f9 fc21 	bl	8006cc4 <HAL_Delay>
      ms++;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	3301      	adds	r3, #1
 800d486:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	f000 f93a 	bl	800d702 <USB_GetMode>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b01      	cmp	r3, #1
 800d492:	d01e      	beq.n	800d4d2 <USB_SetCurrentMode+0x84>
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	2b31      	cmp	r3, #49	; 0x31
 800d498:	d9f0      	bls.n	800d47c <USB_SetCurrentMode+0x2e>
 800d49a:	e01a      	b.n	800d4d2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800d49c:	78fb      	ldrb	r3, [r7, #3]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d115      	bne.n	800d4ce <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	68db      	ldr	r3, [r3, #12]
 800d4a6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800d4ae:	2001      	movs	r0, #1
 800d4b0:	f7f9 fc08 	bl	8006cc4 <HAL_Delay>
      ms++;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	3301      	adds	r3, #1
 800d4b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 f921 	bl	800d702 <USB_GetMode>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d005      	beq.n	800d4d2 <USB_SetCurrentMode+0x84>
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	2b31      	cmp	r3, #49	; 0x31
 800d4ca:	d9f0      	bls.n	800d4ae <USB_SetCurrentMode+0x60>
 800d4cc:	e001      	b.n	800d4d2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	e005      	b.n	800d4de <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	2b32      	cmp	r3, #50	; 0x32
 800d4d6:	d101      	bne.n	800d4dc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d4d8:	2301      	movs	r3, #1
 800d4da:	e000      	b.n	800d4de <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d4dc:	2300      	movs	r3, #0
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3710      	adds	r7, #16
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}
	...

0800d4e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d4e8:	b480      	push	{r7}
 800d4ea:	b085      	sub	sp, #20
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
 800d4f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	3301      	adds	r3, #1
 800d4fa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	4a13      	ldr	r2, [pc, #76]	; (800d54c <USB_FlushTxFifo+0x64>)
 800d500:	4293      	cmp	r3, r2
 800d502:	d901      	bls.n	800d508 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d504:	2303      	movs	r3, #3
 800d506:	e01b      	b.n	800d540 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	691b      	ldr	r3, [r3, #16]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	daf2      	bge.n	800d4f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d510:	2300      	movs	r3, #0
 800d512:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	019b      	lsls	r3, r3, #6
 800d518:	f043 0220 	orr.w	r2, r3, #32
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	3301      	adds	r3, #1
 800d524:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	4a08      	ldr	r2, [pc, #32]	; (800d54c <USB_FlushTxFifo+0x64>)
 800d52a:	4293      	cmp	r3, r2
 800d52c:	d901      	bls.n	800d532 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d52e:	2303      	movs	r3, #3
 800d530:	e006      	b.n	800d540 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	691b      	ldr	r3, [r3, #16]
 800d536:	f003 0320 	and.w	r3, r3, #32
 800d53a:	2b20      	cmp	r3, #32
 800d53c:	d0f0      	beq.n	800d520 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d53e:	2300      	movs	r3, #0
}
 800d540:	4618      	mov	r0, r3
 800d542:	3714      	adds	r7, #20
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr
 800d54c:	00030d40 	.word	0x00030d40

0800d550 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d550:	b480      	push	{r7}
 800d552:	b085      	sub	sp, #20
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d558:	2300      	movs	r3, #0
 800d55a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	3301      	adds	r3, #1
 800d560:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	4a11      	ldr	r2, [pc, #68]	; (800d5ac <USB_FlushRxFifo+0x5c>)
 800d566:	4293      	cmp	r3, r2
 800d568:	d901      	bls.n	800d56e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e018      	b.n	800d5a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	691b      	ldr	r3, [r3, #16]
 800d572:	2b00      	cmp	r3, #0
 800d574:	daf2      	bge.n	800d55c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d576:	2300      	movs	r3, #0
 800d578:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2210      	movs	r2, #16
 800d57e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	3301      	adds	r3, #1
 800d584:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	4a08      	ldr	r2, [pc, #32]	; (800d5ac <USB_FlushRxFifo+0x5c>)
 800d58a:	4293      	cmp	r3, r2
 800d58c:	d901      	bls.n	800d592 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d58e:	2303      	movs	r3, #3
 800d590:	e006      	b.n	800d5a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	691b      	ldr	r3, [r3, #16]
 800d596:	f003 0310 	and.w	r3, r3, #16
 800d59a:	2b10      	cmp	r3, #16
 800d59c:	d0f0      	beq.n	800d580 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d59e:	2300      	movs	r3, #0
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3714      	adds	r7, #20
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5aa:	4770      	bx	lr
 800d5ac:	00030d40 	.word	0x00030d40

0800d5b0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	b089      	sub	sp, #36	; 0x24
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	60f8      	str	r0, [r7, #12]
 800d5b8:	60b9      	str	r1, [r7, #8]
 800d5ba:	4611      	mov	r1, r2
 800d5bc:	461a      	mov	r2, r3
 800d5be:	460b      	mov	r3, r1
 800d5c0:	71fb      	strb	r3, [r7, #7]
 800d5c2:	4613      	mov	r3, r2
 800d5c4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d5ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d123      	bne.n	800d61e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d5d6:	88bb      	ldrh	r3, [r7, #4]
 800d5d8:	3303      	adds	r3, #3
 800d5da:	089b      	lsrs	r3, r3, #2
 800d5dc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d5de:	2300      	movs	r3, #0
 800d5e0:	61bb      	str	r3, [r7, #24]
 800d5e2:	e018      	b.n	800d616 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d5e4:	79fb      	ldrb	r3, [r7, #7]
 800d5e6:	031a      	lsls	r2, r3, #12
 800d5e8:	697b      	ldr	r3, [r7, #20]
 800d5ea:	4413      	add	r3, r2
 800d5ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5f0:	461a      	mov	r2, r3
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d5f8:	69fb      	ldr	r3, [r7, #28]
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	3301      	adds	r3, #1
 800d602:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	3301      	adds	r3, #1
 800d608:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d60a:	69fb      	ldr	r3, [r7, #28]
 800d60c:	3301      	adds	r3, #1
 800d60e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d610:	69bb      	ldr	r3, [r7, #24]
 800d612:	3301      	adds	r3, #1
 800d614:	61bb      	str	r3, [r7, #24]
 800d616:	69ba      	ldr	r2, [r7, #24]
 800d618:	693b      	ldr	r3, [r7, #16]
 800d61a:	429a      	cmp	r2, r3
 800d61c:	d3e2      	bcc.n	800d5e4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d61e:	2300      	movs	r3, #0
}
 800d620:	4618      	mov	r0, r3
 800d622:	3724      	adds	r7, #36	; 0x24
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr

0800d62c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b08b      	sub	sp, #44	; 0x2c
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	60b9      	str	r1, [r7, #8]
 800d636:	4613      	mov	r3, r2
 800d638:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d642:	88fb      	ldrh	r3, [r7, #6]
 800d644:	089b      	lsrs	r3, r3, #2
 800d646:	b29b      	uxth	r3, r3
 800d648:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d64a:	88fb      	ldrh	r3, [r7, #6]
 800d64c:	f003 0303 	and.w	r3, r3, #3
 800d650:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d652:	2300      	movs	r3, #0
 800d654:	623b      	str	r3, [r7, #32]
 800d656:	e014      	b.n	800d682 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d658:	69bb      	ldr	r3, [r7, #24]
 800d65a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d662:	601a      	str	r2, [r3, #0]
    pDest++;
 800d664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d666:	3301      	adds	r3, #1
 800d668:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d66c:	3301      	adds	r3, #1
 800d66e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d672:	3301      	adds	r3, #1
 800d674:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d678:	3301      	adds	r3, #1
 800d67a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800d67c:	6a3b      	ldr	r3, [r7, #32]
 800d67e:	3301      	adds	r3, #1
 800d680:	623b      	str	r3, [r7, #32]
 800d682:	6a3a      	ldr	r2, [r7, #32]
 800d684:	697b      	ldr	r3, [r7, #20]
 800d686:	429a      	cmp	r2, r3
 800d688:	d3e6      	bcc.n	800d658 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d68a:	8bfb      	ldrh	r3, [r7, #30]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d01e      	beq.n	800d6ce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d690:	2300      	movs	r3, #0
 800d692:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d694:	69bb      	ldr	r3, [r7, #24]
 800d696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d69a:	461a      	mov	r2, r3
 800d69c:	f107 0310 	add.w	r3, r7, #16
 800d6a0:	6812      	ldr	r2, [r2, #0]
 800d6a2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d6a4:	693a      	ldr	r2, [r7, #16]
 800d6a6:	6a3b      	ldr	r3, [r7, #32]
 800d6a8:	b2db      	uxtb	r3, r3
 800d6aa:	00db      	lsls	r3, r3, #3
 800d6ac:	fa22 f303 	lsr.w	r3, r2, r3
 800d6b0:	b2da      	uxtb	r2, r3
 800d6b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b4:	701a      	strb	r2, [r3, #0]
      i++;
 800d6b6:	6a3b      	ldr	r3, [r7, #32]
 800d6b8:	3301      	adds	r3, #1
 800d6ba:	623b      	str	r3, [r7, #32]
      pDest++;
 800d6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6be:	3301      	adds	r3, #1
 800d6c0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800d6c2:	8bfb      	ldrh	r3, [r7, #30]
 800d6c4:	3b01      	subs	r3, #1
 800d6c6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d6c8:	8bfb      	ldrh	r3, [r7, #30]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d1ea      	bne.n	800d6a4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d6ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	372c      	adds	r7, #44	; 0x2c
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr

0800d6dc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d6dc:	b480      	push	{r7}
 800d6de:	b085      	sub	sp, #20
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	695b      	ldr	r3, [r3, #20]
 800d6e8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	699b      	ldr	r3, [r3, #24]
 800d6ee:	68fa      	ldr	r2, [r7, #12]
 800d6f0:	4013      	ands	r3, r2
 800d6f2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	3714      	adds	r7, #20
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr

0800d702 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d702:	b480      	push	{r7}
 800d704:	b083      	sub	sp, #12
 800d706:	af00      	add	r7, sp, #0
 800d708:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	695b      	ldr	r3, [r3, #20]
 800d70e:	f003 0301 	and.w	r3, r3, #1
}
 800d712:	4618      	mov	r0, r3
 800d714:	370c      	adds	r7, #12
 800d716:	46bd      	mov	sp, r7
 800d718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71c:	4770      	bx	lr
	...

0800d720 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d720:	b480      	push	{r7}
 800d722:	b085      	sub	sp, #20
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d728:	2300      	movs	r3, #0
 800d72a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	3301      	adds	r3, #1
 800d730:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	4a13      	ldr	r2, [pc, #76]	; (800d784 <USB_CoreReset+0x64>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d901      	bls.n	800d73e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d73a:	2303      	movs	r3, #3
 800d73c:	e01b      	b.n	800d776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	2b00      	cmp	r3, #0
 800d744:	daf2      	bge.n	800d72c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d746:	2300      	movs	r3, #0
 800d748:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	691b      	ldr	r3, [r3, #16]
 800d74e:	f043 0201 	orr.w	r2, r3, #1
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	3301      	adds	r3, #1
 800d75a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	4a09      	ldr	r2, [pc, #36]	; (800d784 <USB_CoreReset+0x64>)
 800d760:	4293      	cmp	r3, r2
 800d762:	d901      	bls.n	800d768 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d764:	2303      	movs	r3, #3
 800d766:	e006      	b.n	800d776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	691b      	ldr	r3, [r3, #16]
 800d76c:	f003 0301 	and.w	r3, r3, #1
 800d770:	2b01      	cmp	r3, #1
 800d772:	d0f0      	beq.n	800d756 <USB_CoreReset+0x36>

  return HAL_OK;
 800d774:	2300      	movs	r3, #0
}
 800d776:	4618      	mov	r0, r3
 800d778:	3714      	adds	r7, #20
 800d77a:	46bd      	mov	sp, r7
 800d77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d780:	4770      	bx	lr
 800d782:	bf00      	nop
 800d784:	00030d40 	.word	0x00030d40

0800d788 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d788:	b084      	sub	sp, #16
 800d78a:	b580      	push	{r7, lr}
 800d78c:	b086      	sub	sp, #24
 800d78e:	af00      	add	r7, sp, #0
 800d790:	6078      	str	r0, [r7, #4]
 800d792:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800d796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d79a:	2300      	movs	r3, #0
 800d79c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d7a8:	461a      	mov	r2, r3
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7b2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7be:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7ca:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d018      	beq.n	800d810 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800d7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7e0:	2b01      	cmp	r3, #1
 800d7e2:	d10a      	bne.n	800d7fa <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	68fa      	ldr	r2, [r7, #12]
 800d7ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d7f2:	f043 0304 	orr.w	r3, r3, #4
 800d7f6:	6013      	str	r3, [r2, #0]
 800d7f8:	e014      	b.n	800d824 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	68fa      	ldr	r2, [r7, #12]
 800d804:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d808:	f023 0304 	bic.w	r3, r3, #4
 800d80c:	6013      	str	r3, [r2, #0]
 800d80e:	e009      	b.n	800d824 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d81e:	f023 0304 	bic.w	r3, r3, #4
 800d822:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d824:	2110      	movs	r1, #16
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f7ff fe5e 	bl	800d4e8 <USB_FlushTxFifo>
 800d82c:	4603      	mov	r3, r0
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d001      	beq.n	800d836 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800d832:	2301      	movs	r3, #1
 800d834:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d836:	6878      	ldr	r0, [r7, #4]
 800d838:	f7ff fe8a 	bl	800d550 <USB_FlushRxFifo>
 800d83c:	4603      	mov	r3, r0
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d001      	beq.n	800d846 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800d842:	2301      	movs	r3, #1
 800d844:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800d846:	2300      	movs	r3, #0
 800d848:	613b      	str	r3, [r7, #16]
 800d84a:	e015      	b.n	800d878 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800d84c:	693b      	ldr	r3, [r7, #16]
 800d84e:	015a      	lsls	r2, r3, #5
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	4413      	add	r3, r2
 800d854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d858:	461a      	mov	r2, r3
 800d85a:	f04f 33ff 	mov.w	r3, #4294967295
 800d85e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800d860:	693b      	ldr	r3, [r7, #16]
 800d862:	015a      	lsls	r2, r3, #5
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	4413      	add	r3, r2
 800d868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d86c:	461a      	mov	r2, r3
 800d86e:	2300      	movs	r3, #0
 800d870:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800d872:	693b      	ldr	r3, [r7, #16]
 800d874:	3301      	adds	r3, #1
 800d876:	613b      	str	r3, [r7, #16]
 800d878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d87a:	693a      	ldr	r2, [r7, #16]
 800d87c:	429a      	cmp	r2, r3
 800d87e:	d3e5      	bcc.n	800d84c <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2200      	movs	r2, #0
 800d884:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	f04f 32ff 	mov.w	r2, #4294967295
 800d88c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d896:	2b00      	cmp	r3, #0
 800d898:	d00b      	beq.n	800d8b2 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d8a0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	4a13      	ldr	r2, [pc, #76]	; (800d8f4 <USB_HostInit+0x16c>)
 800d8a6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	4a13      	ldr	r2, [pc, #76]	; (800d8f8 <USB_HostInit+0x170>)
 800d8ac:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800d8b0:	e009      	b.n	800d8c6 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	2280      	movs	r2, #128	; 0x80
 800d8b6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	4a10      	ldr	r2, [pc, #64]	; (800d8fc <USB_HostInit+0x174>)
 800d8bc:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	4a0f      	ldr	r2, [pc, #60]	; (800d900 <USB_HostInit+0x178>)
 800d8c2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d105      	bne.n	800d8d8 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	699b      	ldr	r3, [r3, #24]
 800d8d0:	f043 0210 	orr.w	r2, r3, #16
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	699a      	ldr	r2, [r3, #24]
 800d8dc:	4b09      	ldr	r3, [pc, #36]	; (800d904 <USB_HostInit+0x17c>)
 800d8de:	4313      	orrs	r3, r2
 800d8e0:	687a      	ldr	r2, [r7, #4]
 800d8e2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800d8e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	3718      	adds	r7, #24
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d8f0:	b004      	add	sp, #16
 800d8f2:	4770      	bx	lr
 800d8f4:	01000200 	.word	0x01000200
 800d8f8:	00e00300 	.word	0x00e00300
 800d8fc:	00600080 	.word	0x00600080
 800d900:	004000e0 	.word	0x004000e0
 800d904:	a3200008 	.word	0xa3200008

0800d908 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800d908:	b480      	push	{r7}
 800d90a:	b085      	sub	sp, #20
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
 800d910:	460b      	mov	r3, r1
 800d912:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	68fa      	ldr	r2, [r7, #12]
 800d922:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d926:	f023 0303 	bic.w	r3, r3, #3
 800d92a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d932:	681a      	ldr	r2, [r3, #0]
 800d934:	78fb      	ldrb	r3, [r7, #3]
 800d936:	f003 0303 	and.w	r3, r3, #3
 800d93a:	68f9      	ldr	r1, [r7, #12]
 800d93c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d940:	4313      	orrs	r3, r2
 800d942:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800d944:	78fb      	ldrb	r3, [r7, #3]
 800d946:	2b01      	cmp	r3, #1
 800d948:	d107      	bne.n	800d95a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d950:	461a      	mov	r2, r3
 800d952:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800d956:	6053      	str	r3, [r2, #4]
 800d958:	e009      	b.n	800d96e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800d95a:	78fb      	ldrb	r3, [r7, #3]
 800d95c:	2b02      	cmp	r3, #2
 800d95e:	d106      	bne.n	800d96e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d966:	461a      	mov	r2, r3
 800d968:	f241 7370 	movw	r3, #6000	; 0x1770
 800d96c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800d96e:	2300      	movs	r3, #0
}
 800d970:	4618      	mov	r0, r3
 800d972:	3714      	adds	r7, #20
 800d974:	46bd      	mov	sp, r7
 800d976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97a:	4770      	bx	lr

0800d97c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b084      	sub	sp, #16
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800d988:	2300      	movs	r3, #0
 800d98a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800d996:	68bb      	ldr	r3, [r7, #8]
 800d998:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d99c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	68fa      	ldr	r2, [r7, #12]
 800d9a2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d9a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d9aa:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800d9ac:	2064      	movs	r0, #100	; 0x64
 800d9ae:	f7f9 f989 	bl	8006cc4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800d9b2:	68bb      	ldr	r3, [r7, #8]
 800d9b4:	68fa      	ldr	r2, [r7, #12]
 800d9b6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800d9ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d9be:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800d9c0:	200a      	movs	r0, #10
 800d9c2:	f7f9 f97f 	bl	8006cc4 <HAL_Delay>

  return HAL_OK;
 800d9c6:	2300      	movs	r3, #0
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3710      	adds	r7, #16
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800d9d0:	b480      	push	{r7}
 800d9d2:	b085      	sub	sp, #20
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	460b      	mov	r3, r1
 800d9da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800d9f4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d109      	bne.n	800da14 <USB_DriveVbus+0x44>
 800da00:	78fb      	ldrb	r3, [r7, #3]
 800da02:	2b01      	cmp	r3, #1
 800da04:	d106      	bne.n	800da14 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800da06:	68bb      	ldr	r3, [r7, #8]
 800da08:	68fa      	ldr	r2, [r7, #12]
 800da0a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800da0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800da12:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800da14:	68bb      	ldr	r3, [r7, #8]
 800da16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800da1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da1e:	d109      	bne.n	800da34 <USB_DriveVbus+0x64>
 800da20:	78fb      	ldrb	r3, [r7, #3]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d106      	bne.n	800da34 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	68fa      	ldr	r2, [r7, #12]
 800da2a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800da2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da32:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800da34:	2300      	movs	r3, #0
}
 800da36:	4618      	mov	r0, r3
 800da38:	3714      	adds	r7, #20
 800da3a:	46bd      	mov	sp, r7
 800da3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da40:	4770      	bx	lr

0800da42 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800da42:	b480      	push	{r7}
 800da44:	b085      	sub	sp, #20
 800da46:	af00      	add	r7, sp, #0
 800da48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800da4e:	2300      	movs	r3, #0
 800da50:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800da5c:	68bb      	ldr	r3, [r7, #8]
 800da5e:	0c5b      	lsrs	r3, r3, #17
 800da60:	f003 0303 	and.w	r3, r3, #3
}
 800da64:	4618      	mov	r0, r3
 800da66:	3714      	adds	r7, #20
 800da68:	46bd      	mov	sp, r7
 800da6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6e:	4770      	bx	lr

0800da70 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800da70:	b480      	push	{r7}
 800da72:	b085      	sub	sp, #20
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800da82:	689b      	ldr	r3, [r3, #8]
 800da84:	b29b      	uxth	r3, r3
}
 800da86:	4618      	mov	r0, r3
 800da88:	3714      	adds	r7, #20
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr
	...

0800da94 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b088      	sub	sp, #32
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
 800da9c:	4608      	mov	r0, r1
 800da9e:	4611      	mov	r1, r2
 800daa0:	461a      	mov	r2, r3
 800daa2:	4603      	mov	r3, r0
 800daa4:	70fb      	strb	r3, [r7, #3]
 800daa6:	460b      	mov	r3, r1
 800daa8:	70bb      	strb	r3, [r7, #2]
 800daaa:	4613      	mov	r3, r2
 800daac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800daae:	2300      	movs	r3, #0
 800dab0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800dab6:	78fb      	ldrb	r3, [r7, #3]
 800dab8:	015a      	lsls	r2, r3, #5
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	4413      	add	r3, r2
 800dabe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dac2:	461a      	mov	r2, r3
 800dac4:	f04f 33ff 	mov.w	r3, #4294967295
 800dac8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800daca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dace:	2b03      	cmp	r3, #3
 800dad0:	d87e      	bhi.n	800dbd0 <USB_HC_Init+0x13c>
 800dad2:	a201      	add	r2, pc, #4	; (adr r2, 800dad8 <USB_HC_Init+0x44>)
 800dad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dad8:	0800dae9 	.word	0x0800dae9
 800dadc:	0800db93 	.word	0x0800db93
 800dae0:	0800dae9 	.word	0x0800dae9
 800dae4:	0800db55 	.word	0x0800db55
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800dae8:	78fb      	ldrb	r3, [r7, #3]
 800daea:	015a      	lsls	r2, r3, #5
 800daec:	693b      	ldr	r3, [r7, #16]
 800daee:	4413      	add	r3, r2
 800daf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800daf4:	461a      	mov	r2, r3
 800daf6:	f240 439d 	movw	r3, #1181	; 0x49d
 800dafa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800dafc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800db00:	2b00      	cmp	r3, #0
 800db02:	da10      	bge.n	800db26 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800db04:	78fb      	ldrb	r3, [r7, #3]
 800db06:	015a      	lsls	r2, r3, #5
 800db08:	693b      	ldr	r3, [r7, #16]
 800db0a:	4413      	add	r3, r2
 800db0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db10:	68db      	ldr	r3, [r3, #12]
 800db12:	78fa      	ldrb	r2, [r7, #3]
 800db14:	0151      	lsls	r1, r2, #5
 800db16:	693a      	ldr	r2, [r7, #16]
 800db18:	440a      	add	r2, r1
 800db1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800db1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800db22:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800db24:	e057      	b.n	800dbd6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d051      	beq.n	800dbd6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800db32:	78fb      	ldrb	r3, [r7, #3]
 800db34:	015a      	lsls	r2, r3, #5
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	4413      	add	r3, r2
 800db3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db3e:	68db      	ldr	r3, [r3, #12]
 800db40:	78fa      	ldrb	r2, [r7, #3]
 800db42:	0151      	lsls	r1, r2, #5
 800db44:	693a      	ldr	r2, [r7, #16]
 800db46:	440a      	add	r2, r1
 800db48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800db4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800db50:	60d3      	str	r3, [r2, #12]
      break;
 800db52:	e040      	b.n	800dbd6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800db54:	78fb      	ldrb	r3, [r7, #3]
 800db56:	015a      	lsls	r2, r3, #5
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	4413      	add	r3, r2
 800db5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db60:	461a      	mov	r2, r3
 800db62:	f240 639d 	movw	r3, #1693	; 0x69d
 800db66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800db68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	da34      	bge.n	800dbda <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800db70:	78fb      	ldrb	r3, [r7, #3]
 800db72:	015a      	lsls	r2, r3, #5
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	4413      	add	r3, r2
 800db78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db7c:	68db      	ldr	r3, [r3, #12]
 800db7e:	78fa      	ldrb	r2, [r7, #3]
 800db80:	0151      	lsls	r1, r2, #5
 800db82:	693a      	ldr	r2, [r7, #16]
 800db84:	440a      	add	r2, r1
 800db86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800db8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800db8e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800db90:	e023      	b.n	800dbda <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800db92:	78fb      	ldrb	r3, [r7, #3]
 800db94:	015a      	lsls	r2, r3, #5
 800db96:	693b      	ldr	r3, [r7, #16]
 800db98:	4413      	add	r3, r2
 800db9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db9e:	461a      	mov	r2, r3
 800dba0:	f240 2325 	movw	r3, #549	; 0x225
 800dba4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800dba6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	da17      	bge.n	800dbde <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800dbae:	78fb      	ldrb	r3, [r7, #3]
 800dbb0:	015a      	lsls	r2, r3, #5
 800dbb2:	693b      	ldr	r3, [r7, #16]
 800dbb4:	4413      	add	r3, r2
 800dbb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dbba:	68db      	ldr	r3, [r3, #12]
 800dbbc:	78fa      	ldrb	r2, [r7, #3]
 800dbbe:	0151      	lsls	r1, r2, #5
 800dbc0:	693a      	ldr	r2, [r7, #16]
 800dbc2:	440a      	add	r2, r1
 800dbc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800dbc8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800dbcc:	60d3      	str	r3, [r2, #12]
      }
      break;
 800dbce:	e006      	b.n	800dbde <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800dbd0:	2301      	movs	r3, #1
 800dbd2:	77fb      	strb	r3, [r7, #31]
      break;
 800dbd4:	e004      	b.n	800dbe0 <USB_HC_Init+0x14c>
      break;
 800dbd6:	bf00      	nop
 800dbd8:	e002      	b.n	800dbe0 <USB_HC_Init+0x14c>
      break;
 800dbda:	bf00      	nop
 800dbdc:	e000      	b.n	800dbe0 <USB_HC_Init+0x14c>
      break;
 800dbde:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800dbe0:	78fb      	ldrb	r3, [r7, #3]
 800dbe2:	015a      	lsls	r2, r3, #5
 800dbe4:	693b      	ldr	r3, [r7, #16]
 800dbe6:	4413      	add	r3, r2
 800dbe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dbec:	68db      	ldr	r3, [r3, #12]
 800dbee:	78fa      	ldrb	r2, [r7, #3]
 800dbf0:	0151      	lsls	r1, r2, #5
 800dbf2:	693a      	ldr	r2, [r7, #16]
 800dbf4:	440a      	add	r2, r1
 800dbf6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800dbfa:	f043 0302 	orr.w	r3, r3, #2
 800dbfe:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800dc00:	693b      	ldr	r3, [r7, #16]
 800dc02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dc06:	699a      	ldr	r2, [r3, #24]
 800dc08:	78fb      	ldrb	r3, [r7, #3]
 800dc0a:	f003 030f 	and.w	r3, r3, #15
 800dc0e:	2101      	movs	r1, #1
 800dc10:	fa01 f303 	lsl.w	r3, r1, r3
 800dc14:	6939      	ldr	r1, [r7, #16]
 800dc16:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800dc1a:	4313      	orrs	r3, r2
 800dc1c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	699b      	ldr	r3, [r3, #24]
 800dc22:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800dc2a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	da03      	bge.n	800dc3a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800dc32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dc36:	61bb      	str	r3, [r7, #24]
 800dc38:	e001      	b.n	800dc3e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f7ff feff 	bl	800da42 <USB_GetHostSpeed>
 800dc44:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800dc46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800dc4a:	2b02      	cmp	r3, #2
 800dc4c:	d106      	bne.n	800dc5c <USB_HC_Init+0x1c8>
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	2b02      	cmp	r3, #2
 800dc52:	d003      	beq.n	800dc5c <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800dc54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dc58:	617b      	str	r3, [r7, #20]
 800dc5a:	e001      	b.n	800dc60 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800dc60:	787b      	ldrb	r3, [r7, #1]
 800dc62:	059b      	lsls	r3, r3, #22
 800dc64:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800dc68:	78bb      	ldrb	r3, [r7, #2]
 800dc6a:	02db      	lsls	r3, r3, #11
 800dc6c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800dc70:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800dc72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dc76:	049b      	lsls	r3, r3, #18
 800dc78:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800dc7c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800dc7e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800dc80:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800dc84:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800dc86:	69bb      	ldr	r3, [r7, #24]
 800dc88:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800dc8a:	78fb      	ldrb	r3, [r7, #3]
 800dc8c:	0159      	lsls	r1, r3, #5
 800dc8e:	693b      	ldr	r3, [r7, #16]
 800dc90:	440b      	add	r3, r1
 800dc92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dc96:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800dc98:	697b      	ldr	r3, [r7, #20]
 800dc9a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800dc9c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800dc9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dca2:	2b03      	cmp	r3, #3
 800dca4:	d003      	beq.n	800dcae <USB_HC_Init+0x21a>
 800dca6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d10f      	bne.n	800dcce <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800dcae:	78fb      	ldrb	r3, [r7, #3]
 800dcb0:	015a      	lsls	r2, r3, #5
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	4413      	add	r3, r2
 800dcb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	78fa      	ldrb	r2, [r7, #3]
 800dcbe:	0151      	lsls	r1, r2, #5
 800dcc0:	693a      	ldr	r2, [r7, #16]
 800dcc2:	440a      	add	r2, r1
 800dcc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800dcc8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800dccc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800dcce:	7ffb      	ldrb	r3, [r7, #31]
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3720      	adds	r7, #32
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b08c      	sub	sp, #48	; 0x30
 800dcdc:	af02      	add	r7, sp, #8
 800dcde:	60f8      	str	r0, [r7, #12]
 800dce0:	60b9      	str	r1, [r7, #8]
 800dce2:	4613      	mov	r3, r2
 800dce4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	785b      	ldrb	r3, [r3, #1]
 800dcee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800dcf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dcf4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d02d      	beq.n	800dd5e <USB_HC_StartXfer+0x86>
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	791b      	ldrb	r3, [r3, #4]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d129      	bne.n	800dd5e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800dd0a:	79fb      	ldrb	r3, [r7, #7]
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d117      	bne.n	800dd40 <USB_HC_StartXfer+0x68>
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	79db      	ldrb	r3, [r3, #7]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d003      	beq.n	800dd20 <USB_HC_StartXfer+0x48>
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	79db      	ldrb	r3, [r3, #7]
 800dd1c:	2b02      	cmp	r3, #2
 800dd1e:	d10f      	bne.n	800dd40 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800dd20:	69fb      	ldr	r3, [r7, #28]
 800dd22:	015a      	lsls	r2, r3, #5
 800dd24:	6a3b      	ldr	r3, [r7, #32]
 800dd26:	4413      	add	r3, r2
 800dd28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dd2c:	68db      	ldr	r3, [r3, #12]
 800dd2e:	69fa      	ldr	r2, [r7, #28]
 800dd30:	0151      	lsls	r1, r2, #5
 800dd32:	6a3a      	ldr	r2, [r7, #32]
 800dd34:	440a      	add	r2, r1
 800dd36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800dd3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd3e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800dd40:	79fb      	ldrb	r3, [r7, #7]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d10b      	bne.n	800dd5e <USB_HC_StartXfer+0x86>
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	795b      	ldrb	r3, [r3, #5]
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	d107      	bne.n	800dd5e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	785b      	ldrb	r3, [r3, #1]
 800dd52:	4619      	mov	r1, r3
 800dd54:	68f8      	ldr	r0, [r7, #12]
 800dd56:	f000 fa0f 	bl	800e178 <USB_DoPing>
      return HAL_OK;
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	e0f8      	b.n	800df50 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	695b      	ldr	r3, [r3, #20]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d018      	beq.n	800dd98 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	695b      	ldr	r3, [r3, #20]
 800dd6a:	68ba      	ldr	r2, [r7, #8]
 800dd6c:	8912      	ldrh	r2, [r2, #8]
 800dd6e:	4413      	add	r3, r2
 800dd70:	3b01      	subs	r3, #1
 800dd72:	68ba      	ldr	r2, [r7, #8]
 800dd74:	8912      	ldrh	r2, [r2, #8]
 800dd76:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd7a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800dd7c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800dd7e:	8b7b      	ldrh	r3, [r7, #26]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d90b      	bls.n	800dd9c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800dd84:	8b7b      	ldrh	r3, [r7, #26]
 800dd86:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800dd88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800dd8a:	68ba      	ldr	r2, [r7, #8]
 800dd8c:	8912      	ldrh	r2, [r2, #8]
 800dd8e:	fb03 f202 	mul.w	r2, r3, r2
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	611a      	str	r2, [r3, #16]
 800dd96:	e001      	b.n	800dd9c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800dd98:	2301      	movs	r3, #1
 800dd9a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	78db      	ldrb	r3, [r3, #3]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d007      	beq.n	800ddb4 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800dda4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800dda6:	68ba      	ldr	r2, [r7, #8]
 800dda8:	8912      	ldrh	r2, [r2, #8]
 800ddaa:	fb03 f202 	mul.w	r2, r3, r2
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	611a      	str	r2, [r3, #16]
 800ddb2:	e003      	b.n	800ddbc <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	695a      	ldr	r2, [r3, #20]
 800ddb8:	68bb      	ldr	r3, [r7, #8]
 800ddba:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	691b      	ldr	r3, [r3, #16]
 800ddc0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ddc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ddc6:	04d9      	lsls	r1, r3, #19
 800ddc8:	4b63      	ldr	r3, [pc, #396]	; (800df58 <USB_HC_StartXfer+0x280>)
 800ddca:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ddcc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	7a9b      	ldrb	r3, [r3, #10]
 800ddd2:	075b      	lsls	r3, r3, #29
 800ddd4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ddd8:	69f9      	ldr	r1, [r7, #28]
 800ddda:	0148      	lsls	r0, r1, #5
 800dddc:	6a39      	ldr	r1, [r7, #32]
 800ddde:	4401      	add	r1, r0
 800dde0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800dde4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800dde6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800dde8:	79fb      	ldrb	r3, [r7, #7]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d009      	beq.n	800de02 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ddee:	68bb      	ldr	r3, [r7, #8]
 800ddf0:	68d9      	ldr	r1, [r3, #12]
 800ddf2:	69fb      	ldr	r3, [r7, #28]
 800ddf4:	015a      	lsls	r2, r3, #5
 800ddf6:	6a3b      	ldr	r3, [r7, #32]
 800ddf8:	4413      	add	r3, r2
 800ddfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ddfe:	460a      	mov	r2, r1
 800de00:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800de02:	6a3b      	ldr	r3, [r7, #32]
 800de04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800de08:	689b      	ldr	r3, [r3, #8]
 800de0a:	f003 0301 	and.w	r3, r3, #1
 800de0e:	2b00      	cmp	r3, #0
 800de10:	bf0c      	ite	eq
 800de12:	2301      	moveq	r3, #1
 800de14:	2300      	movne	r3, #0
 800de16:	b2db      	uxtb	r3, r3
 800de18:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800de1a:	69fb      	ldr	r3, [r7, #28]
 800de1c:	015a      	lsls	r2, r3, #5
 800de1e:	6a3b      	ldr	r3, [r7, #32]
 800de20:	4413      	add	r3, r2
 800de22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	69fa      	ldr	r2, [r7, #28]
 800de2a:	0151      	lsls	r1, r2, #5
 800de2c:	6a3a      	ldr	r2, [r7, #32]
 800de2e:	440a      	add	r2, r1
 800de30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800de34:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800de38:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800de3a:	69fb      	ldr	r3, [r7, #28]
 800de3c:	015a      	lsls	r2, r3, #5
 800de3e:	6a3b      	ldr	r3, [r7, #32]
 800de40:	4413      	add	r3, r2
 800de42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de46:	681a      	ldr	r2, [r3, #0]
 800de48:	7e7b      	ldrb	r3, [r7, #25]
 800de4a:	075b      	lsls	r3, r3, #29
 800de4c:	69f9      	ldr	r1, [r7, #28]
 800de4e:	0148      	lsls	r0, r1, #5
 800de50:	6a39      	ldr	r1, [r7, #32]
 800de52:	4401      	add	r1, r0
 800de54:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800de58:	4313      	orrs	r3, r2
 800de5a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800de5c:	69fb      	ldr	r3, [r7, #28]
 800de5e:	015a      	lsls	r2, r3, #5
 800de60:	6a3b      	ldr	r3, [r7, #32]
 800de62:	4413      	add	r3, r2
 800de64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800de72:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	78db      	ldrb	r3, [r3, #3]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d004      	beq.n	800de86 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de82:	613b      	str	r3, [r7, #16]
 800de84:	e003      	b.n	800de8e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800de8c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800de8e:	693b      	ldr	r3, [r7, #16]
 800de90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800de94:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800de96:	69fb      	ldr	r3, [r7, #28]
 800de98:	015a      	lsls	r2, r3, #5
 800de9a:	6a3b      	ldr	r3, [r7, #32]
 800de9c:	4413      	add	r3, r2
 800de9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dea2:	461a      	mov	r2, r3
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800dea8:	79fb      	ldrb	r3, [r7, #7]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d001      	beq.n	800deb2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800deae:	2300      	movs	r3, #0
 800deb0:	e04e      	b.n	800df50 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800deb2:	68bb      	ldr	r3, [r7, #8]
 800deb4:	78db      	ldrb	r3, [r3, #3]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d149      	bne.n	800df4e <USB_HC_StartXfer+0x276>
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	695b      	ldr	r3, [r3, #20]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d045      	beq.n	800df4e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	79db      	ldrb	r3, [r3, #7]
 800dec6:	2b03      	cmp	r3, #3
 800dec8:	d830      	bhi.n	800df2c <USB_HC_StartXfer+0x254>
 800deca:	a201      	add	r2, pc, #4	; (adr r2, 800ded0 <USB_HC_StartXfer+0x1f8>)
 800decc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ded0:	0800dee1 	.word	0x0800dee1
 800ded4:	0800df05 	.word	0x0800df05
 800ded8:	0800dee1 	.word	0x0800dee1
 800dedc:	0800df05 	.word	0x0800df05
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800dee0:	68bb      	ldr	r3, [r7, #8]
 800dee2:	695b      	ldr	r3, [r3, #20]
 800dee4:	3303      	adds	r3, #3
 800dee6:	089b      	lsrs	r3, r3, #2
 800dee8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800deea:	8afa      	ldrh	r2, [r7, #22]
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800def0:	b29b      	uxth	r3, r3
 800def2:	429a      	cmp	r2, r3
 800def4:	d91c      	bls.n	800df30 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	699b      	ldr	r3, [r3, #24]
 800defa:	f043 0220 	orr.w	r2, r3, #32
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	619a      	str	r2, [r3, #24]
        }
        break;
 800df02:	e015      	b.n	800df30 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	695b      	ldr	r3, [r3, #20]
 800df08:	3303      	adds	r3, #3
 800df0a:	089b      	lsrs	r3, r3, #2
 800df0c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800df0e:	8afa      	ldrh	r2, [r7, #22]
 800df10:	6a3b      	ldr	r3, [r7, #32]
 800df12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800df16:	691b      	ldr	r3, [r3, #16]
 800df18:	b29b      	uxth	r3, r3
 800df1a:	429a      	cmp	r2, r3
 800df1c:	d90a      	bls.n	800df34 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	699b      	ldr	r3, [r3, #24]
 800df22:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	619a      	str	r2, [r3, #24]
        }
        break;
 800df2a:	e003      	b.n	800df34 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800df2c:	bf00      	nop
 800df2e:	e002      	b.n	800df36 <USB_HC_StartXfer+0x25e>
        break;
 800df30:	bf00      	nop
 800df32:	e000      	b.n	800df36 <USB_HC_StartXfer+0x25e>
        break;
 800df34:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800df36:	68bb      	ldr	r3, [r7, #8]
 800df38:	68d9      	ldr	r1, [r3, #12]
 800df3a:	68bb      	ldr	r3, [r7, #8]
 800df3c:	785a      	ldrb	r2, [r3, #1]
 800df3e:	68bb      	ldr	r3, [r7, #8]
 800df40:	695b      	ldr	r3, [r3, #20]
 800df42:	b29b      	uxth	r3, r3
 800df44:	2000      	movs	r0, #0
 800df46:	9000      	str	r0, [sp, #0]
 800df48:	68f8      	ldr	r0, [r7, #12]
 800df4a:	f7ff fb31 	bl	800d5b0 <USB_WritePacket>
  }

  return HAL_OK;
 800df4e:	2300      	movs	r3, #0
}
 800df50:	4618      	mov	r0, r3
 800df52:	3728      	adds	r7, #40	; 0x28
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}
 800df58:	1ff80000 	.word	0x1ff80000

0800df5c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b085      	sub	sp, #20
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800df6e:	695b      	ldr	r3, [r3, #20]
 800df70:	b29b      	uxth	r3, r3
}
 800df72:	4618      	mov	r0, r3
 800df74:	3714      	adds	r7, #20
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr

0800df7e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800df7e:	b480      	push	{r7}
 800df80:	b089      	sub	sp, #36	; 0x24
 800df82:	af00      	add	r7, sp, #0
 800df84:	6078      	str	r0, [r7, #4]
 800df86:	460b      	mov	r3, r1
 800df88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800df8e:	78fb      	ldrb	r3, [r7, #3]
 800df90:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800df92:	2300      	movs	r3, #0
 800df94:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800df96:	69bb      	ldr	r3, [r7, #24]
 800df98:	015a      	lsls	r2, r3, #5
 800df9a:	69fb      	ldr	r3, [r7, #28]
 800df9c:	4413      	add	r3, r2
 800df9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	0c9b      	lsrs	r3, r3, #18
 800dfa6:	f003 0303 	and.w	r3, r3, #3
 800dfaa:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800dfac:	69bb      	ldr	r3, [r7, #24]
 800dfae:	015a      	lsls	r2, r3, #5
 800dfb0:	69fb      	ldr	r3, [r7, #28]
 800dfb2:	4413      	add	r3, r2
 800dfb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	0fdb      	lsrs	r3, r3, #31
 800dfbc:	f003 0301 	and.w	r3, r3, #1
 800dfc0:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	689b      	ldr	r3, [r3, #8]
 800dfc6:	f003 0320 	and.w	r3, r3, #32
 800dfca:	2b20      	cmp	r3, #32
 800dfcc:	d104      	bne.n	800dfd8 <USB_HC_Halt+0x5a>
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d101      	bne.n	800dfd8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	e0c8      	b.n	800e16a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800dfd8:	697b      	ldr	r3, [r7, #20]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d002      	beq.n	800dfe4 <USB_HC_Halt+0x66>
 800dfde:	697b      	ldr	r3, [r7, #20]
 800dfe0:	2b02      	cmp	r3, #2
 800dfe2:	d163      	bne.n	800e0ac <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800dfe4:	69bb      	ldr	r3, [r7, #24]
 800dfe6:	015a      	lsls	r2, r3, #5
 800dfe8:	69fb      	ldr	r3, [r7, #28]
 800dfea:	4413      	add	r3, r2
 800dfec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	69ba      	ldr	r2, [r7, #24]
 800dff4:	0151      	lsls	r1, r2, #5
 800dff6:	69fa      	ldr	r2, [r7, #28]
 800dff8:	440a      	add	r2, r1
 800dffa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800dffe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e002:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	689b      	ldr	r3, [r3, #8]
 800e008:	f003 0320 	and.w	r3, r3, #32
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	f040 80ab 	bne.w	800e168 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e016:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d133      	bne.n	800e086 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800e01e:	69bb      	ldr	r3, [r7, #24]
 800e020:	015a      	lsls	r2, r3, #5
 800e022:	69fb      	ldr	r3, [r7, #28]
 800e024:	4413      	add	r3, r2
 800e026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	69ba      	ldr	r2, [r7, #24]
 800e02e:	0151      	lsls	r1, r2, #5
 800e030:	69fa      	ldr	r2, [r7, #28]
 800e032:	440a      	add	r2, r1
 800e034:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e038:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e03c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e03e:	69bb      	ldr	r3, [r7, #24]
 800e040:	015a      	lsls	r2, r3, #5
 800e042:	69fb      	ldr	r3, [r7, #28]
 800e044:	4413      	add	r3, r2
 800e046:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	69ba      	ldr	r2, [r7, #24]
 800e04e:	0151      	lsls	r1, r2, #5
 800e050:	69fa      	ldr	r2, [r7, #28]
 800e052:	440a      	add	r2, r1
 800e054:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e058:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e05c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	3301      	adds	r3, #1
 800e062:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e06a:	d81d      	bhi.n	800e0a8 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e06c:	69bb      	ldr	r3, [r7, #24]
 800e06e:	015a      	lsls	r2, r3, #5
 800e070:	69fb      	ldr	r3, [r7, #28]
 800e072:	4413      	add	r3, r2
 800e074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e07e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e082:	d0ec      	beq.n	800e05e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e084:	e070      	b.n	800e168 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e086:	69bb      	ldr	r3, [r7, #24]
 800e088:	015a      	lsls	r2, r3, #5
 800e08a:	69fb      	ldr	r3, [r7, #28]
 800e08c:	4413      	add	r3, r2
 800e08e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	69ba      	ldr	r2, [r7, #24]
 800e096:	0151      	lsls	r1, r2, #5
 800e098:	69fa      	ldr	r2, [r7, #28]
 800e09a:	440a      	add	r2, r1
 800e09c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e0a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e0a4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e0a6:	e05f      	b.n	800e168 <USB_HC_Halt+0x1ea>
            break;
 800e0a8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e0aa:	e05d      	b.n	800e168 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800e0ac:	69bb      	ldr	r3, [r7, #24]
 800e0ae:	015a      	lsls	r2, r3, #5
 800e0b0:	69fb      	ldr	r3, [r7, #28]
 800e0b2:	4413      	add	r3, r2
 800e0b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	69ba      	ldr	r2, [r7, #24]
 800e0bc:	0151      	lsls	r1, r2, #5
 800e0be:	69fa      	ldr	r2, [r7, #28]
 800e0c0:	440a      	add	r2, r1
 800e0c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e0c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e0ca:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800e0cc:	69fb      	ldr	r3, [r7, #28]
 800e0ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e0d2:	691b      	ldr	r3, [r3, #16]
 800e0d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d133      	bne.n	800e144 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800e0dc:	69bb      	ldr	r3, [r7, #24]
 800e0de:	015a      	lsls	r2, r3, #5
 800e0e0:	69fb      	ldr	r3, [r7, #28]
 800e0e2:	4413      	add	r3, r2
 800e0e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	69ba      	ldr	r2, [r7, #24]
 800e0ec:	0151      	lsls	r1, r2, #5
 800e0ee:	69fa      	ldr	r2, [r7, #28]
 800e0f0:	440a      	add	r2, r1
 800e0f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e0f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e0fa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e0fc:	69bb      	ldr	r3, [r7, #24]
 800e0fe:	015a      	lsls	r2, r3, #5
 800e100:	69fb      	ldr	r3, [r7, #28]
 800e102:	4413      	add	r3, r2
 800e104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	69ba      	ldr	r2, [r7, #24]
 800e10c:	0151      	lsls	r1, r2, #5
 800e10e:	69fa      	ldr	r2, [r7, #28]
 800e110:	440a      	add	r2, r1
 800e112:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e116:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e11a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	3301      	adds	r3, #1
 800e120:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e128:	d81d      	bhi.n	800e166 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e12a:	69bb      	ldr	r3, [r7, #24]
 800e12c:	015a      	lsls	r2, r3, #5
 800e12e:	69fb      	ldr	r3, [r7, #28]
 800e130:	4413      	add	r3, r2
 800e132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e13c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e140:	d0ec      	beq.n	800e11c <USB_HC_Halt+0x19e>
 800e142:	e011      	b.n	800e168 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e144:	69bb      	ldr	r3, [r7, #24]
 800e146:	015a      	lsls	r2, r3, #5
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	4413      	add	r3, r2
 800e14c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	69ba      	ldr	r2, [r7, #24]
 800e154:	0151      	lsls	r1, r2, #5
 800e156:	69fa      	ldr	r2, [r7, #28]
 800e158:	440a      	add	r2, r1
 800e15a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e15e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e162:	6013      	str	r3, [r2, #0]
 800e164:	e000      	b.n	800e168 <USB_HC_Halt+0x1ea>
          break;
 800e166:	bf00      	nop
    }
  }

  return HAL_OK;
 800e168:	2300      	movs	r3, #0
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3724      	adds	r7, #36	; 0x24
 800e16e:	46bd      	mov	sp, r7
 800e170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e174:	4770      	bx	lr
	...

0800e178 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800e178:	b480      	push	{r7}
 800e17a:	b087      	sub	sp, #28
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
 800e180:	460b      	mov	r3, r1
 800e182:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800e188:	78fb      	ldrb	r3, [r7, #3]
 800e18a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800e18c:	2301      	movs	r3, #1
 800e18e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	04da      	lsls	r2, r3, #19
 800e194:	4b15      	ldr	r3, [pc, #84]	; (800e1ec <USB_DoPing+0x74>)
 800e196:	4013      	ands	r3, r2
 800e198:	693a      	ldr	r2, [r7, #16]
 800e19a:	0151      	lsls	r1, r2, #5
 800e19c:	697a      	ldr	r2, [r7, #20]
 800e19e:	440a      	add	r2, r1
 800e1a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e1a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e1a8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	015a      	lsls	r2, r3, #5
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	4413      	add	r3, r2
 800e1b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800e1ba:	68bb      	ldr	r3, [r7, #8]
 800e1bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e1c0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e1c8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800e1ca:	693b      	ldr	r3, [r7, #16]
 800e1cc:	015a      	lsls	r2, r3, #5
 800e1ce:	697b      	ldr	r3, [r7, #20]
 800e1d0:	4413      	add	r3, r2
 800e1d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e1d6:	461a      	mov	r2, r3
 800e1d8:	68bb      	ldr	r3, [r7, #8]
 800e1da:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800e1dc:	2300      	movs	r3, #0
}
 800e1de:	4618      	mov	r0, r3
 800e1e0:	371c      	adds	r7, #28
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e8:	4770      	bx	lr
 800e1ea:	bf00      	nop
 800e1ec:	1ff80000 	.word	0x1ff80000

0800e1f0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b088      	sub	sp, #32
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800e200:	2300      	movs	r3, #0
 800e202:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800e204:	6878      	ldr	r0, [r7, #4]
 800e206:	f7ff f911 	bl	800d42c <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e20a:	2110      	movs	r1, #16
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f7ff f96b 	bl	800d4e8 <USB_FlushTxFifo>
 800e212:	4603      	mov	r3, r0
 800e214:	2b00      	cmp	r3, #0
 800e216:	d001      	beq.n	800e21c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800e218:	2301      	movs	r3, #1
 800e21a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e21c:	6878      	ldr	r0, [r7, #4]
 800e21e:	f7ff f997 	bl	800d550 <USB_FlushRxFifo>
 800e222:	4603      	mov	r3, r0
 800e224:	2b00      	cmp	r3, #0
 800e226:	d001      	beq.n	800e22c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800e228:	2301      	movs	r3, #1
 800e22a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800e22c:	2300      	movs	r3, #0
 800e22e:	61bb      	str	r3, [r7, #24]
 800e230:	e01f      	b.n	800e272 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	015a      	lsls	r2, r3, #5
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	4413      	add	r3, r2
 800e23a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800e242:	693b      	ldr	r3, [r7, #16]
 800e244:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e248:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e250:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e258:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800e25a:	69bb      	ldr	r3, [r7, #24]
 800e25c:	015a      	lsls	r2, r3, #5
 800e25e:	697b      	ldr	r3, [r7, #20]
 800e260:	4413      	add	r3, r2
 800e262:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e266:	461a      	mov	r2, r3
 800e268:	693b      	ldr	r3, [r7, #16]
 800e26a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800e26c:	69bb      	ldr	r3, [r7, #24]
 800e26e:	3301      	adds	r3, #1
 800e270:	61bb      	str	r3, [r7, #24]
 800e272:	69bb      	ldr	r3, [r7, #24]
 800e274:	2b0f      	cmp	r3, #15
 800e276:	d9dc      	bls.n	800e232 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800e278:	2300      	movs	r3, #0
 800e27a:	61bb      	str	r3, [r7, #24]
 800e27c:	e034      	b.n	800e2e8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800e27e:	69bb      	ldr	r3, [r7, #24]
 800e280:	015a      	lsls	r2, r3, #5
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	4413      	add	r3, r2
 800e286:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800e28e:	693b      	ldr	r3, [r7, #16]
 800e290:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e294:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800e296:	693b      	ldr	r3, [r7, #16]
 800e298:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e29c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800e29e:	693b      	ldr	r3, [r7, #16]
 800e2a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e2a4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800e2a6:	69bb      	ldr	r3, [r7, #24]
 800e2a8:	015a      	lsls	r2, r3, #5
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	4413      	add	r3, r2
 800e2ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e2b2:	461a      	mov	r2, r3
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	3301      	adds	r3, #1
 800e2bc:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e2c4:	d80c      	bhi.n	800e2e0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e2c6:	69bb      	ldr	r3, [r7, #24]
 800e2c8:	015a      	lsls	r2, r3, #5
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	4413      	add	r3, r2
 800e2ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e2d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e2dc:	d0ec      	beq.n	800e2b8 <USB_StopHost+0xc8>
 800e2de:	e000      	b.n	800e2e2 <USB_StopHost+0xf2>
        break;
 800e2e0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800e2e2:	69bb      	ldr	r3, [r7, #24]
 800e2e4:	3301      	adds	r3, #1
 800e2e6:	61bb      	str	r3, [r7, #24]
 800e2e8:	69bb      	ldr	r3, [r7, #24]
 800e2ea:	2b0f      	cmp	r3, #15
 800e2ec:	d9c7      	bls.n	800e27e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e2f4:	461a      	mov	r2, r3
 800e2f6:	f04f 33ff 	mov.w	r3, #4294967295
 800e2fa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800e302:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f7ff f880 	bl	800d40a <USB_EnableGlobalInt>

  return ret;
 800e30a:	7ffb      	ldrb	r3, [r7, #31]
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	3720      	adds	r7, #32
 800e310:	46bd      	mov	sp, r7
 800e312:	bd80      	pop	{r7, pc}

0800e314 <USBH_MIDI_InterfaceInit>:
 *         The function init the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 800e314:	b590      	push	{r4, r7, lr}
 800e316:	b089      	sub	sp, #36	; 0x24
 800e318:	af04      	add	r7, sp, #16
 800e31a:	6078      	str	r0, [r7, #4]

	USBH_StatusTypeDef status = USBH_FAIL ;
 800e31c:	2302      	movs	r3, #2
 800e31e:	73fb      	strb	r3, [r7, #15]
	uint8_t interface = 0;
 800e320:	2300      	movs	r3, #0
 800e322:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle;

	//USB_MIDI_ChangeConnectionState(0);

	interface = USBH_FindInterface(phost, USB_AUDIO_CLASS, USB_MIDISTREAMING_SubCLASS, 0xFF);
 800e324:	23ff      	movs	r3, #255	; 0xff
 800e326:	2203      	movs	r2, #3
 800e328:	2101      	movs	r1, #1
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f000 fb93 	bl	800ea56 <USBH_FindInterface>
 800e330:	4603      	mov	r3, r0
 800e332:	73bb      	strb	r3, [r7, #14]

	if(interface == 0xFF) /* No Valid Interface */
 800e334:	7bbb      	ldrb	r3, [r7, #14]
 800e336:	2bff      	cmp	r3, #255	; 0xff
 800e338:	d102      	bne.n	800e340 <USBH_MIDI_InterfaceInit+0x2c>
	{
	  USBH_DbgLog ("Cannot Find the interface for MIDI Interface Class.");
	  USBH_DbgLog (phost->pActiveClass->Name);
	  status = USBH_FAIL;
 800e33a:	2302      	movs	r3, #2
 800e33c:	73fb      	strb	r3, [r7, #15]
 800e33e:	e0fc      	b.n	800e53a <USBH_MIDI_InterfaceInit+0x226>
	}
	else
	{
		USBH_SelectInterface (phost, interface);
 800e340:	7bbb      	ldrb	r3, [r7, #14]
 800e342:	4619      	mov	r1, r3
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fb6a 	bl	800ea1e <USBH_SelectInterface>

		phost->pActiveClass->pData = (MIDI_HandleTypeDef *)USBH_malloc (sizeof(MIDI_HandleTypeDef));
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f8d3 444c 	ldr.w	r4, [r3, #1100]	; 0x44c
 800e350:	201c      	movs	r0, #28
 800e352:	f005 f921 	bl	8013598 <malloc>
 800e356:	4603      	mov	r3, r0
 800e358:	61e3      	str	r3, [r4, #28]
		MIDI_Handle =  (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e360:	69db      	ldr	r3, [r3, #28]
 800e362:	60bb      	str	r3, [r7, #8]
		
		if (MIDI_Handle == NULL)
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d101      	bne.n	800e36e <USBH_MIDI_InterfaceInit+0x5a>
		{
			USBH_DbgLog("Cannot allocate memory for MIDI Handle");
			return USBH_FAIL;
 800e36a:	2302      	movs	r3, #2
 800e36c:	e0e6      	b.n	800e53c <USBH_MIDI_InterfaceInit+0x228>
		}

		USBH_memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef)); // clear memory for MIDI_Handle 		
 800e36e:	221c      	movs	r2, #28
 800e370:	2100      	movs	r1, #0
 800e372:	68b8      	ldr	r0, [r7, #8]
 800e374:	f005 f920 	bl	80135b8 <memset>

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e37e:	4619      	mov	r1, r3
 800e380:	687a      	ldr	r2, [r7, #4]
 800e382:	231a      	movs	r3, #26
 800e384:	fb01 f303 	mul.w	r3, r1, r3
 800e388:	4413      	add	r3, r2
 800e38a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e38e:	781b      	ldrb	r3, [r3, #0]
 800e390:	b25b      	sxtb	r3, r3
 800e392:	2b00      	cmp	r3, #0
 800e394:	da1c      	bge.n	800e3d0 <USBH_MIDI_InterfaceInit+0xbc>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e39c:	4619      	mov	r1, r3
 800e39e:	687a      	ldr	r2, [r7, #4]
 800e3a0:	231a      	movs	r3, #26
 800e3a2:	fb01 f303 	mul.w	r3, r1, r3
 800e3a6:	4413      	add	r3, r2
 800e3a8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e3ac:	781a      	ldrb	r2, [r3, #0]
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e3b8:	4619      	mov	r1, r3
 800e3ba:	687a      	ldr	r2, [r7, #4]
 800e3bc:	231a      	movs	r3, #26
 800e3be:	fb01 f303 	mul.w	r3, r1, r3
 800e3c2:	4413      	add	r3, r2
 800e3c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800e3c8:	881a      	ldrh	r2, [r3, #0]
 800e3ca:	68bb      	ldr	r3, [r7, #8]
 800e3cc:	811a      	strh	r2, [r3, #8]
 800e3ce:	e01b      	b.n	800e408 <USBH_MIDI_InterfaceInit+0xf4>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e3d6:	4619      	mov	r1, r3
 800e3d8:	687a      	ldr	r2, [r7, #4]
 800e3da:	231a      	movs	r3, #26
 800e3dc:	fb01 f303 	mul.w	r3, r1, r3
 800e3e0:	4413      	add	r3, r2
 800e3e2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e3e6:	781a      	ldrb	r2, [r3, #0]
 800e3e8:	68bb      	ldr	r3, [r7, #8]
 800e3ea:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e3f2:	4619      	mov	r1, r3
 800e3f4:	687a      	ldr	r2, [r7, #4]
 800e3f6:	231a      	movs	r3, #26
 800e3f8:	fb01 f303 	mul.w	r3, r1, r3
 800e3fc:	4413      	add	r3, r2
 800e3fe:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800e402:	881a      	ldrh	r2, [r3, #0]
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	80da      	strh	r2, [r3, #6]
		}

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e40e:	4619      	mov	r1, r3
 800e410:	687a      	ldr	r2, [r7, #4]
 800e412:	231a      	movs	r3, #26
 800e414:	fb01 f303 	mul.w	r3, r1, r3
 800e418:	4413      	add	r3, r2
 800e41a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	b25b      	sxtb	r3, r3
 800e422:	2b00      	cmp	r3, #0
 800e424:	da1c      	bge.n	800e460 <USBH_MIDI_InterfaceInit+0x14c>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e42c:	4619      	mov	r1, r3
 800e42e:	687a      	ldr	r2, [r7, #4]
 800e430:	231a      	movs	r3, #26
 800e432:	fb01 f303 	mul.w	r3, r1, r3
 800e436:	4413      	add	r3, r2
 800e438:	f203 3356 	addw	r3, r3, #854	; 0x356
 800e43c:	781a      	ldrb	r2, [r3, #0]
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e448:	4619      	mov	r1, r3
 800e44a:	687a      	ldr	r2, [r7, #4]
 800e44c:	231a      	movs	r3, #26
 800e44e:	fb01 f303 	mul.w	r3, r1, r3
 800e452:	4413      	add	r3, r2
 800e454:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800e458:	881a      	ldrh	r2, [r3, #0]
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	811a      	strh	r2, [r3, #8]
 800e45e:	e01b      	b.n	800e498 <USBH_MIDI_InterfaceInit+0x184>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e466:	4619      	mov	r1, r3
 800e468:	687a      	ldr	r2, [r7, #4]
 800e46a:	231a      	movs	r3, #26
 800e46c:	fb01 f303 	mul.w	r3, r1, r3
 800e470:	4413      	add	r3, r2
 800e472:	f203 3356 	addw	r3, r3, #854	; 0x356
 800e476:	781a      	ldrb	r2, [r3, #0]
 800e478:	68bb      	ldr	r3, [r7, #8]
 800e47a:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800e482:	4619      	mov	r1, r3
 800e484:	687a      	ldr	r2, [r7, #4]
 800e486:	231a      	movs	r3, #26
 800e488:	fb01 f303 	mul.w	r3, r1, r3
 800e48c:	4413      	add	r3, r2
 800e48e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800e492:	881a      	ldrh	r2, [r3, #0]
 800e494:	68bb      	ldr	r3, [r7, #8]
 800e496:	80da      	strh	r2, [r3, #6]
		}

		MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 800e498:	68bb      	ldr	r3, [r7, #8]
 800e49a:	78db      	ldrb	r3, [r3, #3]
 800e49c:	4619      	mov	r1, r3
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f001 fcfd 	bl	800fe9e <USBH_AllocPipe>
 800e4a4:	4603      	mov	r3, r0
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	68bb      	ldr	r3, [r7, #8]
 800e4aa:	709a      	strb	r2, [r3, #2]
		MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	791b      	ldrb	r3, [r3, #4]
 800e4b0:	4619      	mov	r1, r3
 800e4b2:	6878      	ldr	r0, [r7, #4]
 800e4b4:	f001 fcf3 	bl	800fe9e <USBH_AllocPipe>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	461a      	mov	r2, r3
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	705a      	strb	r2, [r3, #1]


		/* Open the new channels */
		USBH_OpenPipe  (phost,
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	7899      	ldrb	r1, [r3, #2]
 800e4c4:	68bb      	ldr	r3, [r7, #8]
 800e4c6:	78d8      	ldrb	r0, [r3, #3]
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e4d4:	68ba      	ldr	r2, [r7, #8]
 800e4d6:	88d2      	ldrh	r2, [r2, #6]
 800e4d8:	9202      	str	r2, [sp, #8]
 800e4da:	2202      	movs	r2, #2
 800e4dc:	9201      	str	r2, [sp, #4]
 800e4de:	9300      	str	r3, [sp, #0]
 800e4e0:	4623      	mov	r3, r4
 800e4e2:	4602      	mov	r2, r0
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f001 fcab 	bl	800fe40 <USBH_OpenPipe>
				phost->device.address,
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->OutEpSize);

		USBH_OpenPipe  (phost,
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	7859      	ldrb	r1, [r3, #1]
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	7918      	ldrb	r0, [r3, #4]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e4fe:	68ba      	ldr	r2, [r7, #8]
 800e500:	8912      	ldrh	r2, [r2, #8]
 800e502:	9202      	str	r2, [sp, #8]
 800e504:	2202      	movs	r2, #2
 800e506:	9201      	str	r2, [sp, #4]
 800e508:	9300      	str	r3, [sp, #0]
 800e50a:	4623      	mov	r3, r4
 800e50c:	4602      	mov	r2, r0
 800e50e:	6878      	ldr	r0, [r7, #4]
 800e510:	f001 fc96 	bl	800fe40 <USBH_OpenPipe>
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->InEpSize);

		//USB_MIDI_ChangeConnectionState(1);
		MIDI_Handle->state = MIDI_IDLE_STATE;
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	2200      	movs	r2, #0
 800e518:	701a      	strb	r2, [r3, #0]


		USBH_LL_SetToggle  (phost, MIDI_Handle->InPipe,0);
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	785b      	ldrb	r3, [r3, #1]
 800e51e:	2200      	movs	r2, #0
 800e520:	4619      	mov	r1, r3
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f001 ffb6 	bl	8010494 <USBH_LL_SetToggle>
		USBH_LL_SetToggle  (phost, MIDI_Handle->OutPipe,0);
 800e528:	68bb      	ldr	r3, [r7, #8]
 800e52a:	789b      	ldrb	r3, [r3, #2]
 800e52c:	2200      	movs	r2, #0
 800e52e:	4619      	mov	r1, r3
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f001 ffaf 	bl	8010494 <USBH_LL_SetToggle>
		status = USBH_OK;
 800e536:	2300      	movs	r3, #0
 800e538:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800e53a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	3714      	adds	r7, #20
 800e540:	46bd      	mov	sp, r7
 800e542:	bd90      	pop	{r4, r7, pc}

0800e544 <USBH_MIDI_InterfaceDeInit>:
 *         The function DeInit the Pipes used for the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b084      	sub	sp, #16
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e552:	69db      	ldr	r3, [r3, #28]
 800e554:	60fb      	str	r3, [r7, #12]

	if ( MIDI_Handle->OutPipe)
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	789b      	ldrb	r3, [r3, #2]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d00e      	beq.n	800e57c <USBH_MIDI_InterfaceDeInit+0x38>
	{
		USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	789b      	ldrb	r3, [r3, #2]
 800e562:	4619      	mov	r1, r3
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f001 fc8a 	bl	800fe7e <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->OutPipe);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	789b      	ldrb	r3, [r3, #2]
 800e56e:	4619      	mov	r1, r3
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f001 fcb6 	bl	800fee2 <USBH_FreePipe>
		MIDI_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	2200      	movs	r2, #0
 800e57a:	709a      	strb	r2, [r3, #2]
	}

	if ( MIDI_Handle->InPipe)
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	785b      	ldrb	r3, [r3, #1]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d00e      	beq.n	800e5a2 <USBH_MIDI_InterfaceDeInit+0x5e>
	{
		USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	785b      	ldrb	r3, [r3, #1]
 800e588:	4619      	mov	r1, r3
 800e58a:	6878      	ldr	r0, [r7, #4]
 800e58c:	f001 fc77 	bl	800fe7e <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->InPipe);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	785b      	ldrb	r3, [r3, #1]
 800e594:	4619      	mov	r1, r3
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f001 fca3 	bl	800fee2 <USBH_FreePipe>
		MIDI_Handle->InPipe = 0;     /* Reset the Channel as Free */
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	2200      	movs	r2, #0
 800e5a0:	705a      	strb	r2, [r3, #1]
	}

	if(phost->pActiveClass->pData)
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e5a8:	69db      	ldr	r3, [r3, #28]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d00b      	beq.n	800e5c6 <USBH_MIDI_InterfaceDeInit+0x82>
	{
		USBH_free (phost->pActiveClass->pData);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e5b4:	69db      	ldr	r3, [r3, #28]
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f004 fff6 	bl	80135a8 <free>
		phost->pActiveClass->pData = 0;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	61da      	str	r2, [r3, #28]
	}

	return USBH_OK;
 800e5c6:	2300      	movs	r3, #0
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3710      	adds	r7, #16
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <USBH_MIDI_ClassRequest>:
 *         for MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest (USBH_HandleTypeDef *phost)
{   
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b082      	sub	sp, #8
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]

	phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800e5de:	2102      	movs	r1, #2
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	4798      	blx	r3

	return USBH_OK;
 800e5e4:	2300      	movs	r3, #0
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3708      	adds	r7, #8
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}

0800e5ee <USBH_MIDI_Process>:
 *         (background process)
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_Process (USBH_HandleTypeDef *phost)
{
 800e5ee:	b580      	push	{r7, lr}
 800e5f0:	b084      	sub	sp, #16
 800e5f2:	af00      	add	r7, sp, #0
 800e5f4:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_BUSY;
 800e5f6:	2301      	movs	r3, #1
 800e5f8:	73fb      	strb	r3, [r7, #15]
	USBH_StatusTypeDef req_status = USBH_OK;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e604:	69db      	ldr	r3, [r3, #28]
 800e606:	60bb      	str	r3, [r7, #8]

	switch(MIDI_Handle->state)
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	781b      	ldrb	r3, [r3, #0]
 800e60c:	2b02      	cmp	r3, #2
 800e60e:	d010      	beq.n	800e632 <USBH_MIDI_Process+0x44>
 800e610:	2b02      	cmp	r3, #2
 800e612:	dc1b      	bgt.n	800e64c <USBH_MIDI_Process+0x5e>
 800e614:	2b00      	cmp	r3, #0
 800e616:	d002      	beq.n	800e61e <USBH_MIDI_Process+0x30>
 800e618:	2b01      	cmp	r3, #1
 800e61a:	d003      	beq.n	800e624 <USBH_MIDI_Process+0x36>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
		}
		break;

	default:
		break;
 800e61c:	e016      	b.n	800e64c <USBH_MIDI_Process+0x5e>
		status = USBH_OK;
 800e61e:	2300      	movs	r3, #0
 800e620:	73fb      	strb	r3, [r7, #15]
		break;
 800e622:	e016      	b.n	800e652 <USBH_MIDI_Process+0x64>
		MIDI_ProcessTransmission(phost);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f000 f86b 	bl	800e700 <MIDI_ProcessTransmission>
		MIDI_ProcessReception(phost);
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f000 f8d9 	bl	800e7e2 <MIDI_ProcessReception>
		break;
 800e630:	e00f      	b.n	800e652 <USBH_MIDI_Process+0x64>
		req_status = USBH_ClrFeature(phost, 0x00);
 800e632:	2100      	movs	r1, #0
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f000 ffd2 	bl	800f5de <USBH_ClrFeature>
 800e63a:	4603      	mov	r3, r0
 800e63c:	73bb      	strb	r3, [r7, #14]
		if(req_status == USBH_OK )
 800e63e:	7bbb      	ldrb	r3, [r7, #14]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d105      	bne.n	800e650 <USBH_MIDI_Process+0x62>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
 800e644:	68bb      	ldr	r3, [r7, #8]
 800e646:	2200      	movs	r2, #0
 800e648:	701a      	strb	r2, [r3, #0]
		break;
 800e64a:	e001      	b.n	800e650 <USBH_MIDI_Process+0x62>
		break;
 800e64c:	bf00      	nop
 800e64e:	e000      	b.n	800e652 <USBH_MIDI_Process+0x64>
		break;
 800e650:	bf00      	nop

	}

	return status;
 800e652:	7bfb      	ldrb	r3, [r7, #15]
}
 800e654:	4618      	mov	r0, r3
 800e656:	3710      	adds	r7, #16
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <USBH_MIDI_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess (USBH_HandleTypeDef *phost)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 800e664:	2300      	movs	r3, #0
}
 800e666:	4618      	mov	r0, r3
 800e668:	370c      	adds	r7, #12
 800e66a:	46bd      	mov	sp, r7
 800e66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e670:	4770      	bx	lr

0800e672 <USBH_MIDI_GetLastReceivedDataSize>:
 * @brief  This function return last recieved data size
 * @param  None
 * @retval None
 */
uint16_t USBH_MIDI_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 800e672:	b580      	push	{r7, lr}
 800e674:	b084      	sub	sp, #16
 800e676:	af00      	add	r7, sp, #0
 800e678:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e680:	69db      	ldr	r3, [r3, #28]
 800e682:	60fb      	str	r3, [r7, #12]

	if(phost->gState == HOST_CLASS)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	781b      	ldrb	r3, [r3, #0]
 800e688:	b2db      	uxtb	r3, r3
 800e68a:	2b0b      	cmp	r3, #11
 800e68c:	d108      	bne.n	800e6a0 <USBH_MIDI_GetLastReceivedDataSize+0x2e>
	{
		return USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	785b      	ldrb	r3, [r3, #1]
 800e692:	4619      	mov	r1, r3
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f001 fe41 	bl	801031c <USBH_LL_GetLastXferSize>
 800e69a:	4603      	mov	r3, r0
 800e69c:	b29b      	uxth	r3, r3
 800e69e:	e000      	b.n	800e6a2 <USBH_MIDI_GetLastReceivedDataSize+0x30>
	}
	else
	{
		return 0;
 800e6a0:	2300      	movs	r3, #0
	}
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3710      	adds	r7, #16
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}

0800e6aa <USBH_MIDI_Receive>:
 * @brief  This function prepares the state before issuing the class specific commands
 * @param  None
 * @retval None
 */
USBH_StatusTypeDef  USBH_MIDI_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint16_t length)
{
 800e6aa:	b480      	push	{r7}
 800e6ac:	b087      	sub	sp, #28
 800e6ae:	af00      	add	r7, sp, #0
 800e6b0:	60f8      	str	r0, [r7, #12]
 800e6b2:	60b9      	str	r1, [r7, #8]
 800e6b4:	4613      	mov	r3, r2
 800e6b6:	80fb      	strh	r3, [r7, #6]
	USBH_StatusTypeDef Status = USBH_BUSY;
 800e6b8:	2301      	movs	r3, #1
 800e6ba:	75fb      	strb	r3, [r7, #23]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e6c2:	69db      	ldr	r3, [r3, #28]
 800e6c4:	613b      	str	r3, [r7, #16]

	if((MIDI_Handle->state == MIDI_IDLE_STATE) || (MIDI_Handle->state == MIDI_TRANSFER_DATA))
 800e6c6:	693b      	ldr	r3, [r7, #16]
 800e6c8:	781b      	ldrb	r3, [r3, #0]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d003      	beq.n	800e6d6 <USBH_MIDI_Receive+0x2c>
 800e6ce:	693b      	ldr	r3, [r7, #16]
 800e6d0:	781b      	ldrb	r3, [r3, #0]
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d10d      	bne.n	800e6f2 <USBH_MIDI_Receive+0x48>
	{
		MIDI_Handle->pRxData = pbuff;
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	68ba      	ldr	r2, [r7, #8]
 800e6da:	611a      	str	r2, [r3, #16]
		MIDI_Handle->RxDataLength = length;
 800e6dc:	693b      	ldr	r3, [r7, #16]
 800e6de:	88fa      	ldrh	r2, [r7, #6]
 800e6e0:	82da      	strh	r2, [r3, #22]
		MIDI_Handle->state = MIDI_TRANSFER_DATA;
 800e6e2:	693b      	ldr	r3, [r7, #16]
 800e6e4:	2201      	movs	r2, #1
 800e6e6:	701a      	strb	r2, [r3, #0]
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800e6e8:	693b      	ldr	r3, [r7, #16]
 800e6ea:	2203      	movs	r2, #3
 800e6ec:	765a      	strb	r2, [r3, #25]
		Status = USBH_OK;
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	75fb      	strb	r3, [r7, #23]
#if (USBH_USE_OS == 1)
		osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
	}
	return Status;
 800e6f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	371c      	adds	r7, #28
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6fe:	4770      	bx	lr

0800e700 <MIDI_ProcessTransmission>:
 * @brief  The function is responsible for sending data to the device
 *  @param  pdev: Selected device
 * @retval None
 */
static void MIDI_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b086      	sub	sp, #24
 800e704:	af02      	add	r7, sp, #8
 800e706:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e70e:	69db      	ldr	r3, [r3, #28]
 800e710:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e712:	2300      	movs	r3, #0
 800e714:	72fb      	strb	r3, [r7, #11]

	switch(MIDI_Handle->data_tx_state)
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	7e1b      	ldrb	r3, [r3, #24]
 800e71a:	2b01      	cmp	r3, #1
 800e71c:	d002      	beq.n	800e724 <MIDI_ProcessTransmission+0x24>
 800e71e:	2b02      	cmp	r3, #2
 800e720:	d021      	beq.n	800e766 <MIDI_ProcessTransmission+0x66>
			osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
		}
		break;
	default:
		break;
 800e722:	e05a      	b.n	800e7da <MIDI_ProcessTransmission+0xda>
		if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	8a9a      	ldrh	r2, [r3, #20]
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	88db      	ldrh	r3, [r3, #6]
 800e72c:	429a      	cmp	r2, r3
 800e72e:	d90b      	bls.n	800e748 <MIDI_ProcessTransmission+0x48>
			USBH_BulkSendData (phost,
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	68d9      	ldr	r1, [r3, #12]
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	88da      	ldrh	r2, [r3, #6]
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	789b      	ldrb	r3, [r3, #2]
 800e73c:	2001      	movs	r0, #1
 800e73e:	9000      	str	r0, [sp, #0]
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f001 fb3a 	bl	800fdba <USBH_BulkSendData>
 800e746:	e00a      	b.n	800e75e <MIDI_ProcessTransmission+0x5e>
			USBH_BulkSendData (phost,
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	68d9      	ldr	r1, [r3, #12]
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	8a9a      	ldrh	r2, [r3, #20]
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	789b      	ldrb	r3, [r3, #2]
 800e754:	2001      	movs	r0, #1
 800e756:	9000      	str	r0, [sp, #0]
 800e758:	6878      	ldr	r0, [r7, #4]
 800e75a:	f001 fb2e 	bl	800fdba <USBH_BulkSendData>
		MIDI_Handle->data_tx_state = MIDI_SEND_DATA_WAIT;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	2202      	movs	r2, #2
 800e762:	761a      	strb	r2, [r3, #24]
		break;
 800e764:	e039      	b.n	800e7da <MIDI_ProcessTransmission+0xda>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->OutPipe);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	789b      	ldrb	r3, [r3, #2]
 800e76a:	4619      	mov	r1, r3
 800e76c:	6878      	ldr	r0, [r7, #4]
 800e76e:	f001 fe67 	bl	8010440 <USBH_LL_GetURBState>
 800e772:	4603      	mov	r3, r0
 800e774:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800e776:	7afb      	ldrb	r3, [r7, #11]
 800e778:	2b01      	cmp	r3, #1
 800e77a:	d127      	bne.n	800e7cc <MIDI_ProcessTransmission+0xcc>
			if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	8a9a      	ldrh	r2, [r3, #20]
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	88db      	ldrh	r3, [r3, #6]
 800e784:	429a      	cmp	r2, r3
 800e786:	d90f      	bls.n	800e7a8 <MIDI_ProcessTransmission+0xa8>
				MIDI_Handle->TxDataLength -= MIDI_Handle->OutEpSize ;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	8a9a      	ldrh	r2, [r3, #20]
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	88db      	ldrh	r3, [r3, #6]
 800e790:	1ad3      	subs	r3, r2, r3
 800e792:	b29a      	uxth	r2, r3
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	829a      	strh	r2, [r3, #20]
				MIDI_Handle->pTxData += MIDI_Handle->OutEpSize;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	68db      	ldr	r3, [r3, #12]
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	88d2      	ldrh	r2, [r2, #6]
 800e7a0:	441a      	add	r2, r3
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	60da      	str	r2, [r3, #12]
 800e7a6:	e002      	b.n	800e7ae <MIDI_ProcessTransmission+0xae>
				MIDI_Handle->TxDataLength = 0;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	829a      	strh	r2, [r3, #20]
			if( MIDI_Handle->TxDataLength > 0)
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	8a9b      	ldrh	r3, [r3, #20]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d003      	beq.n	800e7be <MIDI_ProcessTransmission+0xbe>
				MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	2201      	movs	r2, #1
 800e7ba:	761a      	strb	r2, [r3, #24]
		break;
 800e7bc:	e00c      	b.n	800e7d8 <MIDI_ProcessTransmission+0xd8>
				MIDI_Handle->data_tx_state = MIDI_IDLE;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	761a      	strb	r2, [r3, #24]
				USBH_MIDI_TransmitCallback(phost);
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f000 f866 	bl	800e896 <USBH_MIDI_TransmitCallback>
		break;
 800e7ca:	e005      	b.n	800e7d8 <MIDI_ProcessTransmission+0xd8>
		else if( URB_Status == USBH_URB_NOTREADY )
 800e7cc:	7afb      	ldrb	r3, [r7, #11]
 800e7ce:	2b02      	cmp	r3, #2
 800e7d0:	d102      	bne.n	800e7d8 <MIDI_ProcessTransmission+0xd8>
			MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	2201      	movs	r2, #1
 800e7d6:	761a      	strb	r2, [r3, #24]
		break;
 800e7d8:	bf00      	nop
	}
}
 800e7da:	bf00      	nop
 800e7dc:	3710      	adds	r7, #16
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}

0800e7e2 <MIDI_ProcessReception>:
 *  @param  pdev: Selected device
 * @retval None
 */

static void MIDI_ProcessReception(USBH_HandleTypeDef *phost)
{
 800e7e2:	b580      	push	{r7, lr}
 800e7e4:	b084      	sub	sp, #16
 800e7e6:	af00      	add	r7, sp, #0
 800e7e8:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e7f0:	69db      	ldr	r3, [r3, #28]
 800e7f2:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	72fb      	strb	r3, [r7, #11]
	uint16_t length;

	switch(MIDI_Handle->data_rx_state)
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	7e5b      	ldrb	r3, [r3, #25]
 800e7fc:	2b03      	cmp	r3, #3
 800e7fe:	d002      	beq.n	800e806 <MIDI_ProcessReception+0x24>
 800e800:	2b04      	cmp	r3, #4
 800e802:	d00d      	beq.n	800e820 <MIDI_ProcessReception+0x3e>
#endif
		}
		break;

	default:
		break;
 800e804:	e043      	b.n	800e88e <MIDI_ProcessReception+0xac>
		USBH_BulkReceiveData (phost,
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	6919      	ldr	r1, [r3, #16]
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	891a      	ldrh	r2, [r3, #8]
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	785b      	ldrb	r3, [r3, #1]
 800e812:	6878      	ldr	r0, [r7, #4]
 800e814:	f001 faf6 	bl	800fe04 <USBH_BulkReceiveData>
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA_WAIT;
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	2204      	movs	r2, #4
 800e81c:	765a      	strb	r2, [r3, #25]
		break;
 800e81e:	e036      	b.n	800e88e <MIDI_ProcessReception+0xac>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	785b      	ldrb	r3, [r3, #1]
 800e824:	4619      	mov	r1, r3
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f001 fe0a 	bl	8010440 <USBH_LL_GetURBState>
 800e82c:	4603      	mov	r3, r0
 800e82e:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800e830:	7afb      	ldrb	r3, [r7, #11]
 800e832:	2b01      	cmp	r3, #1
 800e834:	d12a      	bne.n	800e88c <MIDI_ProcessReception+0xaa>
			length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	785b      	ldrb	r3, [r3, #1]
 800e83a:	4619      	mov	r1, r3
 800e83c:	6878      	ldr	r0, [r7, #4]
 800e83e:	f001 fd6d 	bl	801031c <USBH_LL_GetLastXferSize>
 800e842:	4603      	mov	r3, r0
 800e844:	813b      	strh	r3, [r7, #8]
			if(((MIDI_Handle->RxDataLength - length) > 0) && (length > MIDI_Handle->InEpSize))
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	8adb      	ldrh	r3, [r3, #22]
 800e84a:	461a      	mov	r2, r3
 800e84c:	893b      	ldrh	r3, [r7, #8]
 800e84e:	1ad3      	subs	r3, r2, r3
 800e850:	2b00      	cmp	r3, #0
 800e852:	dd15      	ble.n	800e880 <MIDI_ProcessReception+0x9e>
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	891b      	ldrh	r3, [r3, #8]
 800e858:	893a      	ldrh	r2, [r7, #8]
 800e85a:	429a      	cmp	r2, r3
 800e85c:	d910      	bls.n	800e880 <MIDI_ProcessReception+0x9e>
				MIDI_Handle->RxDataLength -= length ;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	8ada      	ldrh	r2, [r3, #22]
 800e862:	893b      	ldrh	r3, [r7, #8]
 800e864:	1ad3      	subs	r3, r2, r3
 800e866:	b29a      	uxth	r2, r3
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	82da      	strh	r2, [r3, #22]
				MIDI_Handle->pRxData += length;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	691a      	ldr	r2, [r3, #16]
 800e870:	893b      	ldrh	r3, [r7, #8]
 800e872:	441a      	add	r2, r3
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	611a      	str	r2, [r3, #16]
				MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	2203      	movs	r2, #3
 800e87c:	765a      	strb	r2, [r3, #25]
		break;
 800e87e:	e005      	b.n	800e88c <MIDI_ProcessReception+0xaa>
				MIDI_Handle->data_rx_state = MIDI_IDLE;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	2200      	movs	r2, #0
 800e884:	765a      	strb	r2, [r3, #25]
				USBH_MIDI_ReceiveCallback(phost);
 800e886:	6878      	ldr	r0, [r7, #4]
 800e888:	f7f3 fd8a 	bl	80023a0 <USBH_MIDI_ReceiveCallback>
		break;
 800e88c:	bf00      	nop
	}
}
 800e88e:	bf00      	nop
 800e890:	3710      	adds	r7, #16
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}

0800e896 <USBH_MIDI_TransmitCallback>:
 * @brief  The function informs user that data have been transmitted.
 *  @param  pdev: Selected device
 * @retval None
 */
__weak void USBH_MIDI_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800e896:	b480      	push	{r7}
 800e898:	b083      	sub	sp, #12
 800e89a:	af00      	add	r7, sp, #0
 800e89c:	6078      	str	r0, [r7, #4]

}
 800e89e:	bf00      	nop
 800e8a0:	370c      	adds	r7, #12
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr

0800e8aa <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800e8aa:	b580      	push	{r7, lr}
 800e8ac:	b084      	sub	sp, #16
 800e8ae:	af00      	add	r7, sp, #0
 800e8b0:	60f8      	str	r0, [r7, #12]
 800e8b2:	60b9      	str	r1, [r7, #8]
 800e8b4:	4613      	mov	r3, r2
 800e8b6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d101      	bne.n	800e8c2 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800e8be:	2302      	movs	r3, #2
 800e8c0:	e029      	b.n	800e916 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	79fa      	ldrb	r2, [r7, #7]
 800e8c6:	f883 249c 	strb.w	r2, [r3, #1180]	; 0x49c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
  phost->ClassNumber = 0U;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800e8da:	68f8      	ldr	r0, [r7, #12]
 800e8dc:	f000 f81f 	bl	800e91e <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d003      	beq.n	800e90e <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	68ba      	ldr	r2, [r7, #8]
 800e90a:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800e90e:	68f8      	ldr	r0, [r7, #12]
 800e910:	f001 fc50 	bl	80101b4 <USBH_LL_Init>

  return USBH_OK;
 800e914:	2300      	movs	r3, #0
}
 800e916:	4618      	mov	r0, r3
 800e918:	3710      	adds	r7, #16
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}

0800e91e <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800e91e:	b480      	push	{r7}
 800e920:	b085      	sub	sp, #20
 800e922:	af00      	add	r7, sp, #0
 800e924:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800e926:	2300      	movs	r3, #0
 800e928:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e92a:	2300      	movs	r3, #0
 800e92c:	60fb      	str	r3, [r7, #12]
 800e92e:	e00a      	b.n	800e946 <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 800e930:	687a      	ldr	r2, [r7, #4]
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800e938:	009b      	lsls	r3, r3, #2
 800e93a:	4413      	add	r3, r2
 800e93c:	2200      	movs	r2, #0
 800e93e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	3301      	adds	r3, #1
 800e944:	60fb      	str	r3, [r7, #12]
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	2b0f      	cmp	r3, #15
 800e94a:	d9f1      	bls.n	800e930 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e94c:	2300      	movs	r3, #0
 800e94e:	60fb      	str	r3, [r7, #12]
 800e950:	e009      	b.n	800e966 <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 800e952:	687a      	ldr	r2, [r7, #4]
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	4413      	add	r3, r2
 800e958:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e95c:	2200      	movs	r2, #0
 800e95e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	3301      	adds	r3, #1
 800e964:	60fb      	str	r3, [r7, #12]
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e96c:	d3f1      	bcc.n	800e952 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	2200      	movs	r2, #0
 800e972:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2200      	movs	r2, #0
 800e978:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2201      	movs	r2, #1
 800e97e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2200      	movs	r2, #0
 800e984:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

  phost->Control.state = CTRL_SETUP;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2201      	movs	r2, #1
 800e98c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	2240      	movs	r2, #64	; 0x40
 800e992:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2200      	movs	r2, #0
 800e998:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	2200      	movs	r2, #0
 800e99e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2201      	movs	r2, #1
 800e9a6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2200      	movs	r2, #0
 800e9ae:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800e9ba:	2300      	movs	r3, #0
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	3714      	adds	r7, #20
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr

0800e9c8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b085      	sub	sp, #20
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d017      	beq.n	800ea0c <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d10f      	bne.n	800ea06 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800e9ec:	1c59      	adds	r1, r3, #1
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	f8c2 1450 	str.w	r1, [r2, #1104]	; 0x450
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	f503 7389 	add.w	r3, r3, #274	; 0x112
 800e9fa:	6839      	ldr	r1, [r7, #0]
 800e9fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800ea00:	2300      	movs	r3, #0
 800ea02:	73fb      	strb	r3, [r7, #15]
 800ea04:	e004      	b.n	800ea10 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800ea06:	2302      	movs	r3, #2
 800ea08:	73fb      	strb	r3, [r7, #15]
 800ea0a:	e001      	b.n	800ea10 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800ea0c:	2302      	movs	r3, #2
 800ea0e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ea10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3714      	adds	r7, #20
 800ea16:	46bd      	mov	sp, r7
 800ea18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1c:	4770      	bx	lr

0800ea1e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ea1e:	b480      	push	{r7}
 800ea20:	b085      	sub	sp, #20
 800ea22:	af00      	add	r7, sp, #0
 800ea24:	6078      	str	r0, [r7, #4]
 800ea26:	460b      	mov	r3, r1
 800ea28:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800ea34:	78fa      	ldrb	r2, [r7, #3]
 800ea36:	429a      	cmp	r2, r3
 800ea38:	d204      	bcs.n	800ea44 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	78fa      	ldrb	r2, [r7, #3]
 800ea3e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800ea42:	e001      	b.n	800ea48 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ea44:	2302      	movs	r3, #2
 800ea46:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ea48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3714      	adds	r7, #20
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea54:	4770      	bx	lr

0800ea56 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ea56:	b480      	push	{r7}
 800ea58:	b087      	sub	sp, #28
 800ea5a:	af00      	add	r7, sp, #0
 800ea5c:	6078      	str	r0, [r7, #4]
 800ea5e:	4608      	mov	r0, r1
 800ea60:	4611      	mov	r1, r2
 800ea62:	461a      	mov	r2, r3
 800ea64:	4603      	mov	r3, r0
 800ea66:	70fb      	strb	r3, [r7, #3]
 800ea68:	460b      	mov	r3, r1
 800ea6a:	70bb      	strb	r3, [r7, #2]
 800ea6c:	4613      	mov	r3, r2
 800ea6e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ea70:	2300      	movs	r3, #0
 800ea72:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800ea74:	2300      	movs	r3, #0
 800ea76:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ea7e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ea80:	e025      	b.n	800eace <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ea82:	7dfb      	ldrb	r3, [r7, #23]
 800ea84:	221a      	movs	r2, #26
 800ea86:	fb02 f303 	mul.w	r3, r2, r3
 800ea8a:	3308      	adds	r3, #8
 800ea8c:	68fa      	ldr	r2, [r7, #12]
 800ea8e:	4413      	add	r3, r2
 800ea90:	3302      	adds	r3, #2
 800ea92:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ea94:	693b      	ldr	r3, [r7, #16]
 800ea96:	795b      	ldrb	r3, [r3, #5]
 800ea98:	78fa      	ldrb	r2, [r7, #3]
 800ea9a:	429a      	cmp	r2, r3
 800ea9c:	d002      	beq.n	800eaa4 <USBH_FindInterface+0x4e>
 800ea9e:	78fb      	ldrb	r3, [r7, #3]
 800eaa0:	2bff      	cmp	r3, #255	; 0xff
 800eaa2:	d111      	bne.n	800eac8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800eaa4:	693b      	ldr	r3, [r7, #16]
 800eaa6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800eaa8:	78ba      	ldrb	r2, [r7, #2]
 800eaaa:	429a      	cmp	r2, r3
 800eaac:	d002      	beq.n	800eab4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800eaae:	78bb      	ldrb	r3, [r7, #2]
 800eab0:	2bff      	cmp	r3, #255	; 0xff
 800eab2:	d109      	bne.n	800eac8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800eab4:	693b      	ldr	r3, [r7, #16]
 800eab6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800eab8:	787a      	ldrb	r2, [r7, #1]
 800eaba:	429a      	cmp	r2, r3
 800eabc:	d002      	beq.n	800eac4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800eabe:	787b      	ldrb	r3, [r7, #1]
 800eac0:	2bff      	cmp	r3, #255	; 0xff
 800eac2:	d101      	bne.n	800eac8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800eac4:	7dfb      	ldrb	r3, [r7, #23]
 800eac6:	e006      	b.n	800ead6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800eac8:	7dfb      	ldrb	r3, [r7, #23]
 800eaca:	3301      	adds	r3, #1
 800eacc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800eace:	7dfb      	ldrb	r3, [r7, #23]
 800ead0:	2b09      	cmp	r3, #9
 800ead2:	d9d6      	bls.n	800ea82 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800ead4:	23ff      	movs	r3, #255	; 0xff
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	371c      	adds	r7, #28
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr

0800eae2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800eae2:	b580      	push	{r7, lr}
 800eae4:	b082      	sub	sp, #8
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f001 fb9e 	bl	801022c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800eaf0:	2101      	movs	r1, #1
 800eaf2:	6878      	ldr	r0, [r7, #4]
 800eaf4:	f001 fcb7 	bl	8010466 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800eaf8:	2300      	movs	r3, #0
}
 800eafa:	4618      	mov	r0, r3
 800eafc:	3708      	adds	r7, #8
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bd80      	pop	{r7, pc}
	...

0800eb04 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b088      	sub	sp, #32
 800eb08:	af04      	add	r7, sp, #16
 800eb0a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800eb0c:	2302      	movs	r3, #2
 800eb0e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800eb10:	2300      	movs	r3, #0
 800eb12:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	2b01      	cmp	r3, #1
 800eb1e:	d102      	bne.n	800eb26 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2203      	movs	r2, #3
 800eb24:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	781b      	ldrb	r3, [r3, #0]
 800eb2a:	b2db      	uxtb	r3, r3
 800eb2c:	2b0b      	cmp	r3, #11
 800eb2e:	f200 81b5 	bhi.w	800ee9c <USBH_Process+0x398>
 800eb32:	a201      	add	r2, pc, #4	; (adr r2, 800eb38 <USBH_Process+0x34>)
 800eb34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb38:	0800eb69 	.word	0x0800eb69
 800eb3c:	0800eb9b 	.word	0x0800eb9b
 800eb40:	0800ec03 	.word	0x0800ec03
 800eb44:	0800ee37 	.word	0x0800ee37
 800eb48:	0800ee9d 	.word	0x0800ee9d
 800eb4c:	0800eca7 	.word	0x0800eca7
 800eb50:	0800eddd 	.word	0x0800eddd
 800eb54:	0800ecdd 	.word	0x0800ecdd
 800eb58:	0800ecfd 	.word	0x0800ecfd
 800eb5c:	0800ed1d 	.word	0x0800ed1d
 800eb60:	0800ed4b 	.word	0x0800ed4b
 800eb64:	0800ee1f 	.word	0x0800ee1f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800eb6e:	b2db      	uxtb	r3, r3
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	f000 8195 	beq.w	800eea0 <USBH_Process+0x39c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	2201      	movs	r2, #1
 800eb7a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800eb7c:	20c8      	movs	r0, #200	; 0xc8
 800eb7e:	f001 fcb9 	bl	80104f4 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800eb82:	6878      	ldr	r0, [r7, #4]
 800eb84:	f001 fbaf 	bl	80102e6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2200      	movs	r2, #0
 800eb94:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800eb98:	e182      	b.n	800eea0 <USBH_Process+0x39c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800eba0:	2b01      	cmp	r3, #1
 800eba2:	d107      	bne.n	800ebb4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2200      	movs	r2, #0
 800eba8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	2202      	movs	r2, #2
 800ebb0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ebb2:	e184      	b.n	800eebe <USBH_Process+0x3ba>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800ebba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ebbe:	d914      	bls.n	800ebea <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	b2da      	uxtb	r2, r3
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800ebd6:	2b03      	cmp	r3, #3
 800ebd8:	d903      	bls.n	800ebe2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	220d      	movs	r2, #13
 800ebde:	701a      	strb	r2, [r3, #0]
      break;
 800ebe0:	e16d      	b.n	800eebe <USBH_Process+0x3ba>
            phost->gState = HOST_IDLE;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	701a      	strb	r2, [r3, #0]
      break;
 800ebe8:	e169      	b.n	800eebe <USBH_Process+0x3ba>
          phost->Timeout += 10U;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800ebf0:	f103 020a 	add.w	r2, r3, #10
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
          USBH_Delay(10U);
 800ebfa:	200a      	movs	r0, #10
 800ebfc:	f001 fc7a 	bl	80104f4 <USBH_Delay>
      break;
 800ec00:	e15d      	b.n	800eebe <USBH_Process+0x3ba>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d005      	beq.n	800ec18 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ec12:	2104      	movs	r1, #4
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800ec18:	2064      	movs	r0, #100	; 0x64
 800ec1a:	f001 fc6b 	bl	80104f4 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f001 fb3a 	bl	8010298 <USBH_LL_GetSpeed>
 800ec24:	4603      	mov	r3, r0
 800ec26:	461a      	mov	r2, r3
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	2205      	movs	r2, #5
 800ec32:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800ec34:	2100      	movs	r1, #0
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	f001 f931 	bl	800fe9e <USBH_AllocPipe>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	461a      	mov	r2, r3
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800ec44:	2180      	movs	r1, #128	; 0x80
 800ec46:	6878      	ldr	r0, [r7, #4]
 800ec48:	f001 f929 	bl	800fe9e <USBH_AllocPipe>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	461a      	mov	r2, r3
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	7919      	ldrb	r1, [r3, #4]
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ec64:	687a      	ldr	r2, [r7, #4]
 800ec66:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ec68:	b292      	uxth	r2, r2
 800ec6a:	9202      	str	r2, [sp, #8]
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	9201      	str	r2, [sp, #4]
 800ec70:	9300      	str	r3, [sp, #0]
 800ec72:	4603      	mov	r3, r0
 800ec74:	2280      	movs	r2, #128	; 0x80
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	f001 f8e2 	bl	800fe40 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	7959      	ldrb	r1, [r3, #5]
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ec8c:	687a      	ldr	r2, [r7, #4]
 800ec8e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ec90:	b292      	uxth	r2, r2
 800ec92:	9202      	str	r2, [sp, #8]
 800ec94:	2200      	movs	r2, #0
 800ec96:	9201      	str	r2, [sp, #4]
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f001 f8ce 	bl	800fe40 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800eca4:	e10b      	b.n	800eebe <USBH_Process+0x3ba>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	f000 f90e 	bl	800eec8 <USBH_HandleEnum>
 800ecac:	4603      	mov	r3, r0
 800ecae:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800ecb0:	7bbb      	ldrb	r3, [r7, #14]
 800ecb2:	b2db      	uxtb	r3, r3
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	f040 80f5 	bne.w	800eea4 <USBH_Process+0x3a0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d103      	bne.n	800ecd4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2208      	movs	r2, #8
 800ecd0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ecd2:	e0e7      	b.n	800eea4 <USBH_Process+0x3a0>
          phost->gState = HOST_INPUT;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	2207      	movs	r2, #7
 800ecd8:	701a      	strb	r2, [r3, #0]
      break;
 800ecda:	e0e3      	b.n	800eea4 <USBH_Process+0x3a0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	f000 80e0 	beq.w	800eea8 <USBH_Process+0x3a4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ecee:	2101      	movs	r1, #1
 800ecf0:	6878      	ldr	r0, [r7, #4]
 800ecf2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2208      	movs	r2, #8
 800ecf8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800ecfa:	e0d5      	b.n	800eea8 <USBH_Process+0x3a4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800ed02:	b29b      	uxth	r3, r3
 800ed04:	4619      	mov	r1, r3
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f000 fc22 	bl	800f550 <USBH_SetCfg>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	f040 80cc 	bne.w	800eeac <USBH_Process+0x3a8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	2209      	movs	r2, #9
 800ed18:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ed1a:	e0c7      	b.n	800eeac <USBH_Process+0x3a8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800ed22:	f003 0320 	and.w	r3, r3, #32
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d00b      	beq.n	800ed42 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800ed2a:	2101      	movs	r1, #1
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f000 fc32 	bl	800f596 <USBH_SetFeature>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	f040 80bb 	bne.w	800eeb0 <USBH_Process+0x3ac>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	220a      	movs	r2, #10
 800ed3e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ed40:	e0b6      	b.n	800eeb0 <USBH_Process+0x3ac>
        phost->gState = HOST_CHECK_CLASS;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	220a      	movs	r2, #10
 800ed46:	701a      	strb	r2, [r3, #0]
      break;
 800ed48:	e0b2      	b.n	800eeb0 <USBH_Process+0x3ac>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	f000 80af 	beq.w	800eeb4 <USBH_Process+0x3b0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	2200      	movs	r2, #0
 800ed5a:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ed5e:	2300      	movs	r3, #0
 800ed60:	73fb      	strb	r3, [r7, #15]
 800ed62:	e018      	b.n	800ed96 <USBH_Process+0x292>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800ed64:	7bfa      	ldrb	r2, [r7, #15]
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800ed6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed70:	791a      	ldrb	r2, [r3, #4]
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800ed78:	429a      	cmp	r2, r3
 800ed7a:	d109      	bne.n	800ed90 <USBH_Process+0x28c>
          {
            phost->pActiveClass = phost->pClass[idx];
 800ed7c:	7bfa      	ldrb	r2, [r7, #15]
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800ed84:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
            break;
 800ed8e:	e005      	b.n	800ed9c <USBH_Process+0x298>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ed90:	7bfb      	ldrb	r3, [r7, #15]
 800ed92:	3301      	adds	r3, #1
 800ed94:	73fb      	strb	r3, [r7, #15]
 800ed96:	7bfb      	ldrb	r3, [r7, #15]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d0e3      	beq.n	800ed64 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d016      	beq.n	800edd4 <USBH_Process+0x2d0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800edac:	689b      	ldr	r3, [r3, #8]
 800edae:	6878      	ldr	r0, [r7, #4]
 800edb0:	4798      	blx	r3
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d109      	bne.n	800edcc <USBH_Process+0x2c8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2206      	movs	r2, #6
 800edbc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800edc4:	2103      	movs	r1, #3
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800edca:	e073      	b.n	800eeb4 <USBH_Process+0x3b0>
            phost->gState = HOST_ABORT_STATE;
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	220d      	movs	r2, #13
 800edd0:	701a      	strb	r2, [r3, #0]
      break;
 800edd2:	e06f      	b.n	800eeb4 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	220d      	movs	r2, #13
 800edd8:	701a      	strb	r2, [r3, #0]
      break;
 800edda:	e06b      	b.n	800eeb4 <USBH_Process+0x3b0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d017      	beq.n	800ee16 <USBH_Process+0x312>
      {
        status = phost->pActiveClass->Requests(phost);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800edec:	691b      	ldr	r3, [r3, #16]
 800edee:	6878      	ldr	r0, [r7, #4]
 800edf0:	4798      	blx	r3
 800edf2:	4603      	mov	r3, r0
 800edf4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800edf6:	7bbb      	ldrb	r3, [r7, #14]
 800edf8:	b2db      	uxtb	r3, r3
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d103      	bne.n	800ee06 <USBH_Process+0x302>
        {
          phost->gState = HOST_CLASS;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	220b      	movs	r2, #11
 800ee02:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ee04:	e058      	b.n	800eeb8 <USBH_Process+0x3b4>
        else if (status == USBH_FAIL)
 800ee06:	7bbb      	ldrb	r3, [r7, #14]
 800ee08:	b2db      	uxtb	r3, r3
 800ee0a:	2b02      	cmp	r3, #2
 800ee0c:	d154      	bne.n	800eeb8 <USBH_Process+0x3b4>
          phost->gState = HOST_ABORT_STATE;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	220d      	movs	r2, #13
 800ee12:	701a      	strb	r2, [r3, #0]
      break;
 800ee14:	e050      	b.n	800eeb8 <USBH_Process+0x3b4>
        phost->gState = HOST_ABORT_STATE;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	220d      	movs	r2, #13
 800ee1a:	701a      	strb	r2, [r3, #0]
      break;
 800ee1c:	e04c      	b.n	800eeb8 <USBH_Process+0x3b4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d049      	beq.n	800eebc <USBH_Process+0x3b8>
      {
        phost->pActiveClass->BgndProcess(phost);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ee2e:	695b      	ldr	r3, [r3, #20]
 800ee30:	6878      	ldr	r0, [r7, #4]
 800ee32:	4798      	blx	r3
      }
      break;
 800ee34:	e042      	b.n	800eebc <USBH_Process+0x3b8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800ee3e:	6878      	ldr	r0, [r7, #4]
 800ee40:	f7ff fd6d 	bl	800e91e <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d009      	beq.n	800ee62 <USBH_Process+0x35e>
      {
        phost->pActiveClass->DeInit(phost);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800ee54:	68db      	ldr	r3, [r3, #12]
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
      }

      if (phost->pUser != NULL)
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d005      	beq.n	800ee78 <USBH_Process+0x374>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ee72:	2105      	movs	r1, #5
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800ee7e:	b2db      	uxtb	r3, r3
 800ee80:	2b01      	cmp	r3, #1
 800ee82:	d107      	bne.n	800ee94 <USBH_Process+0x390>
      {
        phost->device.is_ReEnumerated = 0U;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2200      	movs	r2, #0
 800ee88:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f7ff fe28 	bl	800eae2 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ee92:	e014      	b.n	800eebe <USBH_Process+0x3ba>
        USBH_LL_Start(phost);
 800ee94:	6878      	ldr	r0, [r7, #4]
 800ee96:	f001 f9c9 	bl	801022c <USBH_LL_Start>
      break;
 800ee9a:	e010      	b.n	800eebe <USBH_Process+0x3ba>

    case HOST_ABORT_STATE:
    default :
      break;
 800ee9c:	bf00      	nop
 800ee9e:	e00e      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eea0:	bf00      	nop
 800eea2:	e00c      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eea4:	bf00      	nop
 800eea6:	e00a      	b.n	800eebe <USBH_Process+0x3ba>
    break;
 800eea8:	bf00      	nop
 800eeaa:	e008      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eeac:	bf00      	nop
 800eeae:	e006      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eeb0:	bf00      	nop
 800eeb2:	e004      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eeb4:	bf00      	nop
 800eeb6:	e002      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eeb8:	bf00      	nop
 800eeba:	e000      	b.n	800eebe <USBH_Process+0x3ba>
      break;
 800eebc:	bf00      	nop
  }
  return USBH_OK;
 800eebe:	2300      	movs	r3, #0
}
 800eec0:	4618      	mov	r0, r3
 800eec2:	3710      	adds	r7, #16
 800eec4:	46bd      	mov	sp, r7
 800eec6:	bd80      	pop	{r7, pc}

0800eec8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b088      	sub	sp, #32
 800eecc:	af04      	add	r7, sp, #16
 800eece:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800eed0:	2301      	movs	r3, #1
 800eed2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800eed4:	2301      	movs	r3, #1
 800eed6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	785b      	ldrb	r3, [r3, #1]
 800eedc:	2b07      	cmp	r3, #7
 800eede:	f200 81c1 	bhi.w	800f264 <USBH_HandleEnum+0x39c>
 800eee2:	a201      	add	r2, pc, #4	; (adr r2, 800eee8 <USBH_HandleEnum+0x20>)
 800eee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eee8:	0800ef09 	.word	0x0800ef09
 800eeec:	0800efc7 	.word	0x0800efc7
 800eef0:	0800f031 	.word	0x0800f031
 800eef4:	0800f0bf 	.word	0x0800f0bf
 800eef8:	0800f129 	.word	0x0800f129
 800eefc:	0800f199 	.word	0x0800f199
 800ef00:	0800f1df 	.word	0x0800f1df
 800ef04:	0800f225 	.word	0x0800f225
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800ef08:	2108      	movs	r1, #8
 800ef0a:	6878      	ldr	r0, [r7, #4]
 800ef0c:	f000 fa50 	bl	800f3b0 <USBH_Get_DevDesc>
 800ef10:	4603      	mov	r3, r0
 800ef12:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ef14:	7bbb      	ldrb	r3, [r7, #14]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d130      	bne.n	800ef7c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2201      	movs	r2, #1
 800ef28:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	7919      	ldrb	r1, [r3, #4]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800ef3a:	687a      	ldr	r2, [r7, #4]
 800ef3c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ef3e:	b292      	uxth	r2, r2
 800ef40:	9202      	str	r2, [sp, #8]
 800ef42:	2200      	movs	r2, #0
 800ef44:	9201      	str	r2, [sp, #4]
 800ef46:	9300      	str	r3, [sp, #0]
 800ef48:	4603      	mov	r3, r0
 800ef4a:	2280      	movs	r2, #128	; 0x80
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 ff77 	bl	800fe40 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	7959      	ldrb	r1, [r3, #5]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800ef62:	687a      	ldr	r2, [r7, #4]
 800ef64:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ef66:	b292      	uxth	r2, r2
 800ef68:	9202      	str	r2, [sp, #8]
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	9201      	str	r2, [sp, #4]
 800ef6e:	9300      	str	r3, [sp, #0]
 800ef70:	4603      	mov	r3, r0
 800ef72:	2200      	movs	r2, #0
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f000 ff63 	bl	800fe40 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ef7a:	e175      	b.n	800f268 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ef7c:	7bbb      	ldrb	r3, [r7, #14]
 800ef7e:	2b03      	cmp	r3, #3
 800ef80:	f040 8172 	bne.w	800f268 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ef8a:	3301      	adds	r3, #1
 800ef8c:	b2da      	uxtb	r2, r3
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ef9a:	2b03      	cmp	r3, #3
 800ef9c:	d903      	bls.n	800efa6 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	220d      	movs	r2, #13
 800efa2:	701a      	strb	r2, [r3, #0]
      break;
 800efa4:	e160      	b.n	800f268 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	795b      	ldrb	r3, [r3, #5]
 800efaa:	4619      	mov	r1, r3
 800efac:	6878      	ldr	r0, [r7, #4]
 800efae:	f000 ff98 	bl	800fee2 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	791b      	ldrb	r3, [r3, #4]
 800efb6:	4619      	mov	r1, r3
 800efb8:	6878      	ldr	r0, [r7, #4]
 800efba:	f000 ff92 	bl	800fee2 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2200      	movs	r2, #0
 800efc2:	701a      	strb	r2, [r3, #0]
      break;
 800efc4:	e150      	b.n	800f268 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800efc6:	2112      	movs	r1, #18
 800efc8:	6878      	ldr	r0, [r7, #4]
 800efca:	f000 f9f1 	bl	800f3b0 <USBH_Get_DevDesc>
 800efce:	4603      	mov	r3, r0
 800efd0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800efd2:	7bbb      	ldrb	r3, [r7, #14]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d103      	bne.n	800efe0 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2202      	movs	r2, #2
 800efdc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800efde:	e145      	b.n	800f26c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800efe0:	7bbb      	ldrb	r3, [r7, #14]
 800efe2:	2b03      	cmp	r3, #3
 800efe4:	f040 8142 	bne.w	800f26c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800efee:	3301      	adds	r3, #1
 800eff0:	b2da      	uxtb	r2, r3
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800effe:	2b03      	cmp	r3, #3
 800f000:	d903      	bls.n	800f00a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	220d      	movs	r2, #13
 800f006:	701a      	strb	r2, [r3, #0]
      break;
 800f008:	e130      	b.n	800f26c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	795b      	ldrb	r3, [r3, #5]
 800f00e:	4619      	mov	r1, r3
 800f010:	6878      	ldr	r0, [r7, #4]
 800f012:	f000 ff66 	bl	800fee2 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	791b      	ldrb	r3, [r3, #4]
 800f01a:	4619      	mov	r1, r3
 800f01c:	6878      	ldr	r0, [r7, #4]
 800f01e:	f000 ff60 	bl	800fee2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2200      	movs	r2, #0
 800f026:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2200      	movs	r2, #0
 800f02c:	701a      	strb	r2, [r3, #0]
      break;
 800f02e:	e11d      	b.n	800f26c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800f030:	2101      	movs	r1, #1
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f000 fa68 	bl	800f508 <USBH_SetAddress>
 800f038:	4603      	mov	r3, r0
 800f03a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f03c:	7bbb      	ldrb	r3, [r7, #14]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d132      	bne.n	800f0a8 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800f042:	2002      	movs	r0, #2
 800f044:	f001 fa56 	bl	80104f4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2201      	movs	r2, #1
 800f04c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2203      	movs	r2, #3
 800f054:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	7919      	ldrb	r1, [r3, #4]
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800f066:	687a      	ldr	r2, [r7, #4]
 800f068:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800f06a:	b292      	uxth	r2, r2
 800f06c:	9202      	str	r2, [sp, #8]
 800f06e:	2200      	movs	r2, #0
 800f070:	9201      	str	r2, [sp, #4]
 800f072:	9300      	str	r3, [sp, #0]
 800f074:	4603      	mov	r3, r0
 800f076:	2280      	movs	r2, #128	; 0x80
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f000 fee1 	bl	800fe40 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	7959      	ldrb	r1, [r3, #5]
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800f08e:	687a      	ldr	r2, [r7, #4]
 800f090:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800f092:	b292      	uxth	r2, r2
 800f094:	9202      	str	r2, [sp, #8]
 800f096:	2200      	movs	r2, #0
 800f098:	9201      	str	r2, [sp, #4]
 800f09a:	9300      	str	r3, [sp, #0]
 800f09c:	4603      	mov	r3, r0
 800f09e:	2200      	movs	r2, #0
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f000 fecd 	bl	800fe40 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800f0a6:	e0e3      	b.n	800f270 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f0a8:	7bbb      	ldrb	r3, [r7, #14]
 800f0aa:	2b03      	cmp	r3, #3
 800f0ac:	f040 80e0 	bne.w	800f270 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	220d      	movs	r2, #13
 800f0b4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	705a      	strb	r2, [r3, #1]
      break;
 800f0bc:	e0d8      	b.n	800f270 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800f0be:	2109      	movs	r1, #9
 800f0c0:	6878      	ldr	r0, [r7, #4]
 800f0c2:	f000 f99d 	bl	800f400 <USBH_Get_CfgDesc>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f0ca:	7bbb      	ldrb	r3, [r7, #14]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d103      	bne.n	800f0d8 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2204      	movs	r2, #4
 800f0d4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800f0d6:	e0cd      	b.n	800f274 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f0d8:	7bbb      	ldrb	r3, [r7, #14]
 800f0da:	2b03      	cmp	r3, #3
 800f0dc:	f040 80ca 	bne.w	800f274 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f0e6:	3301      	adds	r3, #1
 800f0e8:	b2da      	uxtb	r2, r3
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f0f6:	2b03      	cmp	r3, #3
 800f0f8:	d903      	bls.n	800f102 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	220d      	movs	r2, #13
 800f0fe:	701a      	strb	r2, [r3, #0]
      break;
 800f100:	e0b8      	b.n	800f274 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	795b      	ldrb	r3, [r3, #5]
 800f106:	4619      	mov	r1, r3
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f000 feea 	bl	800fee2 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	791b      	ldrb	r3, [r3, #4]
 800f112:	4619      	mov	r1, r3
 800f114:	6878      	ldr	r0, [r7, #4]
 800f116:	f000 fee4 	bl	800fee2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	2200      	movs	r2, #0
 800f11e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2200      	movs	r2, #0
 800f124:	701a      	strb	r2, [r3, #0]
      break;
 800f126:	e0a5      	b.n	800f274 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800f12e:	4619      	mov	r1, r3
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 f965 	bl	800f400 <USBH_Get_CfgDesc>
 800f136:	4603      	mov	r3, r0
 800f138:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f13a:	7bbb      	ldrb	r3, [r7, #14]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d103      	bne.n	800f148 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2205      	movs	r2, #5
 800f144:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800f146:	e097      	b.n	800f278 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f148:	7bbb      	ldrb	r3, [r7, #14]
 800f14a:	2b03      	cmp	r3, #3
 800f14c:	f040 8094 	bne.w	800f278 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f156:	3301      	adds	r3, #1
 800f158:	b2da      	uxtb	r2, r3
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f166:	2b03      	cmp	r3, #3
 800f168:	d903      	bls.n	800f172 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	220d      	movs	r2, #13
 800f16e:	701a      	strb	r2, [r3, #0]
      break;
 800f170:	e082      	b.n	800f278 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	795b      	ldrb	r3, [r3, #5]
 800f176:	4619      	mov	r1, r3
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f000 feb2 	bl	800fee2 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	791b      	ldrb	r3, [r3, #4]
 800f182:	4619      	mov	r1, r3
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f000 feac 	bl	800fee2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2200      	movs	r2, #0
 800f18e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	2200      	movs	r2, #0
 800f194:	701a      	strb	r2, [r3, #0]
      break;
 800f196:	e06f      	b.n	800f278 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d019      	beq.n	800f1d6 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800f1ae:	23ff      	movs	r3, #255	; 0xff
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f000 f949 	bl	800f448 <USBH_Get_StringDesc>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800f1ba:	7bbb      	ldrb	r3, [r7, #14]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d103      	bne.n	800f1c8 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	2206      	movs	r2, #6
 800f1c4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800f1c6:	e059      	b.n	800f27c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f1c8:	7bbb      	ldrb	r3, [r7, #14]
 800f1ca:	2b03      	cmp	r3, #3
 800f1cc:	d156      	bne.n	800f27c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	2206      	movs	r2, #6
 800f1d2:	705a      	strb	r2, [r3, #1]
      break;
 800f1d4:	e052      	b.n	800f27c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2206      	movs	r2, #6
 800f1da:	705a      	strb	r2, [r3, #1]
      break;
 800f1dc:	e04e      	b.n	800f27c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d019      	beq.n	800f21c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800f1f4:	23ff      	movs	r3, #255	; 0xff
 800f1f6:	6878      	ldr	r0, [r7, #4]
 800f1f8:	f000 f926 	bl	800f448 <USBH_Get_StringDesc>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800f200:	7bbb      	ldrb	r3, [r7, #14]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d103      	bne.n	800f20e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	2207      	movs	r2, #7
 800f20a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800f20c:	e038      	b.n	800f280 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f20e:	7bbb      	ldrb	r3, [r7, #14]
 800f210:	2b03      	cmp	r3, #3
 800f212:	d135      	bne.n	800f280 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2207      	movs	r2, #7
 800f218:	705a      	strb	r2, [r3, #1]
      break;
 800f21a:	e031      	b.n	800f280 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	2207      	movs	r2, #7
 800f220:	705a      	strb	r2, [r3, #1]
      break;
 800f222:	e02d      	b.n	800f280 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d017      	beq.n	800f25e <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800f23a:	23ff      	movs	r3, #255	; 0xff
 800f23c:	6878      	ldr	r0, [r7, #4]
 800f23e:	f000 f903 	bl	800f448 <USBH_Get_StringDesc>
 800f242:	4603      	mov	r3, r0
 800f244:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800f246:	7bbb      	ldrb	r3, [r7, #14]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d102      	bne.n	800f252 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800f24c:	2300      	movs	r3, #0
 800f24e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800f250:	e018      	b.n	800f284 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f252:	7bbb      	ldrb	r3, [r7, #14]
 800f254:	2b03      	cmp	r3, #3
 800f256:	d115      	bne.n	800f284 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800f258:	2300      	movs	r3, #0
 800f25a:	73fb      	strb	r3, [r7, #15]
      break;
 800f25c:	e012      	b.n	800f284 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800f25e:	2300      	movs	r3, #0
 800f260:	73fb      	strb	r3, [r7, #15]
      break;
 800f262:	e00f      	b.n	800f284 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800f264:	bf00      	nop
 800f266:	e00e      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f268:	bf00      	nop
 800f26a:	e00c      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f26c:	bf00      	nop
 800f26e:	e00a      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f270:	bf00      	nop
 800f272:	e008      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f274:	bf00      	nop
 800f276:	e006      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f278:	bf00      	nop
 800f27a:	e004      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f27c:	bf00      	nop
 800f27e:	e002      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f280:	bf00      	nop
 800f282:	e000      	b.n	800f286 <USBH_HandleEnum+0x3be>
      break;
 800f284:	bf00      	nop
  }
  return Status;
 800f286:	7bfb      	ldrb	r3, [r7, #15]
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3710      	adds	r7, #16
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800f290:	b480      	push	{r7}
 800f292:	b083      	sub	sp, #12
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	683a      	ldr	r2, [r7, #0]
 800f29e:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
}
 800f2a2:	bf00      	nop
 800f2a4:	370c      	adds	r7, #12
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ac:	4770      	bx	lr

0800f2ae <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800f2ae:	b580      	push	{r7, lr}
 800f2b0:	b082      	sub	sp, #8
 800f2b2:	af00      	add	r7, sp, #0
 800f2b4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800f2bc:	1c5a      	adds	r2, r3, #1
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
  USBH_HandleSof(phost);
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f000 f804 	bl	800f2d2 <USBH_HandleSof>
}
 800f2ca:	bf00      	nop
 800f2cc:	3708      	adds	r7, #8
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}

0800f2d2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800f2d2:	b580      	push	{r7, lr}
 800f2d4:	b082      	sub	sp, #8
 800f2d6:	af00      	add	r7, sp, #0
 800f2d8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	781b      	ldrb	r3, [r3, #0]
 800f2de:	b2db      	uxtb	r3, r3
 800f2e0:	2b0b      	cmp	r3, #11
 800f2e2:	d10a      	bne.n	800f2fa <USBH_HandleSof+0x28>
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d005      	beq.n	800f2fa <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800f2f4:	699b      	ldr	r3, [r3, #24]
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	4798      	blx	r3
  }
}
 800f2fa:	bf00      	nop
 800f2fc:	3708      	adds	r7, #8
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bd80      	pop	{r7, pc}

0800f302 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800f302:	b480      	push	{r7}
 800f304:	b083      	sub	sp, #12
 800f306:	af00      	add	r7, sp, #0
 800f308:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	2201      	movs	r2, #1
 800f30e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800f312:	bf00      	nop
}
 800f314:	370c      	adds	r7, #12
 800f316:	46bd      	mov	sp, r7
 800f318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f31c:	4770      	bx	lr

0800f31e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800f31e:	b480      	push	{r7}
 800f320:	b083      	sub	sp, #12
 800f322:	af00      	add	r7, sp, #0
 800f324:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	2200      	movs	r2, #0
 800f32a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800f32e:	bf00      	nop
}
 800f330:	370c      	adds	r7, #12
 800f332:	46bd      	mov	sp, r7
 800f334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f338:	4770      	bx	lr

0800f33a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800f33a:	b480      	push	{r7}
 800f33c:	b083      	sub	sp, #12
 800f33e:	af00      	add	r7, sp, #0
 800f340:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	2201      	movs	r2, #1
 800f346:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	2200      	movs	r2, #0
 800f34e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	2200      	movs	r2, #0
 800f356:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800f35a:	2300      	movs	r3, #0
}
 800f35c:	4618      	mov	r0, r3
 800f35e:	370c      	adds	r7, #12
 800f360:	46bd      	mov	sp, r7
 800f362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f366:	4770      	bx	lr

0800f368 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	2201      	movs	r2, #1
 800f374:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2200      	movs	r2, #0
 800f37c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2200      	movs	r2, #0
 800f384:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800f388:	6878      	ldr	r0, [r7, #4]
 800f38a:	f000 ff6a 	bl	8010262 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	791b      	ldrb	r3, [r3, #4]
 800f392:	4619      	mov	r1, r3
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 fda4 	bl	800fee2 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	795b      	ldrb	r3, [r3, #5]
 800f39e:	4619      	mov	r1, r3
 800f3a0:	6878      	ldr	r0, [r7, #4]
 800f3a2:	f000 fd9e 	bl	800fee2 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800f3a6:	2300      	movs	r3, #0
}
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	3708      	adds	r7, #8
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	bd80      	pop	{r7, pc}

0800f3b0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b086      	sub	sp, #24
 800f3b4:	af02      	add	r7, sp, #8
 800f3b6:	6078      	str	r0, [r7, #4]
 800f3b8:	460b      	mov	r3, r1
 800f3ba:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800f3c2:	78fb      	ldrb	r3, [r7, #3]
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	9300      	str	r3, [sp, #0]
 800f3c8:	4613      	mov	r3, r2
 800f3ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f3ce:	2100      	movs	r1, #0
 800f3d0:	6878      	ldr	r0, [r7, #4]
 800f3d2:	f000 f864 	bl	800f49e <USBH_GetDescriptor>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	73fb      	strb	r3, [r7, #15]
 800f3da:	7bfb      	ldrb	r3, [r7, #15]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d10a      	bne.n	800f3f6 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f203 3026 	addw	r0, r3, #806	; 0x326
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800f3ec:	78fa      	ldrb	r2, [r7, #3]
 800f3ee:	b292      	uxth	r2, r2
 800f3f0:	4619      	mov	r1, r3
 800f3f2:	f000 f918 	bl	800f626 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800f3f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	3710      	adds	r7, #16
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	bd80      	pop	{r7, pc}

0800f400 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800f400:	b580      	push	{r7, lr}
 800f402:	b086      	sub	sp, #24
 800f404:	af02      	add	r7, sp, #8
 800f406:	6078      	str	r0, [r7, #4]
 800f408:	460b      	mov	r3, r1
 800f40a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	331c      	adds	r3, #28
 800f410:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800f412:	887b      	ldrh	r3, [r7, #2]
 800f414:	9300      	str	r3, [sp, #0]
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f41c:	2100      	movs	r1, #0
 800f41e:	6878      	ldr	r0, [r7, #4]
 800f420:	f000 f83d 	bl	800f49e <USBH_GetDescriptor>
 800f424:	4603      	mov	r3, r0
 800f426:	72fb      	strb	r3, [r7, #11]
 800f428:	7afb      	ldrb	r3, [r7, #11]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d107      	bne.n	800f43e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800f434:	887a      	ldrh	r2, [r7, #2]
 800f436:	68f9      	ldr	r1, [r7, #12]
 800f438:	4618      	mov	r0, r3
 800f43a:	f000 f964 	bl	800f706 <USBH_ParseCfgDesc>
  }

  return status;
 800f43e:	7afb      	ldrb	r3, [r7, #11]
}
 800f440:	4618      	mov	r0, r3
 800f442:	3710      	adds	r7, #16
 800f444:	46bd      	mov	sp, r7
 800f446:	bd80      	pop	{r7, pc}

0800f448 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800f448:	b580      	push	{r7, lr}
 800f44a:	b088      	sub	sp, #32
 800f44c:	af02      	add	r7, sp, #8
 800f44e:	60f8      	str	r0, [r7, #12]
 800f450:	607a      	str	r2, [r7, #4]
 800f452:	461a      	mov	r2, r3
 800f454:	460b      	mov	r3, r1
 800f456:	72fb      	strb	r3, [r7, #11]
 800f458:	4613      	mov	r3, r2
 800f45a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800f45c:	7afb      	ldrb	r3, [r7, #11]
 800f45e:	b29b      	uxth	r3, r3
 800f460:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800f464:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800f46c:	893b      	ldrh	r3, [r7, #8]
 800f46e:	9300      	str	r3, [sp, #0]
 800f470:	460b      	mov	r3, r1
 800f472:	2100      	movs	r1, #0
 800f474:	68f8      	ldr	r0, [r7, #12]
 800f476:	f000 f812 	bl	800f49e <USBH_GetDescriptor>
 800f47a:	4603      	mov	r3, r0
 800f47c:	75fb      	strb	r3, [r7, #23]
 800f47e:	7dfb      	ldrb	r3, [r7, #23]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d107      	bne.n	800f494 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800f48a:	893a      	ldrh	r2, [r7, #8]
 800f48c:	6879      	ldr	r1, [r7, #4]
 800f48e:	4618      	mov	r0, r3
 800f490:	f000 fa37 	bl	800f902 <USBH_ParseStringDesc>
  }

  return status;
 800f494:	7dfb      	ldrb	r3, [r7, #23]
}
 800f496:	4618      	mov	r0, r3
 800f498:	3718      	adds	r7, #24
 800f49a:	46bd      	mov	sp, r7
 800f49c:	bd80      	pop	{r7, pc}

0800f49e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800f49e:	b580      	push	{r7, lr}
 800f4a0:	b084      	sub	sp, #16
 800f4a2:	af00      	add	r7, sp, #0
 800f4a4:	60f8      	str	r0, [r7, #12]
 800f4a6:	607b      	str	r3, [r7, #4]
 800f4a8:	460b      	mov	r3, r1
 800f4aa:	72fb      	strb	r3, [r7, #11]
 800f4ac:	4613      	mov	r3, r2
 800f4ae:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	789b      	ldrb	r3, [r3, #2]
 800f4b4:	2b01      	cmp	r3, #1
 800f4b6:	d11c      	bne.n	800f4f2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800f4b8:	7afb      	ldrb	r3, [r7, #11]
 800f4ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f4be:	b2da      	uxtb	r2, r3
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	2206      	movs	r2, #6
 800f4c8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	893a      	ldrh	r2, [r7, #8]
 800f4ce:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800f4d0:	893b      	ldrh	r3, [r7, #8]
 800f4d2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f4d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f4da:	d104      	bne.n	800f4e6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	f240 4209 	movw	r2, #1033	; 0x409
 800f4e2:	829a      	strh	r2, [r3, #20]
 800f4e4:	e002      	b.n	800f4ec <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	8b3a      	ldrh	r2, [r7, #24]
 800f4f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800f4f2:	8b3b      	ldrh	r3, [r7, #24]
 800f4f4:	461a      	mov	r2, r3
 800f4f6:	6879      	ldr	r1, [r7, #4]
 800f4f8:	68f8      	ldr	r0, [r7, #12]
 800f4fa:	f000 fa50 	bl	800f99e <USBH_CtlReq>
 800f4fe:	4603      	mov	r3, r0
}
 800f500:	4618      	mov	r0, r3
 800f502:	3710      	adds	r7, #16
 800f504:	46bd      	mov	sp, r7
 800f506:	bd80      	pop	{r7, pc}

0800f508 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800f508:	b580      	push	{r7, lr}
 800f50a:	b082      	sub	sp, #8
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	6078      	str	r0, [r7, #4]
 800f510:	460b      	mov	r3, r1
 800f512:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	789b      	ldrb	r3, [r3, #2]
 800f518:	2b01      	cmp	r3, #1
 800f51a:	d10f      	bne.n	800f53c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2200      	movs	r2, #0
 800f520:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2205      	movs	r2, #5
 800f526:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800f528:	78fb      	ldrb	r3, [r7, #3]
 800f52a:	b29a      	uxth	r2, r3
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2200      	movs	r2, #0
 800f534:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2200      	movs	r2, #0
 800f53a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800f53c:	2200      	movs	r2, #0
 800f53e:	2100      	movs	r1, #0
 800f540:	6878      	ldr	r0, [r7, #4]
 800f542:	f000 fa2c 	bl	800f99e <USBH_CtlReq>
 800f546:	4603      	mov	r3, r0
}
 800f548:	4618      	mov	r0, r3
 800f54a:	3708      	adds	r7, #8
 800f54c:	46bd      	mov	sp, r7
 800f54e:	bd80      	pop	{r7, pc}

0800f550 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b082      	sub	sp, #8
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
 800f558:	460b      	mov	r3, r1
 800f55a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	789b      	ldrb	r3, [r3, #2]
 800f560:	2b01      	cmp	r3, #1
 800f562:	d10e      	bne.n	800f582 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2200      	movs	r2, #0
 800f568:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2209      	movs	r2, #9
 800f56e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	887a      	ldrh	r2, [r7, #2]
 800f574:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	2200      	movs	r2, #0
 800f57a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	2200      	movs	r2, #0
 800f580:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800f582:	2200      	movs	r2, #0
 800f584:	2100      	movs	r1, #0
 800f586:	6878      	ldr	r0, [r7, #4]
 800f588:	f000 fa09 	bl	800f99e <USBH_CtlReq>
 800f58c:	4603      	mov	r3, r0
}
 800f58e:	4618      	mov	r0, r3
 800f590:	3708      	adds	r7, #8
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}

0800f596 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800f596:	b580      	push	{r7, lr}
 800f598:	b082      	sub	sp, #8
 800f59a:	af00      	add	r7, sp, #0
 800f59c:	6078      	str	r0, [r7, #4]
 800f59e:	460b      	mov	r3, r1
 800f5a0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	789b      	ldrb	r3, [r3, #2]
 800f5a6:	2b01      	cmp	r3, #1
 800f5a8:	d10f      	bne.n	800f5ca <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2203      	movs	r2, #3
 800f5b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800f5b6:	78fb      	ldrb	r3, [r7, #3]
 800f5b8:	b29a      	uxth	r2, r3
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800f5ca:	2200      	movs	r2, #0
 800f5cc:	2100      	movs	r1, #0
 800f5ce:	6878      	ldr	r0, [r7, #4]
 800f5d0:	f000 f9e5 	bl	800f99e <USBH_CtlReq>
 800f5d4:	4603      	mov	r3, r0
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3708      	adds	r7, #8
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}

0800f5de <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800f5de:	b580      	push	{r7, lr}
 800f5e0:	b082      	sub	sp, #8
 800f5e2:	af00      	add	r7, sp, #0
 800f5e4:	6078      	str	r0, [r7, #4]
 800f5e6:	460b      	mov	r3, r1
 800f5e8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	789b      	ldrb	r3, [r3, #2]
 800f5ee:	2b01      	cmp	r3, #1
 800f5f0:	d10f      	bne.n	800f612 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	2202      	movs	r2, #2
 800f5f6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2201      	movs	r2, #1
 800f5fc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2200      	movs	r2, #0
 800f602:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800f604:	78fb      	ldrb	r3, [r7, #3]
 800f606:	b29a      	uxth	r2, r3
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2200      	movs	r2, #0
 800f610:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800f612:	2200      	movs	r2, #0
 800f614:	2100      	movs	r1, #0
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f000 f9c1 	bl	800f99e <USBH_CtlReq>
 800f61c:	4603      	mov	r3, r0
}
 800f61e:	4618      	mov	r0, r3
 800f620:	3708      	adds	r7, #8
 800f622:	46bd      	mov	sp, r7
 800f624:	bd80      	pop	{r7, pc}

0800f626 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800f626:	b480      	push	{r7}
 800f628:	b085      	sub	sp, #20
 800f62a:	af00      	add	r7, sp, #0
 800f62c:	60f8      	str	r0, [r7, #12]
 800f62e:	60b9      	str	r1, [r7, #8]
 800f630:	4613      	mov	r3, r2
 800f632:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800f634:	68bb      	ldr	r3, [r7, #8]
 800f636:	781a      	ldrb	r2, [r3, #0]
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	785a      	ldrb	r2, [r3, #1]
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800f644:	68bb      	ldr	r3, [r7, #8]
 800f646:	3302      	adds	r3, #2
 800f648:	781b      	ldrb	r3, [r3, #0]
 800f64a:	b29a      	uxth	r2, r3
 800f64c:	68bb      	ldr	r3, [r7, #8]
 800f64e:	3303      	adds	r3, #3
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	b29b      	uxth	r3, r3
 800f654:	021b      	lsls	r3, r3, #8
 800f656:	b29b      	uxth	r3, r3
 800f658:	4313      	orrs	r3, r2
 800f65a:	b29a      	uxth	r2, r3
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	791a      	ldrb	r2, [r3, #4]
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800f668:	68bb      	ldr	r3, [r7, #8]
 800f66a:	795a      	ldrb	r2, [r3, #5]
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	799a      	ldrb	r2, [r3, #6]
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800f678:	68bb      	ldr	r3, [r7, #8]
 800f67a:	79da      	ldrb	r2, [r3, #7]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800f680:	88fb      	ldrh	r3, [r7, #6]
 800f682:	2b08      	cmp	r3, #8
 800f684:	d939      	bls.n	800f6fa <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	3308      	adds	r3, #8
 800f68a:	781b      	ldrb	r3, [r3, #0]
 800f68c:	b29a      	uxth	r2, r3
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	3309      	adds	r3, #9
 800f692:	781b      	ldrb	r3, [r3, #0]
 800f694:	b29b      	uxth	r3, r3
 800f696:	021b      	lsls	r3, r3, #8
 800f698:	b29b      	uxth	r3, r3
 800f69a:	4313      	orrs	r3, r2
 800f69c:	b29a      	uxth	r2, r3
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	330a      	adds	r3, #10
 800f6a6:	781b      	ldrb	r3, [r3, #0]
 800f6a8:	b29a      	uxth	r2, r3
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	330b      	adds	r3, #11
 800f6ae:	781b      	ldrb	r3, [r3, #0]
 800f6b0:	b29b      	uxth	r3, r3
 800f6b2:	021b      	lsls	r3, r3, #8
 800f6b4:	b29b      	uxth	r3, r3
 800f6b6:	4313      	orrs	r3, r2
 800f6b8:	b29a      	uxth	r2, r3
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800f6be:	68bb      	ldr	r3, [r7, #8]
 800f6c0:	330c      	adds	r3, #12
 800f6c2:	781b      	ldrb	r3, [r3, #0]
 800f6c4:	b29a      	uxth	r2, r3
 800f6c6:	68bb      	ldr	r3, [r7, #8]
 800f6c8:	330d      	adds	r3, #13
 800f6ca:	781b      	ldrb	r3, [r3, #0]
 800f6cc:	b29b      	uxth	r3, r3
 800f6ce:	021b      	lsls	r3, r3, #8
 800f6d0:	b29b      	uxth	r3, r3
 800f6d2:	4313      	orrs	r3, r2
 800f6d4:	b29a      	uxth	r2, r3
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	7b9a      	ldrb	r2, [r3, #14]
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	7bda      	ldrb	r2, [r3, #15]
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800f6ea:	68bb      	ldr	r3, [r7, #8]
 800f6ec:	7c1a      	ldrb	r2, [r3, #16]
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800f6f2:	68bb      	ldr	r3, [r7, #8]
 800f6f4:	7c5a      	ldrb	r2, [r3, #17]
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	745a      	strb	r2, [r3, #17]
  }
}
 800f6fa:	bf00      	nop
 800f6fc:	3714      	adds	r7, #20
 800f6fe:	46bd      	mov	sp, r7
 800f700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f704:	4770      	bx	lr

0800f706 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800f706:	b580      	push	{r7, lr}
 800f708:	b08a      	sub	sp, #40	; 0x28
 800f70a:	af00      	add	r7, sp, #0
 800f70c:	60f8      	str	r0, [r7, #12]
 800f70e:	60b9      	str	r1, [r7, #8]
 800f710:	4613      	mov	r3, r2
 800f712:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800f714:	68bb      	ldr	r3, [r7, #8]
 800f716:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800f718:	2300      	movs	r3, #0
 800f71a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800f71e:	2300      	movs	r3, #0
 800f720:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800f724:	68bb      	ldr	r3, [r7, #8]
 800f726:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800f728:	68bb      	ldr	r3, [r7, #8]
 800f72a:	781a      	ldrb	r2, [r3, #0]
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800f730:	68bb      	ldr	r3, [r7, #8]
 800f732:	785a      	ldrb	r2, [r3, #1]
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800f738:	68bb      	ldr	r3, [r7, #8]
 800f73a:	3302      	adds	r3, #2
 800f73c:	781b      	ldrb	r3, [r3, #0]
 800f73e:	b29a      	uxth	r2, r3
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	3303      	adds	r3, #3
 800f744:	781b      	ldrb	r3, [r3, #0]
 800f746:	b29b      	uxth	r3, r3
 800f748:	021b      	lsls	r3, r3, #8
 800f74a:	b29b      	uxth	r3, r3
 800f74c:	4313      	orrs	r3, r2
 800f74e:	b29a      	uxth	r2, r3
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800f754:	68bb      	ldr	r3, [r7, #8]
 800f756:	791a      	ldrb	r2, [r3, #4]
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	795a      	ldrb	r2, [r3, #5]
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	799a      	ldrb	r2, [r3, #6]
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800f76c:	68bb      	ldr	r3, [r7, #8]
 800f76e:	79da      	ldrb	r2, [r3, #7]
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	7a1a      	ldrb	r2, [r3, #8]
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800f77c:	88fb      	ldrh	r3, [r7, #6]
 800f77e:	2b09      	cmp	r3, #9
 800f780:	d95f      	bls.n	800f842 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800f782:	2309      	movs	r3, #9
 800f784:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800f786:	2300      	movs	r3, #0
 800f788:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f78a:	e051      	b.n	800f830 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800f78c:	f107 0316 	add.w	r3, r7, #22
 800f790:	4619      	mov	r1, r3
 800f792:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f794:	f000 f8e8 	bl	800f968 <USBH_GetNextDesc>
 800f798:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800f79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f79c:	785b      	ldrb	r3, [r3, #1]
 800f79e:	2b04      	cmp	r3, #4
 800f7a0:	d146      	bne.n	800f830 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800f7a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f7a6:	221a      	movs	r2, #26
 800f7a8:	fb02 f303 	mul.w	r3, r2, r3
 800f7ac:	3308      	adds	r3, #8
 800f7ae:	68fa      	ldr	r2, [r7, #12]
 800f7b0:	4413      	add	r3, r2
 800f7b2:	3302      	adds	r3, #2
 800f7b4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800f7b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f7b8:	69f8      	ldr	r0, [r7, #28]
 800f7ba:	f000 f846 	bl	800f84a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800f7be:	2300      	movs	r3, #0
 800f7c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f7c8:	e022      	b.n	800f810 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800f7ca:	f107 0316 	add.w	r3, r7, #22
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f7d2:	f000 f8c9 	bl	800f968 <USBH_GetNextDesc>
 800f7d6:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800f7d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7da:	785b      	ldrb	r3, [r3, #1]
 800f7dc:	2b05      	cmp	r3, #5
 800f7de:	d117      	bne.n	800f810 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800f7e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f7e4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f7e8:	3201      	adds	r2, #1
 800f7ea:	00d2      	lsls	r2, r2, #3
 800f7ec:	211a      	movs	r1, #26
 800f7ee:	fb01 f303 	mul.w	r3, r1, r3
 800f7f2:	4413      	add	r3, r2
 800f7f4:	3308      	adds	r3, #8
 800f7f6:	68fa      	ldr	r2, [r7, #12]
 800f7f8:	4413      	add	r3, r2
 800f7fa:	3304      	adds	r3, #4
 800f7fc:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800f7fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f800:	69b8      	ldr	r0, [r7, #24]
 800f802:	f000 f851 	bl	800f8a8 <USBH_ParseEPDesc>
            ep_ix++;
 800f806:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f80a:	3301      	adds	r3, #1
 800f80c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800f810:	69fb      	ldr	r3, [r7, #28]
 800f812:	791b      	ldrb	r3, [r3, #4]
 800f814:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800f818:	429a      	cmp	r2, r3
 800f81a:	d204      	bcs.n	800f826 <USBH_ParseCfgDesc+0x120>
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	885a      	ldrh	r2, [r3, #2]
 800f820:	8afb      	ldrh	r3, [r7, #22]
 800f822:	429a      	cmp	r2, r3
 800f824:	d8d1      	bhi.n	800f7ca <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800f826:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f82a:	3301      	adds	r3, #1
 800f82c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800f830:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f834:	2b09      	cmp	r3, #9
 800f836:	d804      	bhi.n	800f842 <USBH_ParseCfgDesc+0x13c>
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	885a      	ldrh	r2, [r3, #2]
 800f83c:	8afb      	ldrh	r3, [r7, #22]
 800f83e:	429a      	cmp	r2, r3
 800f840:	d8a4      	bhi.n	800f78c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800f842:	bf00      	nop
 800f844:	3728      	adds	r7, #40	; 0x28
 800f846:	46bd      	mov	sp, r7
 800f848:	bd80      	pop	{r7, pc}

0800f84a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800f84a:	b480      	push	{r7}
 800f84c:	b083      	sub	sp, #12
 800f84e:	af00      	add	r7, sp, #0
 800f850:	6078      	str	r0, [r7, #4]
 800f852:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	781a      	ldrb	r2, [r3, #0]
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	785a      	ldrb	r2, [r3, #1]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800f864:	683b      	ldr	r3, [r7, #0]
 800f866:	789a      	ldrb	r2, [r3, #2]
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	78da      	ldrb	r2, [r3, #3]
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800f874:	683b      	ldr	r3, [r7, #0]
 800f876:	791a      	ldrb	r2, [r3, #4]
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800f87c:	683b      	ldr	r3, [r7, #0]
 800f87e:	795a      	ldrb	r2, [r3, #5]
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	799a      	ldrb	r2, [r3, #6]
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	79da      	ldrb	r2, [r3, #7]
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800f894:	683b      	ldr	r3, [r7, #0]
 800f896:	7a1a      	ldrb	r2, [r3, #8]
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	721a      	strb	r2, [r3, #8]
}
 800f89c:	bf00      	nop
 800f89e:	370c      	adds	r7, #12
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a6:	4770      	bx	lr

0800f8a8 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800f8a8:	b480      	push	{r7}
 800f8aa:	b083      	sub	sp, #12
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	6078      	str	r0, [r7, #4]
 800f8b0:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	781a      	ldrb	r2, [r3, #0]
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	785a      	ldrb	r2, [r3, #1]
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	789a      	ldrb	r2, [r3, #2]
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800f8ca:	683b      	ldr	r3, [r7, #0]
 800f8cc:	78da      	ldrb	r2, [r3, #3]
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	3304      	adds	r3, #4
 800f8d6:	781b      	ldrb	r3, [r3, #0]
 800f8d8:	b29a      	uxth	r2, r3
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	3305      	adds	r3, #5
 800f8de:	781b      	ldrb	r3, [r3, #0]
 800f8e0:	b29b      	uxth	r3, r3
 800f8e2:	021b      	lsls	r3, r3, #8
 800f8e4:	b29b      	uxth	r3, r3
 800f8e6:	4313      	orrs	r3, r2
 800f8e8:	b29a      	uxth	r2, r3
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	799a      	ldrb	r2, [r3, #6]
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	719a      	strb	r2, [r3, #6]
}
 800f8f6:	bf00      	nop
 800f8f8:	370c      	adds	r7, #12
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f900:	4770      	bx	lr

0800f902 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800f902:	b480      	push	{r7}
 800f904:	b087      	sub	sp, #28
 800f906:	af00      	add	r7, sp, #0
 800f908:	60f8      	str	r0, [r7, #12]
 800f90a:	60b9      	str	r1, [r7, #8]
 800f90c:	4613      	mov	r3, r2
 800f90e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	3301      	adds	r3, #1
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	2b03      	cmp	r3, #3
 800f918:	d120      	bne.n	800f95c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	1e9a      	subs	r2, r3, #2
 800f920:	88fb      	ldrh	r3, [r7, #6]
 800f922:	4293      	cmp	r3, r2
 800f924:	bf28      	it	cs
 800f926:	4613      	movcs	r3, r2
 800f928:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	3302      	adds	r3, #2
 800f92e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800f930:	2300      	movs	r3, #0
 800f932:	82fb      	strh	r3, [r7, #22]
 800f934:	e00b      	b.n	800f94e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800f936:	8afb      	ldrh	r3, [r7, #22]
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	4413      	add	r3, r2
 800f93c:	781a      	ldrb	r2, [r3, #0]
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	701a      	strb	r2, [r3, #0]
      pdest++;
 800f942:	68bb      	ldr	r3, [r7, #8]
 800f944:	3301      	adds	r3, #1
 800f946:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800f948:	8afb      	ldrh	r3, [r7, #22]
 800f94a:	3302      	adds	r3, #2
 800f94c:	82fb      	strh	r3, [r7, #22]
 800f94e:	8afa      	ldrh	r2, [r7, #22]
 800f950:	8abb      	ldrh	r3, [r7, #20]
 800f952:	429a      	cmp	r2, r3
 800f954:	d3ef      	bcc.n	800f936 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800f956:	68bb      	ldr	r3, [r7, #8]
 800f958:	2200      	movs	r2, #0
 800f95a:	701a      	strb	r2, [r3, #0]
  }
}
 800f95c:	bf00      	nop
 800f95e:	371c      	adds	r7, #28
 800f960:	46bd      	mov	sp, r7
 800f962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f966:	4770      	bx	lr

0800f968 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800f968:	b480      	push	{r7}
 800f96a:	b085      	sub	sp, #20
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
 800f970:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	881a      	ldrh	r2, [r3, #0]
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	781b      	ldrb	r3, [r3, #0]
 800f97a:	b29b      	uxth	r3, r3
 800f97c:	4413      	add	r3, r2
 800f97e:	b29a      	uxth	r2, r3
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	781b      	ldrb	r3, [r3, #0]
 800f988:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	4413      	add	r3, r2
 800f98e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f990:	68fb      	ldr	r3, [r7, #12]
}
 800f992:	4618      	mov	r0, r3
 800f994:	3714      	adds	r7, #20
 800f996:	46bd      	mov	sp, r7
 800f998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99c:	4770      	bx	lr

0800f99e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800f99e:	b580      	push	{r7, lr}
 800f9a0:	b086      	sub	sp, #24
 800f9a2:	af00      	add	r7, sp, #0
 800f9a4:	60f8      	str	r0, [r7, #12]
 800f9a6:	60b9      	str	r1, [r7, #8]
 800f9a8:	4613      	mov	r3, r2
 800f9aa:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800f9ac:	2301      	movs	r3, #1
 800f9ae:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	789b      	ldrb	r3, [r3, #2]
 800f9b4:	2b01      	cmp	r3, #1
 800f9b6:	d002      	beq.n	800f9be <USBH_CtlReq+0x20>
 800f9b8:	2b02      	cmp	r3, #2
 800f9ba:	d00f      	beq.n	800f9dc <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800f9bc:	e027      	b.n	800fa0e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	68ba      	ldr	r2, [r7, #8]
 800f9c2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	88fa      	ldrh	r2, [r7, #6]
 800f9c8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	2201      	movs	r2, #1
 800f9ce:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	2202      	movs	r2, #2
 800f9d4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	75fb      	strb	r3, [r7, #23]
      break;
 800f9da:	e018      	b.n	800fa0e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800f9dc:	68f8      	ldr	r0, [r7, #12]
 800f9de:	f000 f81b 	bl	800fa18 <USBH_HandleControl>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800f9e6:	7dfb      	ldrb	r3, [r7, #23]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d002      	beq.n	800f9f2 <USBH_CtlReq+0x54>
 800f9ec:	7dfb      	ldrb	r3, [r7, #23]
 800f9ee:	2b03      	cmp	r3, #3
 800f9f0:	d106      	bne.n	800fa00 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2201      	movs	r2, #1
 800f9f6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	761a      	strb	r2, [r3, #24]
      break;
 800f9fe:	e005      	b.n	800fa0c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800fa00:	7dfb      	ldrb	r3, [r7, #23]
 800fa02:	2b02      	cmp	r3, #2
 800fa04:	d102      	bne.n	800fa0c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	2201      	movs	r2, #1
 800fa0a:	709a      	strb	r2, [r3, #2]
      break;
 800fa0c:	bf00      	nop
  }
  return status;
 800fa0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	3718      	adds	r7, #24
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}

0800fa18 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b086      	sub	sp, #24
 800fa1c:	af02      	add	r7, sp, #8
 800fa1e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800fa20:	2301      	movs	r3, #1
 800fa22:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fa24:	2300      	movs	r3, #0
 800fa26:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	7e1b      	ldrb	r3, [r3, #24]
 800fa2c:	3b01      	subs	r3, #1
 800fa2e:	2b0a      	cmp	r3, #10
 800fa30:	f200 8156 	bhi.w	800fce0 <USBH_HandleControl+0x2c8>
 800fa34:	a201      	add	r2, pc, #4	; (adr r2, 800fa3c <USBH_HandleControl+0x24>)
 800fa36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa3a:	bf00      	nop
 800fa3c:	0800fa69 	.word	0x0800fa69
 800fa40:	0800fa83 	.word	0x0800fa83
 800fa44:	0800faed 	.word	0x0800faed
 800fa48:	0800fb13 	.word	0x0800fb13
 800fa4c:	0800fb4b 	.word	0x0800fb4b
 800fa50:	0800fb75 	.word	0x0800fb75
 800fa54:	0800fbc7 	.word	0x0800fbc7
 800fa58:	0800fbe9 	.word	0x0800fbe9
 800fa5c:	0800fc25 	.word	0x0800fc25
 800fa60:	0800fc4b 	.word	0x0800fc4b
 800fa64:	0800fc89 	.word	0x0800fc89
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f103 0110 	add.w	r1, r3, #16
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	795b      	ldrb	r3, [r3, #5]
 800fa72:	461a      	mov	r2, r3
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f943 	bl	800fd00 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	2202      	movs	r2, #2
 800fa7e:	761a      	strb	r2, [r3, #24]
      break;
 800fa80:	e139      	b.n	800fcf6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	795b      	ldrb	r3, [r3, #5]
 800fa86:	4619      	mov	r1, r3
 800fa88:	6878      	ldr	r0, [r7, #4]
 800fa8a:	f000 fcd9 	bl	8010440 <USBH_LL_GetURBState>
 800fa8e:	4603      	mov	r3, r0
 800fa90:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800fa92:	7bbb      	ldrb	r3, [r7, #14]
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	d11e      	bne.n	800fad6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	7c1b      	ldrb	r3, [r3, #16]
 800fa9c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800faa0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	8adb      	ldrh	r3, [r3, #22]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d00a      	beq.n	800fac0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800faaa:	7b7b      	ldrb	r3, [r7, #13]
 800faac:	2b80      	cmp	r3, #128	; 0x80
 800faae:	d103      	bne.n	800fab8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2203      	movs	r2, #3
 800fab4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800fab6:	e115      	b.n	800fce4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	2205      	movs	r2, #5
 800fabc:	761a      	strb	r2, [r3, #24]
      break;
 800fabe:	e111      	b.n	800fce4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800fac0:	7b7b      	ldrb	r3, [r7, #13]
 800fac2:	2b80      	cmp	r3, #128	; 0x80
 800fac4:	d103      	bne.n	800face <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	2209      	movs	r2, #9
 800faca:	761a      	strb	r2, [r3, #24]
      break;
 800facc:	e10a      	b.n	800fce4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	2207      	movs	r2, #7
 800fad2:	761a      	strb	r2, [r3, #24]
      break;
 800fad4:	e106      	b.n	800fce4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800fad6:	7bbb      	ldrb	r3, [r7, #14]
 800fad8:	2b04      	cmp	r3, #4
 800fada:	d003      	beq.n	800fae4 <USBH_HandleControl+0xcc>
 800fadc:	7bbb      	ldrb	r3, [r7, #14]
 800fade:	2b02      	cmp	r3, #2
 800fae0:	f040 8100 	bne.w	800fce4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	220b      	movs	r2, #11
 800fae8:	761a      	strb	r2, [r3, #24]
      break;
 800faea:	e0fb      	b.n	800fce4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	6899      	ldr	r1, [r3, #8]
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	899a      	ldrh	r2, [r3, #12]
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	791b      	ldrb	r3, [r3, #4]
 800fb04:	6878      	ldr	r0, [r7, #4]
 800fb06:	f000 f93a 	bl	800fd7e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2204      	movs	r2, #4
 800fb0e:	761a      	strb	r2, [r3, #24]
      break;
 800fb10:	e0f1      	b.n	800fcf6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	791b      	ldrb	r3, [r3, #4]
 800fb16:	4619      	mov	r1, r3
 800fb18:	6878      	ldr	r0, [r7, #4]
 800fb1a:	f000 fc91 	bl	8010440 <USBH_LL_GetURBState>
 800fb1e:	4603      	mov	r3, r0
 800fb20:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800fb22:	7bbb      	ldrb	r3, [r7, #14]
 800fb24:	2b01      	cmp	r3, #1
 800fb26:	d102      	bne.n	800fb2e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	2209      	movs	r2, #9
 800fb2c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800fb2e:	7bbb      	ldrb	r3, [r7, #14]
 800fb30:	2b05      	cmp	r3, #5
 800fb32:	d102      	bne.n	800fb3a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800fb34:	2303      	movs	r3, #3
 800fb36:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800fb38:	e0d6      	b.n	800fce8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800fb3a:	7bbb      	ldrb	r3, [r7, #14]
 800fb3c:	2b04      	cmp	r3, #4
 800fb3e:	f040 80d3 	bne.w	800fce8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	220b      	movs	r2, #11
 800fb46:	761a      	strb	r2, [r3, #24]
      break;
 800fb48:	e0ce      	b.n	800fce8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	6899      	ldr	r1, [r3, #8]
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	899a      	ldrh	r2, [r3, #12]
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	795b      	ldrb	r3, [r3, #5]
 800fb56:	2001      	movs	r0, #1
 800fb58:	9000      	str	r0, [sp, #0]
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f000 f8ea 	bl	800fd34 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800fb66:	b29a      	uxth	r2, r3
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2206      	movs	r2, #6
 800fb70:	761a      	strb	r2, [r3, #24]
      break;
 800fb72:	e0c0      	b.n	800fcf6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	795b      	ldrb	r3, [r3, #5]
 800fb78:	4619      	mov	r1, r3
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f000 fc60 	bl	8010440 <USBH_LL_GetURBState>
 800fb80:	4603      	mov	r3, r0
 800fb82:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800fb84:	7bbb      	ldrb	r3, [r7, #14]
 800fb86:	2b01      	cmp	r3, #1
 800fb88:	d103      	bne.n	800fb92 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	2207      	movs	r2, #7
 800fb8e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800fb90:	e0ac      	b.n	800fcec <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800fb92:	7bbb      	ldrb	r3, [r7, #14]
 800fb94:	2b05      	cmp	r3, #5
 800fb96:	d105      	bne.n	800fba4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	220c      	movs	r2, #12
 800fb9c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800fb9e:	2303      	movs	r3, #3
 800fba0:	73fb      	strb	r3, [r7, #15]
      break;
 800fba2:	e0a3      	b.n	800fcec <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800fba4:	7bbb      	ldrb	r3, [r7, #14]
 800fba6:	2b02      	cmp	r3, #2
 800fba8:	d103      	bne.n	800fbb2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	2205      	movs	r2, #5
 800fbae:	761a      	strb	r2, [r3, #24]
      break;
 800fbb0:	e09c      	b.n	800fcec <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800fbb2:	7bbb      	ldrb	r3, [r7, #14]
 800fbb4:	2b04      	cmp	r3, #4
 800fbb6:	f040 8099 	bne.w	800fcec <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	220b      	movs	r2, #11
 800fbbe:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800fbc0:	2302      	movs	r3, #2
 800fbc2:	73fb      	strb	r3, [r7, #15]
      break;
 800fbc4:	e092      	b.n	800fcec <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	791b      	ldrb	r3, [r3, #4]
 800fbca:	2200      	movs	r2, #0
 800fbcc:	2100      	movs	r1, #0
 800fbce:	6878      	ldr	r0, [r7, #4]
 800fbd0:	f000 f8d5 	bl	800fd7e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800fbda:	b29a      	uxth	r2, r3
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2208      	movs	r2, #8
 800fbe4:	761a      	strb	r2, [r3, #24]

      break;
 800fbe6:	e086      	b.n	800fcf6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	791b      	ldrb	r3, [r3, #4]
 800fbec:	4619      	mov	r1, r3
 800fbee:	6878      	ldr	r0, [r7, #4]
 800fbf0:	f000 fc26 	bl	8010440 <USBH_LL_GetURBState>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800fbf8:	7bbb      	ldrb	r3, [r7, #14]
 800fbfa:	2b01      	cmp	r3, #1
 800fbfc:	d105      	bne.n	800fc0a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	220d      	movs	r2, #13
 800fc02:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800fc04:	2300      	movs	r3, #0
 800fc06:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800fc08:	e072      	b.n	800fcf0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800fc0a:	7bbb      	ldrb	r3, [r7, #14]
 800fc0c:	2b04      	cmp	r3, #4
 800fc0e:	d103      	bne.n	800fc18 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	220b      	movs	r2, #11
 800fc14:	761a      	strb	r2, [r3, #24]
      break;
 800fc16:	e06b      	b.n	800fcf0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800fc18:	7bbb      	ldrb	r3, [r7, #14]
 800fc1a:	2b05      	cmp	r3, #5
 800fc1c:	d168      	bne.n	800fcf0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800fc1e:	2303      	movs	r3, #3
 800fc20:	73fb      	strb	r3, [r7, #15]
      break;
 800fc22:	e065      	b.n	800fcf0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	795b      	ldrb	r3, [r3, #5]
 800fc28:	2201      	movs	r2, #1
 800fc2a:	9200      	str	r2, [sp, #0]
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	2100      	movs	r1, #0
 800fc30:	6878      	ldr	r0, [r7, #4]
 800fc32:	f000 f87f 	bl	800fd34 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800fc3c:	b29a      	uxth	r2, r3
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	220a      	movs	r2, #10
 800fc46:	761a      	strb	r2, [r3, #24]
      break;
 800fc48:	e055      	b.n	800fcf6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	795b      	ldrb	r3, [r3, #5]
 800fc4e:	4619      	mov	r1, r3
 800fc50:	6878      	ldr	r0, [r7, #4]
 800fc52:	f000 fbf5 	bl	8010440 <USBH_LL_GetURBState>
 800fc56:	4603      	mov	r3, r0
 800fc58:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800fc5a:	7bbb      	ldrb	r3, [r7, #14]
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	d105      	bne.n	800fc6c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800fc60:	2300      	movs	r3, #0
 800fc62:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	220d      	movs	r2, #13
 800fc68:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800fc6a:	e043      	b.n	800fcf4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800fc6c:	7bbb      	ldrb	r3, [r7, #14]
 800fc6e:	2b02      	cmp	r3, #2
 800fc70:	d103      	bne.n	800fc7a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2209      	movs	r2, #9
 800fc76:	761a      	strb	r2, [r3, #24]
      break;
 800fc78:	e03c      	b.n	800fcf4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800fc7a:	7bbb      	ldrb	r3, [r7, #14]
 800fc7c:	2b04      	cmp	r3, #4
 800fc7e:	d139      	bne.n	800fcf4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	220b      	movs	r2, #11
 800fc84:	761a      	strb	r2, [r3, #24]
      break;
 800fc86:	e035      	b.n	800fcf4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	7e5b      	ldrb	r3, [r3, #25]
 800fc8c:	3301      	adds	r3, #1
 800fc8e:	b2da      	uxtb	r2, r3
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	765a      	strb	r2, [r3, #25]
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	7e5b      	ldrb	r3, [r3, #25]
 800fc98:	2b02      	cmp	r3, #2
 800fc9a:	d806      	bhi.n	800fcaa <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2201      	movs	r2, #1
 800fca0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	2201      	movs	r2, #1
 800fca6:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800fca8:	e025      	b.n	800fcf6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800fcb0:	2106      	movs	r1, #6
 800fcb2:	6878      	ldr	r0, [r7, #4]
 800fcb4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	795b      	ldrb	r3, [r3, #5]
 800fcc0:	4619      	mov	r1, r3
 800fcc2:	6878      	ldr	r0, [r7, #4]
 800fcc4:	f000 f90d 	bl	800fee2 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	791b      	ldrb	r3, [r3, #4]
 800fccc:	4619      	mov	r1, r3
 800fcce:	6878      	ldr	r0, [r7, #4]
 800fcd0:	f000 f907 	bl	800fee2 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800fcda:	2302      	movs	r3, #2
 800fcdc:	73fb      	strb	r3, [r7, #15]
      break;
 800fcde:	e00a      	b.n	800fcf6 <USBH_HandleControl+0x2de>

    default:
      break;
 800fce0:	bf00      	nop
 800fce2:	e008      	b.n	800fcf6 <USBH_HandleControl+0x2de>
      break;
 800fce4:	bf00      	nop
 800fce6:	e006      	b.n	800fcf6 <USBH_HandleControl+0x2de>
      break;
 800fce8:	bf00      	nop
 800fcea:	e004      	b.n	800fcf6 <USBH_HandleControl+0x2de>
      break;
 800fcec:	bf00      	nop
 800fcee:	e002      	b.n	800fcf6 <USBH_HandleControl+0x2de>
      break;
 800fcf0:	bf00      	nop
 800fcf2:	e000      	b.n	800fcf6 <USBH_HandleControl+0x2de>
      break;
 800fcf4:	bf00      	nop
  }

  return status;
 800fcf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3710      	adds	r7, #16
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b088      	sub	sp, #32
 800fd04:	af04      	add	r7, sp, #16
 800fd06:	60f8      	str	r0, [r7, #12]
 800fd08:	60b9      	str	r1, [r7, #8]
 800fd0a:	4613      	mov	r3, r2
 800fd0c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800fd0e:	79f9      	ldrb	r1, [r7, #7]
 800fd10:	2300      	movs	r3, #0
 800fd12:	9303      	str	r3, [sp, #12]
 800fd14:	2308      	movs	r3, #8
 800fd16:	9302      	str	r3, [sp, #8]
 800fd18:	68bb      	ldr	r3, [r7, #8]
 800fd1a:	9301      	str	r3, [sp, #4]
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	9300      	str	r3, [sp, #0]
 800fd20:	2300      	movs	r3, #0
 800fd22:	2200      	movs	r2, #0
 800fd24:	68f8      	ldr	r0, [r7, #12]
 800fd26:	f000 fb5a 	bl	80103de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800fd2a:	2300      	movs	r3, #0
}
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	3710      	adds	r7, #16
 800fd30:	46bd      	mov	sp, r7
 800fd32:	bd80      	pop	{r7, pc}

0800fd34 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b088      	sub	sp, #32
 800fd38:	af04      	add	r7, sp, #16
 800fd3a:	60f8      	str	r0, [r7, #12]
 800fd3c:	60b9      	str	r1, [r7, #8]
 800fd3e:	4611      	mov	r1, r2
 800fd40:	461a      	mov	r2, r3
 800fd42:	460b      	mov	r3, r1
 800fd44:	80fb      	strh	r3, [r7, #6]
 800fd46:	4613      	mov	r3, r2
 800fd48:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d001      	beq.n	800fd58 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800fd54:	2300      	movs	r3, #0
 800fd56:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800fd58:	7979      	ldrb	r1, [r7, #5]
 800fd5a:	7e3b      	ldrb	r3, [r7, #24]
 800fd5c:	9303      	str	r3, [sp, #12]
 800fd5e:	88fb      	ldrh	r3, [r7, #6]
 800fd60:	9302      	str	r3, [sp, #8]
 800fd62:	68bb      	ldr	r3, [r7, #8]
 800fd64:	9301      	str	r3, [sp, #4]
 800fd66:	2301      	movs	r3, #1
 800fd68:	9300      	str	r3, [sp, #0]
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	68f8      	ldr	r0, [r7, #12]
 800fd70:	f000 fb35 	bl	80103de <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800fd74:	2300      	movs	r3, #0
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3710      	adds	r7, #16
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}

0800fd7e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800fd7e:	b580      	push	{r7, lr}
 800fd80:	b088      	sub	sp, #32
 800fd82:	af04      	add	r7, sp, #16
 800fd84:	60f8      	str	r0, [r7, #12]
 800fd86:	60b9      	str	r1, [r7, #8]
 800fd88:	4611      	mov	r1, r2
 800fd8a:	461a      	mov	r2, r3
 800fd8c:	460b      	mov	r3, r1
 800fd8e:	80fb      	strh	r3, [r7, #6]
 800fd90:	4613      	mov	r3, r2
 800fd92:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800fd94:	7979      	ldrb	r1, [r7, #5]
 800fd96:	2300      	movs	r3, #0
 800fd98:	9303      	str	r3, [sp, #12]
 800fd9a:	88fb      	ldrh	r3, [r7, #6]
 800fd9c:	9302      	str	r3, [sp, #8]
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	9301      	str	r3, [sp, #4]
 800fda2:	2301      	movs	r3, #1
 800fda4:	9300      	str	r3, [sp, #0]
 800fda6:	2300      	movs	r3, #0
 800fda8:	2201      	movs	r2, #1
 800fdaa:	68f8      	ldr	r0, [r7, #12]
 800fdac:	f000 fb17 	bl	80103de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800fdb0:	2300      	movs	r3, #0

}
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	3710      	adds	r7, #16
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	bd80      	pop	{r7, pc}

0800fdba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800fdba:	b580      	push	{r7, lr}
 800fdbc:	b088      	sub	sp, #32
 800fdbe:	af04      	add	r7, sp, #16
 800fdc0:	60f8      	str	r0, [r7, #12]
 800fdc2:	60b9      	str	r1, [r7, #8]
 800fdc4:	4611      	mov	r1, r2
 800fdc6:	461a      	mov	r2, r3
 800fdc8:	460b      	mov	r3, r1
 800fdca:	80fb      	strh	r3, [r7, #6]
 800fdcc:	4613      	mov	r3, r2
 800fdce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d001      	beq.n	800fdde <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800fdda:	2300      	movs	r3, #0
 800fddc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800fdde:	7979      	ldrb	r1, [r7, #5]
 800fde0:	7e3b      	ldrb	r3, [r7, #24]
 800fde2:	9303      	str	r3, [sp, #12]
 800fde4:	88fb      	ldrh	r3, [r7, #6]
 800fde6:	9302      	str	r3, [sp, #8]
 800fde8:	68bb      	ldr	r3, [r7, #8]
 800fdea:	9301      	str	r3, [sp, #4]
 800fdec:	2301      	movs	r3, #1
 800fdee:	9300      	str	r3, [sp, #0]
 800fdf0:	2302      	movs	r3, #2
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	68f8      	ldr	r0, [r7, #12]
 800fdf6:	f000 faf2 	bl	80103de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800fdfa:	2300      	movs	r3, #0
}
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	3710      	adds	r7, #16
 800fe00:	46bd      	mov	sp, r7
 800fe02:	bd80      	pop	{r7, pc}

0800fe04 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b088      	sub	sp, #32
 800fe08:	af04      	add	r7, sp, #16
 800fe0a:	60f8      	str	r0, [r7, #12]
 800fe0c:	60b9      	str	r1, [r7, #8]
 800fe0e:	4611      	mov	r1, r2
 800fe10:	461a      	mov	r2, r3
 800fe12:	460b      	mov	r3, r1
 800fe14:	80fb      	strh	r3, [r7, #6]
 800fe16:	4613      	mov	r3, r2
 800fe18:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800fe1a:	7979      	ldrb	r1, [r7, #5]
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	9303      	str	r3, [sp, #12]
 800fe20:	88fb      	ldrh	r3, [r7, #6]
 800fe22:	9302      	str	r3, [sp, #8]
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	9301      	str	r3, [sp, #4]
 800fe28:	2301      	movs	r3, #1
 800fe2a:	9300      	str	r3, [sp, #0]
 800fe2c:	2302      	movs	r3, #2
 800fe2e:	2201      	movs	r2, #1
 800fe30:	68f8      	ldr	r0, [r7, #12]
 800fe32:	f000 fad4 	bl	80103de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800fe36:	2300      	movs	r3, #0
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3710      	adds	r7, #16
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}

0800fe40 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800fe40:	b580      	push	{r7, lr}
 800fe42:	b086      	sub	sp, #24
 800fe44:	af04      	add	r7, sp, #16
 800fe46:	6078      	str	r0, [r7, #4]
 800fe48:	4608      	mov	r0, r1
 800fe4a:	4611      	mov	r1, r2
 800fe4c:	461a      	mov	r2, r3
 800fe4e:	4603      	mov	r3, r0
 800fe50:	70fb      	strb	r3, [r7, #3]
 800fe52:	460b      	mov	r3, r1
 800fe54:	70bb      	strb	r3, [r7, #2]
 800fe56:	4613      	mov	r3, r2
 800fe58:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800fe5a:	7878      	ldrb	r0, [r7, #1]
 800fe5c:	78ba      	ldrb	r2, [r7, #2]
 800fe5e:	78f9      	ldrb	r1, [r7, #3]
 800fe60:	8b3b      	ldrh	r3, [r7, #24]
 800fe62:	9302      	str	r3, [sp, #8]
 800fe64:	7d3b      	ldrb	r3, [r7, #20]
 800fe66:	9301      	str	r3, [sp, #4]
 800fe68:	7c3b      	ldrb	r3, [r7, #16]
 800fe6a:	9300      	str	r3, [sp, #0]
 800fe6c:	4603      	mov	r3, r0
 800fe6e:	6878      	ldr	r0, [r7, #4]
 800fe70:	f000 fa67 	bl	8010342 <USBH_LL_OpenPipe>

  return USBH_OK;
 800fe74:	2300      	movs	r3, #0
}
 800fe76:	4618      	mov	r0, r3
 800fe78:	3708      	adds	r7, #8
 800fe7a:	46bd      	mov	sp, r7
 800fe7c:	bd80      	pop	{r7, pc}

0800fe7e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800fe7e:	b580      	push	{r7, lr}
 800fe80:	b082      	sub	sp, #8
 800fe82:	af00      	add	r7, sp, #0
 800fe84:	6078      	str	r0, [r7, #4]
 800fe86:	460b      	mov	r3, r1
 800fe88:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800fe8a:	78fb      	ldrb	r3, [r7, #3]
 800fe8c:	4619      	mov	r1, r3
 800fe8e:	6878      	ldr	r0, [r7, #4]
 800fe90:	f000 fa86 	bl	80103a0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800fe94:	2300      	movs	r3, #0
}
 800fe96:	4618      	mov	r0, r3
 800fe98:	3708      	adds	r7, #8
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	bd80      	pop	{r7, pc}

0800fe9e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800fe9e:	b580      	push	{r7, lr}
 800fea0:	b084      	sub	sp, #16
 800fea2:	af00      	add	r7, sp, #0
 800fea4:	6078      	str	r0, [r7, #4]
 800fea6:	460b      	mov	r3, r1
 800fea8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800feaa:	6878      	ldr	r0, [r7, #4]
 800feac:	f000 f839 	bl	800ff22 <USBH_GetFreePipe>
 800feb0:	4603      	mov	r3, r0
 800feb2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800feb4:	89fb      	ldrh	r3, [r7, #14]
 800feb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800feba:	4293      	cmp	r3, r2
 800febc:	d00b      	beq.n	800fed6 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800febe:	78fa      	ldrb	r2, [r7, #3]
 800fec0:	89fb      	ldrh	r3, [r7, #14]
 800fec2:	f003 030f 	and.w	r3, r3, #15
 800fec6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800feca:	6879      	ldr	r1, [r7, #4]
 800fecc:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800fed0:	009b      	lsls	r3, r3, #2
 800fed2:	440b      	add	r3, r1
 800fed4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800fed6:	89fb      	ldrh	r3, [r7, #14]
 800fed8:	b2db      	uxtb	r3, r3
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3710      	adds	r7, #16
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}

0800fee2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800fee2:	b480      	push	{r7}
 800fee4:	b083      	sub	sp, #12
 800fee6:	af00      	add	r7, sp, #0
 800fee8:	6078      	str	r0, [r7, #4]
 800feea:	460b      	mov	r3, r1
 800feec:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800feee:	78fb      	ldrb	r3, [r7, #3]
 800fef0:	2b0f      	cmp	r3, #15
 800fef2:	d80f      	bhi.n	800ff14 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800fef4:	78fb      	ldrb	r3, [r7, #3]
 800fef6:	687a      	ldr	r2, [r7, #4]
 800fef8:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800fefc:	009b      	lsls	r3, r3, #2
 800fefe:	4413      	add	r3, r2
 800ff00:	685a      	ldr	r2, [r3, #4]
 800ff02:	78fb      	ldrb	r3, [r7, #3]
 800ff04:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ff08:	6879      	ldr	r1, [r7, #4]
 800ff0a:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800ff0e:	009b      	lsls	r3, r3, #2
 800ff10:	440b      	add	r3, r1
 800ff12:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ff14:	2300      	movs	r3, #0
}
 800ff16:	4618      	mov	r0, r3
 800ff18:	370c      	adds	r7, #12
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff20:	4770      	bx	lr

0800ff22 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ff22:	b480      	push	{r7}
 800ff24:	b085      	sub	sp, #20
 800ff26:	af00      	add	r7, sp, #0
 800ff28:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ff2e:	2300      	movs	r3, #0
 800ff30:	73fb      	strb	r3, [r7, #15]
 800ff32:	e010      	b.n	800ff56 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ff34:	7bfb      	ldrb	r3, [r7, #15]
 800ff36:	687a      	ldr	r2, [r7, #4]
 800ff38:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800ff3c:	009b      	lsls	r3, r3, #2
 800ff3e:	4413      	add	r3, r2
 800ff40:	685b      	ldr	r3, [r3, #4]
 800ff42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d102      	bne.n	800ff50 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800ff4a:	7bfb      	ldrb	r3, [r7, #15]
 800ff4c:	b29b      	uxth	r3, r3
 800ff4e:	e007      	b.n	800ff60 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ff50:	7bfb      	ldrb	r3, [r7, #15]
 800ff52:	3301      	adds	r3, #1
 800ff54:	73fb      	strb	r3, [r7, #15]
 800ff56:	7bfb      	ldrb	r3, [r7, #15]
 800ff58:	2b0f      	cmp	r3, #15
 800ff5a:	d9eb      	bls.n	800ff34 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ff5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ff60:	4618      	mov	r0, r3
 800ff62:	3714      	adds	r7, #20
 800ff64:	46bd      	mov	sp, r7
 800ff66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6a:	4770      	bx	lr

0800ff6c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
	  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ff70:	2201      	movs	r2, #1
 800ff72:	490e      	ldr	r1, [pc, #56]	; (800ffac <MX_USB_HOST_Init+0x40>)
 800ff74:	480e      	ldr	r0, [pc, #56]	; (800ffb0 <MX_USB_HOST_Init+0x44>)
 800ff76:	f7fe fc98 	bl	800e8aa <USBH_Init>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d001      	beq.n	800ff84 <MX_USB_HOST_Init+0x18>
	  {
	    Error_Handler();
 800ff80:	f7f2 f9fc 	bl	800237c <Error_Handler>
	  }
	  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 800ff84:	490b      	ldr	r1, [pc, #44]	; (800ffb4 <MX_USB_HOST_Init+0x48>)
 800ff86:	480a      	ldr	r0, [pc, #40]	; (800ffb0 <MX_USB_HOST_Init+0x44>)
 800ff88:	f7fe fd1e 	bl	800e9c8 <USBH_RegisterClass>
 800ff8c:	4603      	mov	r3, r0
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d001      	beq.n	800ff96 <MX_USB_HOST_Init+0x2a>
	  {
	    Error_Handler();
 800ff92:	f7f2 f9f3 	bl	800237c <Error_Handler>
	  }
	  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ff96:	4806      	ldr	r0, [pc, #24]	; (800ffb0 <MX_USB_HOST_Init+0x44>)
 800ff98:	f7fe fda3 	bl	800eae2 <USBH_Start>
 800ff9c:	4603      	mov	r3, r0
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d001      	beq.n	800ffa6 <MX_USB_HOST_Init+0x3a>
	  {
	    Error_Handler();
 800ffa2:	f7f2 f9eb 	bl	800237c <Error_Handler>
	  }
	  return;
 800ffa6:	bf00      	nop
    Error_Handler();
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ffa8:	bd80      	pop	{r7, pc}
 800ffaa:	bf00      	nop
 800ffac:	0800ffcd 	.word	0x0800ffcd
 800ffb0:	200079e4 	.word	0x200079e4
 800ffb4:	20000068 	.word	0x20000068

0800ffb8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ffbc:	4802      	ldr	r0, [pc, #8]	; (800ffc8 <MX_USB_HOST_Process+0x10>)
 800ffbe:	f7fe fda1 	bl	800eb04 <USBH_Process>
}
 800ffc2:	bf00      	nop
 800ffc4:	bd80      	pop	{r7, pc}
 800ffc6:	bf00      	nop
 800ffc8:	200079e4 	.word	0x200079e4

0800ffcc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ffcc:	b480      	push	{r7}
 800ffce:	b083      	sub	sp, #12
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ffd8:	78fb      	ldrb	r3, [r7, #3]
 800ffda:	3b01      	subs	r3, #1
 800ffdc:	2b04      	cmp	r3, #4
 800ffde:	d819      	bhi.n	8010014 <USBH_UserProcess+0x48>
 800ffe0:	a201      	add	r2, pc, #4	; (adr r2, 800ffe8 <USBH_UserProcess+0x1c>)
 800ffe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffe6:	bf00      	nop
 800ffe8:	08010015 	.word	0x08010015
 800ffec:	08010005 	.word	0x08010005
 800fff0:	08010015 	.word	0x08010015
 800fff4:	0801000d 	.word	0x0801000d
 800fff8:	0800fffd 	.word	0x0800fffd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800fffc:	4b09      	ldr	r3, [pc, #36]	; (8010024 <USBH_UserProcess+0x58>)
 800fffe:	2203      	movs	r2, #3
 8010000:	701a      	strb	r2, [r3, #0]
  break;
 8010002:	e008      	b.n	8010016 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8010004:	4b07      	ldr	r3, [pc, #28]	; (8010024 <USBH_UserProcess+0x58>)
 8010006:	2202      	movs	r2, #2
 8010008:	701a      	strb	r2, [r3, #0]
  break;
 801000a:	e004      	b.n	8010016 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 801000c:	4b05      	ldr	r3, [pc, #20]	; (8010024 <USBH_UserProcess+0x58>)
 801000e:	2201      	movs	r2, #1
 8010010:	701a      	strb	r2, [r3, #0]
  break;
 8010012:	e000      	b.n	8010016 <USBH_UserProcess+0x4a>

  default:
  break;
 8010014:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8010016:	bf00      	nop
 8010018:	370c      	adds	r7, #12
 801001a:	46bd      	mov	sp, r7
 801001c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010020:	4770      	bx	lr
 8010022:	bf00      	nop
 8010024:	20005a4c 	.word	0x20005a4c

08010028 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8010028:	b580      	push	{r7, lr}
 801002a:	b08a      	sub	sp, #40	; 0x28
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010030:	f107 0314 	add.w	r3, r7, #20
 8010034:	2200      	movs	r2, #0
 8010036:	601a      	str	r2, [r3, #0]
 8010038:	605a      	str	r2, [r3, #4]
 801003a:	609a      	str	r2, [r3, #8]
 801003c:	60da      	str	r2, [r3, #12]
 801003e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010048:	d158      	bne.n	80100fc <HAL_HCD_MspInit+0xd4>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801004a:	2300      	movs	r3, #0
 801004c:	613b      	str	r3, [r7, #16]
 801004e:	4b2d      	ldr	r3, [pc, #180]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 8010050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010052:	4a2c      	ldr	r2, [pc, #176]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 8010054:	f043 0301 	orr.w	r3, r3, #1
 8010058:	6313      	str	r3, [r2, #48]	; 0x30
 801005a:	4b2a      	ldr	r3, [pc, #168]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 801005c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801005e:	f003 0301 	and.w	r3, r3, #1
 8010062:	613b      	str	r3, [r7, #16]
 8010064:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010066:	f44f 7300 	mov.w	r3, #512	; 0x200
 801006a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801006c:	2300      	movs	r3, #0
 801006e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010070:	2300      	movs	r3, #0
 8010072:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010074:	f107 0314 	add.w	r3, r7, #20
 8010078:	4619      	mov	r1, r3
 801007a:	4823      	ldr	r0, [pc, #140]	; (8010108 <HAL_HCD_MspInit+0xe0>)
 801007c:	f7f7 fb64 	bl	8007748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8010080:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010086:	2302      	movs	r3, #2
 8010088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801008a:	2300      	movs	r3, #0
 801008c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801008e:	2303      	movs	r3, #3
 8010090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010092:	230a      	movs	r3, #10
 8010094:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010096:	f107 0314 	add.w	r3, r7, #20
 801009a:	4619      	mov	r1, r3
 801009c:	481a      	ldr	r0, [pc, #104]	; (8010108 <HAL_HCD_MspInit+0xe0>)
 801009e:	f7f7 fb53 	bl	8007748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80100a2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80100a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80100a8:	2302      	movs	r3, #2
 80100aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80100ac:	2300      	movs	r3, #0
 80100ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80100b0:	2300      	movs	r3, #0
 80100b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80100b4:	230a      	movs	r3, #10
 80100b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80100b8:	f107 0314 	add.w	r3, r7, #20
 80100bc:	4619      	mov	r1, r3
 80100be:	4812      	ldr	r0, [pc, #72]	; (8010108 <HAL_HCD_MspInit+0xe0>)
 80100c0:	f7f7 fb42 	bl	8007748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80100c4:	4b0f      	ldr	r3, [pc, #60]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 80100c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80100c8:	4a0e      	ldr	r2, [pc, #56]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 80100ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100ce:	6353      	str	r3, [r2, #52]	; 0x34
 80100d0:	2300      	movs	r3, #0
 80100d2:	60fb      	str	r3, [r7, #12]
 80100d4:	4b0b      	ldr	r3, [pc, #44]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 80100d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100d8:	4a0a      	ldr	r2, [pc, #40]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 80100da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80100de:	6453      	str	r3, [r2, #68]	; 0x44
 80100e0:	4b08      	ldr	r3, [pc, #32]	; (8010104 <HAL_HCD_MspInit+0xdc>)
 80100e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80100e8:	60fb      	str	r3, [r7, #12]
 80100ea:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80100ec:	2200      	movs	r2, #0
 80100ee:	2100      	movs	r1, #0
 80100f0:	2043      	movs	r0, #67	; 0x43
 80100f2:	f7f6 fee6 	bl	8006ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80100f6:	2043      	movs	r0, #67	; 0x43
 80100f8:	f7f6 feff 	bl	8006efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80100fc:	bf00      	nop
 80100fe:	3728      	adds	r7, #40	; 0x28
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}
 8010104:	40023800 	.word	0x40023800
 8010108:	40020000 	.word	0x40020000

0801010c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801010c:	b580      	push	{r7, lr}
 801010e:	b082      	sub	sp, #8
 8010110:	af00      	add	r7, sp, #0
 8010112:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801011a:	4618      	mov	r0, r3
 801011c:	f7ff f8c7 	bl	800f2ae <USBH_LL_IncTimer>
}
 8010120:	bf00      	nop
 8010122:	3708      	adds	r7, #8
 8010124:	46bd      	mov	sp, r7
 8010126:	bd80      	pop	{r7, pc}

08010128 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b082      	sub	sp, #8
 801012c:	af00      	add	r7, sp, #0
 801012e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010136:	4618      	mov	r0, r3
 8010138:	f7ff f8ff 	bl	800f33a <USBH_LL_Connect>
}
 801013c:	bf00      	nop
 801013e:	3708      	adds	r7, #8
 8010140:	46bd      	mov	sp, r7
 8010142:	bd80      	pop	{r7, pc}

08010144 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b082      	sub	sp, #8
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010152:	4618      	mov	r0, r3
 8010154:	f7ff f908 	bl	800f368 <USBH_LL_Disconnect>
}
 8010158:	bf00      	nop
 801015a:	3708      	adds	r7, #8
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}

08010160 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8010160:	b480      	push	{r7}
 8010162:	b083      	sub	sp, #12
 8010164:	af00      	add	r7, sp, #0
 8010166:	6078      	str	r0, [r7, #4]
 8010168:	460b      	mov	r3, r1
 801016a:	70fb      	strb	r3, [r7, #3]
 801016c:	4613      	mov	r3, r2
 801016e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8010170:	bf00      	nop
 8010172:	370c      	adds	r7, #12
 8010174:	46bd      	mov	sp, r7
 8010176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017a:	4770      	bx	lr

0801017c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b082      	sub	sp, #8
 8010180:	af00      	add	r7, sp, #0
 8010182:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801018a:	4618      	mov	r0, r3
 801018c:	f7ff f8b9 	bl	800f302 <USBH_LL_PortEnabled>
}
 8010190:	bf00      	nop
 8010192:	3708      	adds	r7, #8
 8010194:	46bd      	mov	sp, r7
 8010196:	bd80      	pop	{r7, pc}

08010198 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b082      	sub	sp, #8
 801019c:	af00      	add	r7, sp, #0
 801019e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80101a6:	4618      	mov	r0, r3
 80101a8:	f7ff f8b9 	bl	800f31e <USBH_LL_PortDisabled>
}
 80101ac:	bf00      	nop
 80101ae:	3708      	adds	r7, #8
 80101b0:	46bd      	mov	sp, r7
 80101b2:	bd80      	pop	{r7, pc}

080101b4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 80101c2:	2b01      	cmp	r3, #1
 80101c4:	d12a      	bne.n	801021c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80101c6:	4a18      	ldr	r2, [pc, #96]	; (8010228 <USBH_LL_Init+0x74>)
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	4a15      	ldr	r2, [pc, #84]	; (8010228 <USBH_LL_Init+0x74>)
 80101d2:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80101d6:	4b14      	ldr	r3, [pc, #80]	; (8010228 <USBH_LL_Init+0x74>)
 80101d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80101dc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80101de:	4b12      	ldr	r3, [pc, #72]	; (8010228 <USBH_LL_Init+0x74>)
 80101e0:	2208      	movs	r2, #8
 80101e2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80101e4:	4b10      	ldr	r3, [pc, #64]	; (8010228 <USBH_LL_Init+0x74>)
 80101e6:	2201      	movs	r2, #1
 80101e8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80101ea:	4b0f      	ldr	r3, [pc, #60]	; (8010228 <USBH_LL_Init+0x74>)
 80101ec:	2200      	movs	r2, #0
 80101ee:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80101f0:	4b0d      	ldr	r3, [pc, #52]	; (8010228 <USBH_LL_Init+0x74>)
 80101f2:	2202      	movs	r2, #2
 80101f4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80101f6:	4b0c      	ldr	r3, [pc, #48]	; (8010228 <USBH_LL_Init+0x74>)
 80101f8:	2200      	movs	r2, #0
 80101fa:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80101fc:	480a      	ldr	r0, [pc, #40]	; (8010228 <USBH_LL_Init+0x74>)
 80101fe:	f7f7 fd85 	bl	8007d0c <HAL_HCD_Init>
 8010202:	4603      	mov	r3, r0
 8010204:	2b00      	cmp	r3, #0
 8010206:	d001      	beq.n	801020c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8010208:	f7f2 f8b8 	bl	800237c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 801020c:	4806      	ldr	r0, [pc, #24]	; (8010228 <USBH_LL_Init+0x74>)
 801020e:	f7f8 f968 	bl	80084e2 <HAL_HCD_GetCurrentFrame>
 8010212:	4603      	mov	r3, r0
 8010214:	4619      	mov	r1, r3
 8010216:	6878      	ldr	r0, [r7, #4]
 8010218:	f7ff f83a 	bl	800f290 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 801021c:	2300      	movs	r3, #0
}
 801021e:	4618      	mov	r0, r3
 8010220:	3708      	adds	r7, #8
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}
 8010226:	bf00      	nop
 8010228:	20007e8c 	.word	0x20007e8c

0801022c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 801022c:	b580      	push	{r7, lr}
 801022e:	b084      	sub	sp, #16
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010234:	2300      	movs	r3, #0
 8010236:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010238:	2300      	movs	r3, #0
 801023a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8010242:	4618      	mov	r0, r3
 8010244:	f7f8 f8d7 	bl	80083f6 <HAL_HCD_Start>
 8010248:	4603      	mov	r3, r0
 801024a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801024c:	7bfb      	ldrb	r3, [r7, #15]
 801024e:	4618      	mov	r0, r3
 8010250:	f000 f95c 	bl	801050c <USBH_Get_USB_Status>
 8010254:	4603      	mov	r3, r0
 8010256:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010258:	7bbb      	ldrb	r3, [r7, #14]
}
 801025a:	4618      	mov	r0, r3
 801025c:	3710      	adds	r7, #16
 801025e:	46bd      	mov	sp, r7
 8010260:	bd80      	pop	{r7, pc}

08010262 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8010262:	b580      	push	{r7, lr}
 8010264:	b084      	sub	sp, #16
 8010266:	af00      	add	r7, sp, #0
 8010268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801026a:	2300      	movs	r3, #0
 801026c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801026e:	2300      	movs	r3, #0
 8010270:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8010278:	4618      	mov	r0, r3
 801027a:	f7f8 f8df 	bl	800843c <HAL_HCD_Stop>
 801027e:	4603      	mov	r3, r0
 8010280:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010282:	7bfb      	ldrb	r3, [r7, #15]
 8010284:	4618      	mov	r0, r3
 8010286:	f000 f941 	bl	801050c <USBH_Get_USB_Status>
 801028a:	4603      	mov	r3, r0
 801028c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801028e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010290:	4618      	mov	r0, r3
 8010292:	3710      	adds	r7, #16
 8010294:	46bd      	mov	sp, r7
 8010296:	bd80      	pop	{r7, pc}

08010298 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b084      	sub	sp, #16
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80102a0:	2301      	movs	r3, #1
 80102a2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 80102aa:	4618      	mov	r0, r3
 80102ac:	f7f8 f927 	bl	80084fe <HAL_HCD_GetCurrentSpeed>
 80102b0:	4603      	mov	r3, r0
 80102b2:	2b02      	cmp	r3, #2
 80102b4:	d00c      	beq.n	80102d0 <USBH_LL_GetSpeed+0x38>
 80102b6:	2b02      	cmp	r3, #2
 80102b8:	d80d      	bhi.n	80102d6 <USBH_LL_GetSpeed+0x3e>
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d002      	beq.n	80102c4 <USBH_LL_GetSpeed+0x2c>
 80102be:	2b01      	cmp	r3, #1
 80102c0:	d003      	beq.n	80102ca <USBH_LL_GetSpeed+0x32>
 80102c2:	e008      	b.n	80102d6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80102c4:	2300      	movs	r3, #0
 80102c6:	73fb      	strb	r3, [r7, #15]
    break;
 80102c8:	e008      	b.n	80102dc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80102ca:	2301      	movs	r3, #1
 80102cc:	73fb      	strb	r3, [r7, #15]
    break;
 80102ce:	e005      	b.n	80102dc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80102d0:	2302      	movs	r3, #2
 80102d2:	73fb      	strb	r3, [r7, #15]
    break;
 80102d4:	e002      	b.n	80102dc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80102d6:	2301      	movs	r3, #1
 80102d8:	73fb      	strb	r3, [r7, #15]
    break;
 80102da:	bf00      	nop
  }
  return  speed;
 80102dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80102de:	4618      	mov	r0, r3
 80102e0:	3710      	adds	r7, #16
 80102e2:	46bd      	mov	sp, r7
 80102e4:	bd80      	pop	{r7, pc}

080102e6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80102e6:	b580      	push	{r7, lr}
 80102e8:	b084      	sub	sp, #16
 80102ea:	af00      	add	r7, sp, #0
 80102ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80102ee:	2300      	movs	r3, #0
 80102f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80102f2:	2300      	movs	r3, #0
 80102f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 80102fc:	4618      	mov	r0, r3
 80102fe:	f7f8 f8ba 	bl	8008476 <HAL_HCD_ResetPort>
 8010302:	4603      	mov	r3, r0
 8010304:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010306:	7bfb      	ldrb	r3, [r7, #15]
 8010308:	4618      	mov	r0, r3
 801030a:	f000 f8ff 	bl	801050c <USBH_Get_USB_Status>
 801030e:	4603      	mov	r3, r0
 8010310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010312:	7bbb      	ldrb	r3, [r7, #14]
}
 8010314:	4618      	mov	r0, r3
 8010316:	3710      	adds	r7, #16
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b082      	sub	sp, #8
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
 8010324:	460b      	mov	r3, r1
 8010326:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 801032e:	78fa      	ldrb	r2, [r7, #3]
 8010330:	4611      	mov	r1, r2
 8010332:	4618      	mov	r0, r3
 8010334:	f7f8 f8c1 	bl	80084ba <HAL_HCD_HC_GetXferCount>
 8010338:	4603      	mov	r3, r0
}
 801033a:	4618      	mov	r0, r3
 801033c:	3708      	adds	r7, #8
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}

08010342 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8010342:	b590      	push	{r4, r7, lr}
 8010344:	b089      	sub	sp, #36	; 0x24
 8010346:	af04      	add	r7, sp, #16
 8010348:	6078      	str	r0, [r7, #4]
 801034a:	4608      	mov	r0, r1
 801034c:	4611      	mov	r1, r2
 801034e:	461a      	mov	r2, r3
 8010350:	4603      	mov	r3, r0
 8010352:	70fb      	strb	r3, [r7, #3]
 8010354:	460b      	mov	r3, r1
 8010356:	70bb      	strb	r3, [r7, #2]
 8010358:	4613      	mov	r3, r2
 801035a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801035c:	2300      	movs	r3, #0
 801035e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010360:	2300      	movs	r3, #0
 8010362:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 801036a:	787c      	ldrb	r4, [r7, #1]
 801036c:	78ba      	ldrb	r2, [r7, #2]
 801036e:	78f9      	ldrb	r1, [r7, #3]
 8010370:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010372:	9302      	str	r3, [sp, #8]
 8010374:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010378:	9301      	str	r3, [sp, #4]
 801037a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801037e:	9300      	str	r3, [sp, #0]
 8010380:	4623      	mov	r3, r4
 8010382:	f7f7 fd25 	bl	8007dd0 <HAL_HCD_HC_Init>
 8010386:	4603      	mov	r3, r0
 8010388:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801038a:	7bfb      	ldrb	r3, [r7, #15]
 801038c:	4618      	mov	r0, r3
 801038e:	f000 f8bd 	bl	801050c <USBH_Get_USB_Status>
 8010392:	4603      	mov	r3, r0
 8010394:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010396:	7bbb      	ldrb	r3, [r7, #14]
}
 8010398:	4618      	mov	r0, r3
 801039a:	3714      	adds	r7, #20
 801039c:	46bd      	mov	sp, r7
 801039e:	bd90      	pop	{r4, r7, pc}

080103a0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b084      	sub	sp, #16
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
 80103a8:	460b      	mov	r3, r1
 80103aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103ac:	2300      	movs	r3, #0
 80103ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80103b0:	2300      	movs	r3, #0
 80103b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 80103ba:	78fa      	ldrb	r2, [r7, #3]
 80103bc:	4611      	mov	r1, r2
 80103be:	4618      	mov	r0, r3
 80103c0:	f7f7 fd95 	bl	8007eee <HAL_HCD_HC_Halt>
 80103c4:	4603      	mov	r3, r0
 80103c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80103c8:	7bfb      	ldrb	r3, [r7, #15]
 80103ca:	4618      	mov	r0, r3
 80103cc:	f000 f89e 	bl	801050c <USBH_Get_USB_Status>
 80103d0:	4603      	mov	r3, r0
 80103d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80103d6:	4618      	mov	r0, r3
 80103d8:	3710      	adds	r7, #16
 80103da:	46bd      	mov	sp, r7
 80103dc:	bd80      	pop	{r7, pc}

080103de <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80103de:	b590      	push	{r4, r7, lr}
 80103e0:	b089      	sub	sp, #36	; 0x24
 80103e2:	af04      	add	r7, sp, #16
 80103e4:	6078      	str	r0, [r7, #4]
 80103e6:	4608      	mov	r0, r1
 80103e8:	4611      	mov	r1, r2
 80103ea:	461a      	mov	r2, r3
 80103ec:	4603      	mov	r3, r0
 80103ee:	70fb      	strb	r3, [r7, #3]
 80103f0:	460b      	mov	r3, r1
 80103f2:	70bb      	strb	r3, [r7, #2]
 80103f4:	4613      	mov	r3, r2
 80103f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103f8:	2300      	movs	r3, #0
 80103fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80103fc:	2300      	movs	r3, #0
 80103fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 8010406:	787c      	ldrb	r4, [r7, #1]
 8010408:	78ba      	ldrb	r2, [r7, #2]
 801040a:	78f9      	ldrb	r1, [r7, #3]
 801040c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010410:	9303      	str	r3, [sp, #12]
 8010412:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010414:	9302      	str	r3, [sp, #8]
 8010416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010418:	9301      	str	r3, [sp, #4]
 801041a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801041e:	9300      	str	r3, [sp, #0]
 8010420:	4623      	mov	r3, r4
 8010422:	f7f7 fd87 	bl	8007f34 <HAL_HCD_HC_SubmitRequest>
 8010426:	4603      	mov	r3, r0
 8010428:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801042a:	7bfb      	ldrb	r3, [r7, #15]
 801042c:	4618      	mov	r0, r3
 801042e:	f000 f86d 	bl	801050c <USBH_Get_USB_Status>
 8010432:	4603      	mov	r3, r0
 8010434:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010436:	7bbb      	ldrb	r3, [r7, #14]
}
 8010438:	4618      	mov	r0, r3
 801043a:	3714      	adds	r7, #20
 801043c:	46bd      	mov	sp, r7
 801043e:	bd90      	pop	{r4, r7, pc}

08010440 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b082      	sub	sp, #8
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
 8010448:	460b      	mov	r3, r1
 801044a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8010452:	78fa      	ldrb	r2, [r7, #3]
 8010454:	4611      	mov	r1, r2
 8010456:	4618      	mov	r0, r3
 8010458:	f7f8 f81b 	bl	8008492 <HAL_HCD_HC_GetURBState>
 801045c:	4603      	mov	r3, r0
}
 801045e:	4618      	mov	r0, r3
 8010460:	3708      	adds	r7, #8
 8010462:	46bd      	mov	sp, r7
 8010464:	bd80      	pop	{r7, pc}

08010466 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8010466:	b580      	push	{r7, lr}
 8010468:	b082      	sub	sp, #8
 801046a:	af00      	add	r7, sp, #0
 801046c:	6078      	str	r0, [r7, #4]
 801046e:	460b      	mov	r3, r1
 8010470:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 8010478:	2b01      	cmp	r3, #1
 801047a:	d103      	bne.n	8010484 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801047c:	78fb      	ldrb	r3, [r7, #3]
 801047e:	4618      	mov	r0, r3
 8010480:	f000 f870 	bl	8010564 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8010484:	20c8      	movs	r0, #200	; 0xc8
 8010486:	f7f6 fc1d 	bl	8006cc4 <HAL_Delay>
  return USBH_OK;
 801048a:	2300      	movs	r3, #0
}
 801048c:	4618      	mov	r0, r3
 801048e:	3708      	adds	r7, #8
 8010490:	46bd      	mov	sp, r7
 8010492:	bd80      	pop	{r7, pc}

08010494 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8010494:	b480      	push	{r7}
 8010496:	b085      	sub	sp, #20
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	460b      	mov	r3, r1
 801049e:	70fb      	strb	r3, [r7, #3]
 80104a0:	4613      	mov	r3, r2
 80104a2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 80104aa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80104ac:	78fb      	ldrb	r3, [r7, #3]
 80104ae:	68fa      	ldr	r2, [r7, #12]
 80104b0:	212c      	movs	r1, #44	; 0x2c
 80104b2:	fb01 f303 	mul.w	r3, r1, r3
 80104b6:	4413      	add	r3, r2
 80104b8:	333b      	adds	r3, #59	; 0x3b
 80104ba:	781b      	ldrb	r3, [r3, #0]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d009      	beq.n	80104d4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80104c0:	78fb      	ldrb	r3, [r7, #3]
 80104c2:	68fa      	ldr	r2, [r7, #12]
 80104c4:	212c      	movs	r1, #44	; 0x2c
 80104c6:	fb01 f303 	mul.w	r3, r1, r3
 80104ca:	4413      	add	r3, r2
 80104cc:	3354      	adds	r3, #84	; 0x54
 80104ce:	78ba      	ldrb	r2, [r7, #2]
 80104d0:	701a      	strb	r2, [r3, #0]
 80104d2:	e008      	b.n	80104e6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80104d4:	78fb      	ldrb	r3, [r7, #3]
 80104d6:	68fa      	ldr	r2, [r7, #12]
 80104d8:	212c      	movs	r1, #44	; 0x2c
 80104da:	fb01 f303 	mul.w	r3, r1, r3
 80104de:	4413      	add	r3, r2
 80104e0:	3355      	adds	r3, #85	; 0x55
 80104e2:	78ba      	ldrb	r2, [r7, #2]
 80104e4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80104e6:	2300      	movs	r3, #0
}
 80104e8:	4618      	mov	r0, r3
 80104ea:	3714      	adds	r7, #20
 80104ec:	46bd      	mov	sp, r7
 80104ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f2:	4770      	bx	lr

080104f4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b082      	sub	sp, #8
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80104fc:	6878      	ldr	r0, [r7, #4]
 80104fe:	f7f6 fbe1 	bl	8006cc4 <HAL_Delay>
}
 8010502:	bf00      	nop
 8010504:	3708      	adds	r7, #8
 8010506:	46bd      	mov	sp, r7
 8010508:	bd80      	pop	{r7, pc}
	...

0801050c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801050c:	b480      	push	{r7}
 801050e:	b085      	sub	sp, #20
 8010510:	af00      	add	r7, sp, #0
 8010512:	4603      	mov	r3, r0
 8010514:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010516:	2300      	movs	r3, #0
 8010518:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801051a:	79fb      	ldrb	r3, [r7, #7]
 801051c:	2b03      	cmp	r3, #3
 801051e:	d817      	bhi.n	8010550 <USBH_Get_USB_Status+0x44>
 8010520:	a201      	add	r2, pc, #4	; (adr r2, 8010528 <USBH_Get_USB_Status+0x1c>)
 8010522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010526:	bf00      	nop
 8010528:	08010539 	.word	0x08010539
 801052c:	0801053f 	.word	0x0801053f
 8010530:	08010545 	.word	0x08010545
 8010534:	0801054b 	.word	0x0801054b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8010538:	2300      	movs	r3, #0
 801053a:	73fb      	strb	r3, [r7, #15]
    break;
 801053c:	e00b      	b.n	8010556 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801053e:	2302      	movs	r3, #2
 8010540:	73fb      	strb	r3, [r7, #15]
    break;
 8010542:	e008      	b.n	8010556 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8010544:	2301      	movs	r3, #1
 8010546:	73fb      	strb	r3, [r7, #15]
    break;
 8010548:	e005      	b.n	8010556 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801054a:	2302      	movs	r3, #2
 801054c:	73fb      	strb	r3, [r7, #15]
    break;
 801054e:	e002      	b.n	8010556 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8010550:	2302      	movs	r3, #2
 8010552:	73fb      	strb	r3, [r7, #15]
    break;
 8010554:	bf00      	nop
  }
  return usb_status;
 8010556:	7bfb      	ldrb	r3, [r7, #15]
}
 8010558:	4618      	mov	r0, r3
 801055a:	3714      	adds	r7, #20
 801055c:	46bd      	mov	sp, r7
 801055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010562:	4770      	bx	lr

08010564 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b084      	sub	sp, #16
 8010568:	af00      	add	r7, sp, #0
 801056a:	4603      	mov	r3, r0
 801056c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 801056e:	79fb      	ldrb	r3, [r7, #7]
 8010570:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8010572:	79fb      	ldrb	r3, [r7, #7]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d102      	bne.n	801057e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8010578:	2301      	movs	r3, #1
 801057a:	73fb      	strb	r3, [r7, #15]
 801057c:	e001      	b.n	8010582 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 801057e:	2300      	movs	r3, #0
 8010580:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8010582:	7bfb      	ldrb	r3, [r7, #15]
 8010584:	461a      	mov	r2, r3
 8010586:	2101      	movs	r1, #1
 8010588:	4803      	ldr	r0, [pc, #12]	; (8010598 <MX_DriverVbusFS+0x34>)
 801058a:	f7f7 fb8d 	bl	8007ca8 <HAL_GPIO_WritePin>
}
 801058e:	bf00      	nop
 8010590:	3710      	adds	r7, #16
 8010592:	46bd      	mov	sp, r7
 8010594:	bd80      	pop	{r7, pc}
 8010596:	bf00      	nop
 8010598:	40020800 	.word	0x40020800
 801059c:	00000000 	.word	0x00000000

080105a0 <sin>:
 80105a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80105a2:	ec53 2b10 	vmov	r2, r3, d0
 80105a6:	4828      	ldr	r0, [pc, #160]	; (8010648 <sin+0xa8>)
 80105a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80105ac:	4281      	cmp	r1, r0
 80105ae:	dc07      	bgt.n	80105c0 <sin+0x20>
 80105b0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8010640 <sin+0xa0>
 80105b4:	2000      	movs	r0, #0
 80105b6:	b005      	add	sp, #20
 80105b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80105bc:	f002 b9b0 	b.w	8012920 <__kernel_sin>
 80105c0:	4822      	ldr	r0, [pc, #136]	; (801064c <sin+0xac>)
 80105c2:	4281      	cmp	r1, r0
 80105c4:	dd09      	ble.n	80105da <sin+0x3a>
 80105c6:	ee10 0a10 	vmov	r0, s0
 80105ca:	4619      	mov	r1, r3
 80105cc:	f7ef fe5c 	bl	8000288 <__aeabi_dsub>
 80105d0:	ec41 0b10 	vmov	d0, r0, r1
 80105d4:	b005      	add	sp, #20
 80105d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80105da:	4668      	mov	r0, sp
 80105dc:	f000 febc 	bl	8011358 <__ieee754_rem_pio2>
 80105e0:	f000 0003 	and.w	r0, r0, #3
 80105e4:	2801      	cmp	r0, #1
 80105e6:	d00c      	beq.n	8010602 <sin+0x62>
 80105e8:	2802      	cmp	r0, #2
 80105ea:	d011      	beq.n	8010610 <sin+0x70>
 80105ec:	b9f0      	cbnz	r0, 801062c <sin+0x8c>
 80105ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80105f2:	ed9d 0b00 	vldr	d0, [sp]
 80105f6:	2001      	movs	r0, #1
 80105f8:	f002 f992 	bl	8012920 <__kernel_sin>
 80105fc:	ec51 0b10 	vmov	r0, r1, d0
 8010600:	e7e6      	b.n	80105d0 <sin+0x30>
 8010602:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010606:	ed9d 0b00 	vldr	d0, [sp]
 801060a:	f001 fd71 	bl	80120f0 <__kernel_cos>
 801060e:	e7f5      	b.n	80105fc <sin+0x5c>
 8010610:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010614:	ed9d 0b00 	vldr	d0, [sp]
 8010618:	2001      	movs	r0, #1
 801061a:	f002 f981 	bl	8012920 <__kernel_sin>
 801061e:	ec53 2b10 	vmov	r2, r3, d0
 8010622:	ee10 0a10 	vmov	r0, s0
 8010626:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801062a:	e7d1      	b.n	80105d0 <sin+0x30>
 801062c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010630:	ed9d 0b00 	vldr	d0, [sp]
 8010634:	f001 fd5c 	bl	80120f0 <__kernel_cos>
 8010638:	e7f1      	b.n	801061e <sin+0x7e>
 801063a:	bf00      	nop
 801063c:	f3af 8000 	nop.w
	...
 8010648:	3fe921fb 	.word	0x3fe921fb
 801064c:	7fefffff 	.word	0x7fefffff

08010650 <cosf>:
 8010650:	ee10 3a10 	vmov	r3, s0
 8010654:	b507      	push	{r0, r1, r2, lr}
 8010656:	4a1e      	ldr	r2, [pc, #120]	; (80106d0 <cosf+0x80>)
 8010658:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801065c:	4293      	cmp	r3, r2
 801065e:	dc06      	bgt.n	801066e <cosf+0x1e>
 8010660:	eddf 0a1c 	vldr	s1, [pc, #112]	; 80106d4 <cosf+0x84>
 8010664:	b003      	add	sp, #12
 8010666:	f85d eb04 	ldr.w	lr, [sp], #4
 801066a:	f002 ba17 	b.w	8012a9c <__kernel_cosf>
 801066e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010672:	db04      	blt.n	801067e <cosf+0x2e>
 8010674:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010678:	b003      	add	sp, #12
 801067a:	f85d fb04 	ldr.w	pc, [sp], #4
 801067e:	4668      	mov	r0, sp
 8010680:	f001 fbf6 	bl	8011e70 <__ieee754_rem_pio2f>
 8010684:	f000 0003 	and.w	r0, r0, #3
 8010688:	2801      	cmp	r0, #1
 801068a:	d009      	beq.n	80106a0 <cosf+0x50>
 801068c:	2802      	cmp	r0, #2
 801068e:	d010      	beq.n	80106b2 <cosf+0x62>
 8010690:	b9b0      	cbnz	r0, 80106c0 <cosf+0x70>
 8010692:	eddd 0a01 	vldr	s1, [sp, #4]
 8010696:	ed9d 0a00 	vldr	s0, [sp]
 801069a:	f002 f9ff 	bl	8012a9c <__kernel_cosf>
 801069e:	e7eb      	b.n	8010678 <cosf+0x28>
 80106a0:	eddd 0a01 	vldr	s1, [sp, #4]
 80106a4:	ed9d 0a00 	vldr	s0, [sp]
 80106a8:	f002 fcce 	bl	8013048 <__kernel_sinf>
 80106ac:	eeb1 0a40 	vneg.f32	s0, s0
 80106b0:	e7e2      	b.n	8010678 <cosf+0x28>
 80106b2:	eddd 0a01 	vldr	s1, [sp, #4]
 80106b6:	ed9d 0a00 	vldr	s0, [sp]
 80106ba:	f002 f9ef 	bl	8012a9c <__kernel_cosf>
 80106be:	e7f5      	b.n	80106ac <cosf+0x5c>
 80106c0:	eddd 0a01 	vldr	s1, [sp, #4]
 80106c4:	ed9d 0a00 	vldr	s0, [sp]
 80106c8:	2001      	movs	r0, #1
 80106ca:	f002 fcbd 	bl	8013048 <__kernel_sinf>
 80106ce:	e7d3      	b.n	8010678 <cosf+0x28>
 80106d0:	3f490fd8 	.word	0x3f490fd8
 80106d4:	00000000 	.word	0x00000000

080106d8 <sinf>:
 80106d8:	ee10 3a10 	vmov	r3, s0
 80106dc:	b507      	push	{r0, r1, r2, lr}
 80106de:	4a1f      	ldr	r2, [pc, #124]	; (801075c <sinf+0x84>)
 80106e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80106e4:	4293      	cmp	r3, r2
 80106e6:	dc07      	bgt.n	80106f8 <sinf+0x20>
 80106e8:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8010760 <sinf+0x88>
 80106ec:	2000      	movs	r0, #0
 80106ee:	b003      	add	sp, #12
 80106f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80106f4:	f002 bca8 	b.w	8013048 <__kernel_sinf>
 80106f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80106fc:	db04      	blt.n	8010708 <sinf+0x30>
 80106fe:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010702:	b003      	add	sp, #12
 8010704:	f85d fb04 	ldr.w	pc, [sp], #4
 8010708:	4668      	mov	r0, sp
 801070a:	f001 fbb1 	bl	8011e70 <__ieee754_rem_pio2f>
 801070e:	f000 0003 	and.w	r0, r0, #3
 8010712:	2801      	cmp	r0, #1
 8010714:	d00a      	beq.n	801072c <sinf+0x54>
 8010716:	2802      	cmp	r0, #2
 8010718:	d00f      	beq.n	801073a <sinf+0x62>
 801071a:	b9c0      	cbnz	r0, 801074e <sinf+0x76>
 801071c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010720:	ed9d 0a00 	vldr	s0, [sp]
 8010724:	2001      	movs	r0, #1
 8010726:	f002 fc8f 	bl	8013048 <__kernel_sinf>
 801072a:	e7ea      	b.n	8010702 <sinf+0x2a>
 801072c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010730:	ed9d 0a00 	vldr	s0, [sp]
 8010734:	f002 f9b2 	bl	8012a9c <__kernel_cosf>
 8010738:	e7e3      	b.n	8010702 <sinf+0x2a>
 801073a:	eddd 0a01 	vldr	s1, [sp, #4]
 801073e:	ed9d 0a00 	vldr	s0, [sp]
 8010742:	2001      	movs	r0, #1
 8010744:	f002 fc80 	bl	8013048 <__kernel_sinf>
 8010748:	eeb1 0a40 	vneg.f32	s0, s0
 801074c:	e7d9      	b.n	8010702 <sinf+0x2a>
 801074e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010752:	ed9d 0a00 	vldr	s0, [sp]
 8010756:	f002 f9a1 	bl	8012a9c <__kernel_cosf>
 801075a:	e7f5      	b.n	8010748 <sinf+0x70>
 801075c:	3f490fd8 	.word	0x3f490fd8
 8010760:	00000000 	.word	0x00000000

08010764 <pow>:
 8010764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010766:	ed2d 8b02 	vpush	{d8}
 801076a:	eeb0 8a40 	vmov.f32	s16, s0
 801076e:	eef0 8a60 	vmov.f32	s17, s1
 8010772:	ec55 4b11 	vmov	r4, r5, d1
 8010776:	f000 f8bf 	bl	80108f8 <__ieee754_pow>
 801077a:	4622      	mov	r2, r4
 801077c:	462b      	mov	r3, r5
 801077e:	4620      	mov	r0, r4
 8010780:	4629      	mov	r1, r5
 8010782:	ec57 6b10 	vmov	r6, r7, d0
 8010786:	f7f0 f9d1 	bl	8000b2c <__aeabi_dcmpun>
 801078a:	2800      	cmp	r0, #0
 801078c:	d13b      	bne.n	8010806 <pow+0xa2>
 801078e:	ec51 0b18 	vmov	r0, r1, d8
 8010792:	2200      	movs	r2, #0
 8010794:	2300      	movs	r3, #0
 8010796:	f7f0 f997 	bl	8000ac8 <__aeabi_dcmpeq>
 801079a:	b1b8      	cbz	r0, 80107cc <pow+0x68>
 801079c:	2200      	movs	r2, #0
 801079e:	2300      	movs	r3, #0
 80107a0:	4620      	mov	r0, r4
 80107a2:	4629      	mov	r1, r5
 80107a4:	f7f0 f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80107a8:	2800      	cmp	r0, #0
 80107aa:	d146      	bne.n	801083a <pow+0xd6>
 80107ac:	ec45 4b10 	vmov	d0, r4, r5
 80107b0:	f002 fced 	bl	801318e <finite>
 80107b4:	b338      	cbz	r0, 8010806 <pow+0xa2>
 80107b6:	2200      	movs	r2, #0
 80107b8:	2300      	movs	r3, #0
 80107ba:	4620      	mov	r0, r4
 80107bc:	4629      	mov	r1, r5
 80107be:	f7f0 f98d 	bl	8000adc <__aeabi_dcmplt>
 80107c2:	b300      	cbz	r0, 8010806 <pow+0xa2>
 80107c4:	f002 febe 	bl	8013544 <__errno>
 80107c8:	2322      	movs	r3, #34	; 0x22
 80107ca:	e01b      	b.n	8010804 <pow+0xa0>
 80107cc:	ec47 6b10 	vmov	d0, r6, r7
 80107d0:	f002 fcdd 	bl	801318e <finite>
 80107d4:	b9e0      	cbnz	r0, 8010810 <pow+0xac>
 80107d6:	eeb0 0a48 	vmov.f32	s0, s16
 80107da:	eef0 0a68 	vmov.f32	s1, s17
 80107de:	f002 fcd6 	bl	801318e <finite>
 80107e2:	b1a8      	cbz	r0, 8010810 <pow+0xac>
 80107e4:	ec45 4b10 	vmov	d0, r4, r5
 80107e8:	f002 fcd1 	bl	801318e <finite>
 80107ec:	b180      	cbz	r0, 8010810 <pow+0xac>
 80107ee:	4632      	mov	r2, r6
 80107f0:	463b      	mov	r3, r7
 80107f2:	4630      	mov	r0, r6
 80107f4:	4639      	mov	r1, r7
 80107f6:	f7f0 f999 	bl	8000b2c <__aeabi_dcmpun>
 80107fa:	2800      	cmp	r0, #0
 80107fc:	d0e2      	beq.n	80107c4 <pow+0x60>
 80107fe:	f002 fea1 	bl	8013544 <__errno>
 8010802:	2321      	movs	r3, #33	; 0x21
 8010804:	6003      	str	r3, [r0, #0]
 8010806:	ecbd 8b02 	vpop	{d8}
 801080a:	ec47 6b10 	vmov	d0, r6, r7
 801080e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010810:	2200      	movs	r2, #0
 8010812:	2300      	movs	r3, #0
 8010814:	4630      	mov	r0, r6
 8010816:	4639      	mov	r1, r7
 8010818:	f7f0 f956 	bl	8000ac8 <__aeabi_dcmpeq>
 801081c:	2800      	cmp	r0, #0
 801081e:	d0f2      	beq.n	8010806 <pow+0xa2>
 8010820:	eeb0 0a48 	vmov.f32	s0, s16
 8010824:	eef0 0a68 	vmov.f32	s1, s17
 8010828:	f002 fcb1 	bl	801318e <finite>
 801082c:	2800      	cmp	r0, #0
 801082e:	d0ea      	beq.n	8010806 <pow+0xa2>
 8010830:	ec45 4b10 	vmov	d0, r4, r5
 8010834:	f002 fcab 	bl	801318e <finite>
 8010838:	e7c3      	b.n	80107c2 <pow+0x5e>
 801083a:	4f01      	ldr	r7, [pc, #4]	; (8010840 <pow+0xdc>)
 801083c:	2600      	movs	r6, #0
 801083e:	e7e2      	b.n	8010806 <pow+0xa2>
 8010840:	3ff00000 	.word	0x3ff00000

08010844 <powf>:
 8010844:	b508      	push	{r3, lr}
 8010846:	ed2d 8b04 	vpush	{d8-d9}
 801084a:	eeb0 8a60 	vmov.f32	s16, s1
 801084e:	eeb0 9a40 	vmov.f32	s18, s0
 8010852:	f001 f83f 	bl	80118d4 <__ieee754_powf>
 8010856:	eeb4 8a48 	vcmp.f32	s16, s16
 801085a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801085e:	eef0 8a40 	vmov.f32	s17, s0
 8010862:	d63e      	bvs.n	80108e2 <powf+0x9e>
 8010864:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801086c:	d112      	bne.n	8010894 <powf+0x50>
 801086e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010876:	d039      	beq.n	80108ec <powf+0xa8>
 8010878:	eeb0 0a48 	vmov.f32	s0, s16
 801087c:	f002 fda1 	bl	80133c2 <finitef>
 8010880:	b378      	cbz	r0, 80108e2 <powf+0x9e>
 8010882:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801088a:	d52a      	bpl.n	80108e2 <powf+0x9e>
 801088c:	f002 fe5a 	bl	8013544 <__errno>
 8010890:	2322      	movs	r3, #34	; 0x22
 8010892:	e014      	b.n	80108be <powf+0x7a>
 8010894:	f002 fd95 	bl	80133c2 <finitef>
 8010898:	b998      	cbnz	r0, 80108c2 <powf+0x7e>
 801089a:	eeb0 0a49 	vmov.f32	s0, s18
 801089e:	f002 fd90 	bl	80133c2 <finitef>
 80108a2:	b170      	cbz	r0, 80108c2 <powf+0x7e>
 80108a4:	eeb0 0a48 	vmov.f32	s0, s16
 80108a8:	f002 fd8b 	bl	80133c2 <finitef>
 80108ac:	b148      	cbz	r0, 80108c2 <powf+0x7e>
 80108ae:	eef4 8a68 	vcmp.f32	s17, s17
 80108b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108b6:	d7e9      	bvc.n	801088c <powf+0x48>
 80108b8:	f002 fe44 	bl	8013544 <__errno>
 80108bc:	2321      	movs	r3, #33	; 0x21
 80108be:	6003      	str	r3, [r0, #0]
 80108c0:	e00f      	b.n	80108e2 <powf+0x9e>
 80108c2:	eef5 8a40 	vcmp.f32	s17, #0.0
 80108c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ca:	d10a      	bne.n	80108e2 <powf+0x9e>
 80108cc:	eeb0 0a49 	vmov.f32	s0, s18
 80108d0:	f002 fd77 	bl	80133c2 <finitef>
 80108d4:	b128      	cbz	r0, 80108e2 <powf+0x9e>
 80108d6:	eeb0 0a48 	vmov.f32	s0, s16
 80108da:	f002 fd72 	bl	80133c2 <finitef>
 80108de:	2800      	cmp	r0, #0
 80108e0:	d1d4      	bne.n	801088c <powf+0x48>
 80108e2:	eeb0 0a68 	vmov.f32	s0, s17
 80108e6:	ecbd 8b04 	vpop	{d8-d9}
 80108ea:	bd08      	pop	{r3, pc}
 80108ec:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80108f0:	e7f7      	b.n	80108e2 <powf+0x9e>
 80108f2:	0000      	movs	r0, r0
 80108f4:	0000      	movs	r0, r0
	...

080108f8 <__ieee754_pow>:
 80108f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108fc:	ed2d 8b06 	vpush	{d8-d10}
 8010900:	b089      	sub	sp, #36	; 0x24
 8010902:	ed8d 1b00 	vstr	d1, [sp]
 8010906:	e9dd 2900 	ldrd	r2, r9, [sp]
 801090a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801090e:	ea58 0102 	orrs.w	r1, r8, r2
 8010912:	ec57 6b10 	vmov	r6, r7, d0
 8010916:	d115      	bne.n	8010944 <__ieee754_pow+0x4c>
 8010918:	19b3      	adds	r3, r6, r6
 801091a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801091e:	4152      	adcs	r2, r2
 8010920:	4299      	cmp	r1, r3
 8010922:	4b89      	ldr	r3, [pc, #548]	; (8010b48 <__ieee754_pow+0x250>)
 8010924:	4193      	sbcs	r3, r2
 8010926:	f080 84d2 	bcs.w	80112ce <__ieee754_pow+0x9d6>
 801092a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801092e:	4630      	mov	r0, r6
 8010930:	4639      	mov	r1, r7
 8010932:	f7ef fcab 	bl	800028c <__adddf3>
 8010936:	ec41 0b10 	vmov	d0, r0, r1
 801093a:	b009      	add	sp, #36	; 0x24
 801093c:	ecbd 8b06 	vpop	{d8-d10}
 8010940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010944:	4b81      	ldr	r3, [pc, #516]	; (8010b4c <__ieee754_pow+0x254>)
 8010946:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801094a:	429c      	cmp	r4, r3
 801094c:	ee10 aa10 	vmov	sl, s0
 8010950:	463d      	mov	r5, r7
 8010952:	dc06      	bgt.n	8010962 <__ieee754_pow+0x6a>
 8010954:	d101      	bne.n	801095a <__ieee754_pow+0x62>
 8010956:	2e00      	cmp	r6, #0
 8010958:	d1e7      	bne.n	801092a <__ieee754_pow+0x32>
 801095a:	4598      	cmp	r8, r3
 801095c:	dc01      	bgt.n	8010962 <__ieee754_pow+0x6a>
 801095e:	d10f      	bne.n	8010980 <__ieee754_pow+0x88>
 8010960:	b172      	cbz	r2, 8010980 <__ieee754_pow+0x88>
 8010962:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8010966:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801096a:	ea55 050a 	orrs.w	r5, r5, sl
 801096e:	d1dc      	bne.n	801092a <__ieee754_pow+0x32>
 8010970:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010974:	18db      	adds	r3, r3, r3
 8010976:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801097a:	4152      	adcs	r2, r2
 801097c:	429d      	cmp	r5, r3
 801097e:	e7d0      	b.n	8010922 <__ieee754_pow+0x2a>
 8010980:	2d00      	cmp	r5, #0
 8010982:	da3b      	bge.n	80109fc <__ieee754_pow+0x104>
 8010984:	4b72      	ldr	r3, [pc, #456]	; (8010b50 <__ieee754_pow+0x258>)
 8010986:	4598      	cmp	r8, r3
 8010988:	dc51      	bgt.n	8010a2e <__ieee754_pow+0x136>
 801098a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801098e:	4598      	cmp	r8, r3
 8010990:	f340 84ac 	ble.w	80112ec <__ieee754_pow+0x9f4>
 8010994:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010998:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801099c:	2b14      	cmp	r3, #20
 801099e:	dd0f      	ble.n	80109c0 <__ieee754_pow+0xc8>
 80109a0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80109a4:	fa22 f103 	lsr.w	r1, r2, r3
 80109a8:	fa01 f303 	lsl.w	r3, r1, r3
 80109ac:	4293      	cmp	r3, r2
 80109ae:	f040 849d 	bne.w	80112ec <__ieee754_pow+0x9f4>
 80109b2:	f001 0101 	and.w	r1, r1, #1
 80109b6:	f1c1 0302 	rsb	r3, r1, #2
 80109ba:	9304      	str	r3, [sp, #16]
 80109bc:	b182      	cbz	r2, 80109e0 <__ieee754_pow+0xe8>
 80109be:	e05f      	b.n	8010a80 <__ieee754_pow+0x188>
 80109c0:	2a00      	cmp	r2, #0
 80109c2:	d15b      	bne.n	8010a7c <__ieee754_pow+0x184>
 80109c4:	f1c3 0314 	rsb	r3, r3, #20
 80109c8:	fa48 f103 	asr.w	r1, r8, r3
 80109cc:	fa01 f303 	lsl.w	r3, r1, r3
 80109d0:	4543      	cmp	r3, r8
 80109d2:	f040 8488 	bne.w	80112e6 <__ieee754_pow+0x9ee>
 80109d6:	f001 0101 	and.w	r1, r1, #1
 80109da:	f1c1 0302 	rsb	r3, r1, #2
 80109de:	9304      	str	r3, [sp, #16]
 80109e0:	4b5c      	ldr	r3, [pc, #368]	; (8010b54 <__ieee754_pow+0x25c>)
 80109e2:	4598      	cmp	r8, r3
 80109e4:	d132      	bne.n	8010a4c <__ieee754_pow+0x154>
 80109e6:	f1b9 0f00 	cmp.w	r9, #0
 80109ea:	f280 8478 	bge.w	80112de <__ieee754_pow+0x9e6>
 80109ee:	4959      	ldr	r1, [pc, #356]	; (8010b54 <__ieee754_pow+0x25c>)
 80109f0:	4632      	mov	r2, r6
 80109f2:	463b      	mov	r3, r7
 80109f4:	2000      	movs	r0, #0
 80109f6:	f7ef ff29 	bl	800084c <__aeabi_ddiv>
 80109fa:	e79c      	b.n	8010936 <__ieee754_pow+0x3e>
 80109fc:	2300      	movs	r3, #0
 80109fe:	9304      	str	r3, [sp, #16]
 8010a00:	2a00      	cmp	r2, #0
 8010a02:	d13d      	bne.n	8010a80 <__ieee754_pow+0x188>
 8010a04:	4b51      	ldr	r3, [pc, #324]	; (8010b4c <__ieee754_pow+0x254>)
 8010a06:	4598      	cmp	r8, r3
 8010a08:	d1ea      	bne.n	80109e0 <__ieee754_pow+0xe8>
 8010a0a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010a0e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010a12:	ea53 030a 	orrs.w	r3, r3, sl
 8010a16:	f000 845a 	beq.w	80112ce <__ieee754_pow+0x9d6>
 8010a1a:	4b4f      	ldr	r3, [pc, #316]	; (8010b58 <__ieee754_pow+0x260>)
 8010a1c:	429c      	cmp	r4, r3
 8010a1e:	dd08      	ble.n	8010a32 <__ieee754_pow+0x13a>
 8010a20:	f1b9 0f00 	cmp.w	r9, #0
 8010a24:	f2c0 8457 	blt.w	80112d6 <__ieee754_pow+0x9de>
 8010a28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a2c:	e783      	b.n	8010936 <__ieee754_pow+0x3e>
 8010a2e:	2302      	movs	r3, #2
 8010a30:	e7e5      	b.n	80109fe <__ieee754_pow+0x106>
 8010a32:	f1b9 0f00 	cmp.w	r9, #0
 8010a36:	f04f 0000 	mov.w	r0, #0
 8010a3a:	f04f 0100 	mov.w	r1, #0
 8010a3e:	f6bf af7a 	bge.w	8010936 <__ieee754_pow+0x3e>
 8010a42:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010a46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010a4a:	e774      	b.n	8010936 <__ieee754_pow+0x3e>
 8010a4c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010a50:	d106      	bne.n	8010a60 <__ieee754_pow+0x168>
 8010a52:	4632      	mov	r2, r6
 8010a54:	463b      	mov	r3, r7
 8010a56:	4630      	mov	r0, r6
 8010a58:	4639      	mov	r1, r7
 8010a5a:	f7ef fdcd 	bl	80005f8 <__aeabi_dmul>
 8010a5e:	e76a      	b.n	8010936 <__ieee754_pow+0x3e>
 8010a60:	4b3e      	ldr	r3, [pc, #248]	; (8010b5c <__ieee754_pow+0x264>)
 8010a62:	4599      	cmp	r9, r3
 8010a64:	d10c      	bne.n	8010a80 <__ieee754_pow+0x188>
 8010a66:	2d00      	cmp	r5, #0
 8010a68:	db0a      	blt.n	8010a80 <__ieee754_pow+0x188>
 8010a6a:	ec47 6b10 	vmov	d0, r6, r7
 8010a6e:	b009      	add	sp, #36	; 0x24
 8010a70:	ecbd 8b06 	vpop	{d8-d10}
 8010a74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a78:	f000 be7a 	b.w	8011770 <__ieee754_sqrt>
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	9304      	str	r3, [sp, #16]
 8010a80:	ec47 6b10 	vmov	d0, r6, r7
 8010a84:	f002 fb7a 	bl	801317c <fabs>
 8010a88:	ec51 0b10 	vmov	r0, r1, d0
 8010a8c:	f1ba 0f00 	cmp.w	sl, #0
 8010a90:	d129      	bne.n	8010ae6 <__ieee754_pow+0x1ee>
 8010a92:	b124      	cbz	r4, 8010a9e <__ieee754_pow+0x1a6>
 8010a94:	4b2f      	ldr	r3, [pc, #188]	; (8010b54 <__ieee754_pow+0x25c>)
 8010a96:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010a9a:	429a      	cmp	r2, r3
 8010a9c:	d123      	bne.n	8010ae6 <__ieee754_pow+0x1ee>
 8010a9e:	f1b9 0f00 	cmp.w	r9, #0
 8010aa2:	da05      	bge.n	8010ab0 <__ieee754_pow+0x1b8>
 8010aa4:	4602      	mov	r2, r0
 8010aa6:	460b      	mov	r3, r1
 8010aa8:	2000      	movs	r0, #0
 8010aaa:	492a      	ldr	r1, [pc, #168]	; (8010b54 <__ieee754_pow+0x25c>)
 8010aac:	f7ef fece 	bl	800084c <__aeabi_ddiv>
 8010ab0:	2d00      	cmp	r5, #0
 8010ab2:	f6bf af40 	bge.w	8010936 <__ieee754_pow+0x3e>
 8010ab6:	9b04      	ldr	r3, [sp, #16]
 8010ab8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010abc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010ac0:	4323      	orrs	r3, r4
 8010ac2:	d108      	bne.n	8010ad6 <__ieee754_pow+0x1de>
 8010ac4:	4602      	mov	r2, r0
 8010ac6:	460b      	mov	r3, r1
 8010ac8:	4610      	mov	r0, r2
 8010aca:	4619      	mov	r1, r3
 8010acc:	f7ef fbdc 	bl	8000288 <__aeabi_dsub>
 8010ad0:	4602      	mov	r2, r0
 8010ad2:	460b      	mov	r3, r1
 8010ad4:	e78f      	b.n	80109f6 <__ieee754_pow+0xfe>
 8010ad6:	9b04      	ldr	r3, [sp, #16]
 8010ad8:	2b01      	cmp	r3, #1
 8010ada:	f47f af2c 	bne.w	8010936 <__ieee754_pow+0x3e>
 8010ade:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ae2:	4619      	mov	r1, r3
 8010ae4:	e727      	b.n	8010936 <__ieee754_pow+0x3e>
 8010ae6:	0feb      	lsrs	r3, r5, #31
 8010ae8:	3b01      	subs	r3, #1
 8010aea:	9306      	str	r3, [sp, #24]
 8010aec:	9a06      	ldr	r2, [sp, #24]
 8010aee:	9b04      	ldr	r3, [sp, #16]
 8010af0:	4313      	orrs	r3, r2
 8010af2:	d102      	bne.n	8010afa <__ieee754_pow+0x202>
 8010af4:	4632      	mov	r2, r6
 8010af6:	463b      	mov	r3, r7
 8010af8:	e7e6      	b.n	8010ac8 <__ieee754_pow+0x1d0>
 8010afa:	4b19      	ldr	r3, [pc, #100]	; (8010b60 <__ieee754_pow+0x268>)
 8010afc:	4598      	cmp	r8, r3
 8010afe:	f340 80fb 	ble.w	8010cf8 <__ieee754_pow+0x400>
 8010b02:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010b06:	4598      	cmp	r8, r3
 8010b08:	4b13      	ldr	r3, [pc, #76]	; (8010b58 <__ieee754_pow+0x260>)
 8010b0a:	dd0c      	ble.n	8010b26 <__ieee754_pow+0x22e>
 8010b0c:	429c      	cmp	r4, r3
 8010b0e:	dc0f      	bgt.n	8010b30 <__ieee754_pow+0x238>
 8010b10:	f1b9 0f00 	cmp.w	r9, #0
 8010b14:	da0f      	bge.n	8010b36 <__ieee754_pow+0x23e>
 8010b16:	2000      	movs	r0, #0
 8010b18:	b009      	add	sp, #36	; 0x24
 8010b1a:	ecbd 8b06 	vpop	{d8-d10}
 8010b1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b22:	f002 bb00 	b.w	8013126 <__math_oflow>
 8010b26:	429c      	cmp	r4, r3
 8010b28:	dbf2      	blt.n	8010b10 <__ieee754_pow+0x218>
 8010b2a:	4b0a      	ldr	r3, [pc, #40]	; (8010b54 <__ieee754_pow+0x25c>)
 8010b2c:	429c      	cmp	r4, r3
 8010b2e:	dd19      	ble.n	8010b64 <__ieee754_pow+0x26c>
 8010b30:	f1b9 0f00 	cmp.w	r9, #0
 8010b34:	dcef      	bgt.n	8010b16 <__ieee754_pow+0x21e>
 8010b36:	2000      	movs	r0, #0
 8010b38:	b009      	add	sp, #36	; 0x24
 8010b3a:	ecbd 8b06 	vpop	{d8-d10}
 8010b3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b42:	f002 bae7 	b.w	8013114 <__math_uflow>
 8010b46:	bf00      	nop
 8010b48:	fff00000 	.word	0xfff00000
 8010b4c:	7ff00000 	.word	0x7ff00000
 8010b50:	433fffff 	.word	0x433fffff
 8010b54:	3ff00000 	.word	0x3ff00000
 8010b58:	3fefffff 	.word	0x3fefffff
 8010b5c:	3fe00000 	.word	0x3fe00000
 8010b60:	41e00000 	.word	0x41e00000
 8010b64:	4b60      	ldr	r3, [pc, #384]	; (8010ce8 <__ieee754_pow+0x3f0>)
 8010b66:	2200      	movs	r2, #0
 8010b68:	f7ef fb8e 	bl	8000288 <__aeabi_dsub>
 8010b6c:	a354      	add	r3, pc, #336	; (adr r3, 8010cc0 <__ieee754_pow+0x3c8>)
 8010b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b72:	4604      	mov	r4, r0
 8010b74:	460d      	mov	r5, r1
 8010b76:	f7ef fd3f 	bl	80005f8 <__aeabi_dmul>
 8010b7a:	a353      	add	r3, pc, #332	; (adr r3, 8010cc8 <__ieee754_pow+0x3d0>)
 8010b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b80:	4606      	mov	r6, r0
 8010b82:	460f      	mov	r7, r1
 8010b84:	4620      	mov	r0, r4
 8010b86:	4629      	mov	r1, r5
 8010b88:	f7ef fd36 	bl	80005f8 <__aeabi_dmul>
 8010b8c:	4b57      	ldr	r3, [pc, #348]	; (8010cec <__ieee754_pow+0x3f4>)
 8010b8e:	4682      	mov	sl, r0
 8010b90:	468b      	mov	fp, r1
 8010b92:	2200      	movs	r2, #0
 8010b94:	4620      	mov	r0, r4
 8010b96:	4629      	mov	r1, r5
 8010b98:	f7ef fd2e 	bl	80005f8 <__aeabi_dmul>
 8010b9c:	4602      	mov	r2, r0
 8010b9e:	460b      	mov	r3, r1
 8010ba0:	a14b      	add	r1, pc, #300	; (adr r1, 8010cd0 <__ieee754_pow+0x3d8>)
 8010ba2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ba6:	f7ef fb6f 	bl	8000288 <__aeabi_dsub>
 8010baa:	4622      	mov	r2, r4
 8010bac:	462b      	mov	r3, r5
 8010bae:	f7ef fd23 	bl	80005f8 <__aeabi_dmul>
 8010bb2:	4602      	mov	r2, r0
 8010bb4:	460b      	mov	r3, r1
 8010bb6:	2000      	movs	r0, #0
 8010bb8:	494d      	ldr	r1, [pc, #308]	; (8010cf0 <__ieee754_pow+0x3f8>)
 8010bba:	f7ef fb65 	bl	8000288 <__aeabi_dsub>
 8010bbe:	4622      	mov	r2, r4
 8010bc0:	4680      	mov	r8, r0
 8010bc2:	4689      	mov	r9, r1
 8010bc4:	462b      	mov	r3, r5
 8010bc6:	4620      	mov	r0, r4
 8010bc8:	4629      	mov	r1, r5
 8010bca:	f7ef fd15 	bl	80005f8 <__aeabi_dmul>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	460b      	mov	r3, r1
 8010bd2:	4640      	mov	r0, r8
 8010bd4:	4649      	mov	r1, r9
 8010bd6:	f7ef fd0f 	bl	80005f8 <__aeabi_dmul>
 8010bda:	a33f      	add	r3, pc, #252	; (adr r3, 8010cd8 <__ieee754_pow+0x3e0>)
 8010bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be0:	f7ef fd0a 	bl	80005f8 <__aeabi_dmul>
 8010be4:	4602      	mov	r2, r0
 8010be6:	460b      	mov	r3, r1
 8010be8:	4650      	mov	r0, sl
 8010bea:	4659      	mov	r1, fp
 8010bec:	f7ef fb4c 	bl	8000288 <__aeabi_dsub>
 8010bf0:	4602      	mov	r2, r0
 8010bf2:	460b      	mov	r3, r1
 8010bf4:	4680      	mov	r8, r0
 8010bf6:	4689      	mov	r9, r1
 8010bf8:	4630      	mov	r0, r6
 8010bfa:	4639      	mov	r1, r7
 8010bfc:	f7ef fb46 	bl	800028c <__adddf3>
 8010c00:	2000      	movs	r0, #0
 8010c02:	4632      	mov	r2, r6
 8010c04:	463b      	mov	r3, r7
 8010c06:	4604      	mov	r4, r0
 8010c08:	460d      	mov	r5, r1
 8010c0a:	f7ef fb3d 	bl	8000288 <__aeabi_dsub>
 8010c0e:	4602      	mov	r2, r0
 8010c10:	460b      	mov	r3, r1
 8010c12:	4640      	mov	r0, r8
 8010c14:	4649      	mov	r1, r9
 8010c16:	f7ef fb37 	bl	8000288 <__aeabi_dsub>
 8010c1a:	9b04      	ldr	r3, [sp, #16]
 8010c1c:	9a06      	ldr	r2, [sp, #24]
 8010c1e:	3b01      	subs	r3, #1
 8010c20:	4313      	orrs	r3, r2
 8010c22:	4682      	mov	sl, r0
 8010c24:	468b      	mov	fp, r1
 8010c26:	f040 81e7 	bne.w	8010ff8 <__ieee754_pow+0x700>
 8010c2a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010ce0 <__ieee754_pow+0x3e8>
 8010c2e:	eeb0 8a47 	vmov.f32	s16, s14
 8010c32:	eef0 8a67 	vmov.f32	s17, s15
 8010c36:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010c3a:	2600      	movs	r6, #0
 8010c3c:	4632      	mov	r2, r6
 8010c3e:	463b      	mov	r3, r7
 8010c40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c44:	f7ef fb20 	bl	8000288 <__aeabi_dsub>
 8010c48:	4622      	mov	r2, r4
 8010c4a:	462b      	mov	r3, r5
 8010c4c:	f7ef fcd4 	bl	80005f8 <__aeabi_dmul>
 8010c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c54:	4680      	mov	r8, r0
 8010c56:	4689      	mov	r9, r1
 8010c58:	4650      	mov	r0, sl
 8010c5a:	4659      	mov	r1, fp
 8010c5c:	f7ef fccc 	bl	80005f8 <__aeabi_dmul>
 8010c60:	4602      	mov	r2, r0
 8010c62:	460b      	mov	r3, r1
 8010c64:	4640      	mov	r0, r8
 8010c66:	4649      	mov	r1, r9
 8010c68:	f7ef fb10 	bl	800028c <__adddf3>
 8010c6c:	4632      	mov	r2, r6
 8010c6e:	463b      	mov	r3, r7
 8010c70:	4680      	mov	r8, r0
 8010c72:	4689      	mov	r9, r1
 8010c74:	4620      	mov	r0, r4
 8010c76:	4629      	mov	r1, r5
 8010c78:	f7ef fcbe 	bl	80005f8 <__aeabi_dmul>
 8010c7c:	460b      	mov	r3, r1
 8010c7e:	4604      	mov	r4, r0
 8010c80:	460d      	mov	r5, r1
 8010c82:	4602      	mov	r2, r0
 8010c84:	4649      	mov	r1, r9
 8010c86:	4640      	mov	r0, r8
 8010c88:	f7ef fb00 	bl	800028c <__adddf3>
 8010c8c:	4b19      	ldr	r3, [pc, #100]	; (8010cf4 <__ieee754_pow+0x3fc>)
 8010c8e:	4299      	cmp	r1, r3
 8010c90:	ec45 4b19 	vmov	d9, r4, r5
 8010c94:	4606      	mov	r6, r0
 8010c96:	460f      	mov	r7, r1
 8010c98:	468b      	mov	fp, r1
 8010c9a:	f340 82f1 	ble.w	8011280 <__ieee754_pow+0x988>
 8010c9e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010ca2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010ca6:	4303      	orrs	r3, r0
 8010ca8:	f000 81e4 	beq.w	8011074 <__ieee754_pow+0x77c>
 8010cac:	ec51 0b18 	vmov	r0, r1, d8
 8010cb0:	2200      	movs	r2, #0
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	f7ef ff12 	bl	8000adc <__aeabi_dcmplt>
 8010cb8:	3800      	subs	r0, #0
 8010cba:	bf18      	it	ne
 8010cbc:	2001      	movne	r0, #1
 8010cbe:	e72b      	b.n	8010b18 <__ieee754_pow+0x220>
 8010cc0:	60000000 	.word	0x60000000
 8010cc4:	3ff71547 	.word	0x3ff71547
 8010cc8:	f85ddf44 	.word	0xf85ddf44
 8010ccc:	3e54ae0b 	.word	0x3e54ae0b
 8010cd0:	55555555 	.word	0x55555555
 8010cd4:	3fd55555 	.word	0x3fd55555
 8010cd8:	652b82fe 	.word	0x652b82fe
 8010cdc:	3ff71547 	.word	0x3ff71547
 8010ce0:	00000000 	.word	0x00000000
 8010ce4:	bff00000 	.word	0xbff00000
 8010ce8:	3ff00000 	.word	0x3ff00000
 8010cec:	3fd00000 	.word	0x3fd00000
 8010cf0:	3fe00000 	.word	0x3fe00000
 8010cf4:	408fffff 	.word	0x408fffff
 8010cf8:	4bd5      	ldr	r3, [pc, #852]	; (8011050 <__ieee754_pow+0x758>)
 8010cfa:	402b      	ands	r3, r5
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	b92b      	cbnz	r3, 8010d0c <__ieee754_pow+0x414>
 8010d00:	4bd4      	ldr	r3, [pc, #848]	; (8011054 <__ieee754_pow+0x75c>)
 8010d02:	f7ef fc79 	bl	80005f8 <__aeabi_dmul>
 8010d06:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010d0a:	460c      	mov	r4, r1
 8010d0c:	1523      	asrs	r3, r4, #20
 8010d0e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010d12:	4413      	add	r3, r2
 8010d14:	9305      	str	r3, [sp, #20]
 8010d16:	4bd0      	ldr	r3, [pc, #832]	; (8011058 <__ieee754_pow+0x760>)
 8010d18:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010d1c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010d20:	429c      	cmp	r4, r3
 8010d22:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010d26:	dd08      	ble.n	8010d3a <__ieee754_pow+0x442>
 8010d28:	4bcc      	ldr	r3, [pc, #816]	; (801105c <__ieee754_pow+0x764>)
 8010d2a:	429c      	cmp	r4, r3
 8010d2c:	f340 8162 	ble.w	8010ff4 <__ieee754_pow+0x6fc>
 8010d30:	9b05      	ldr	r3, [sp, #20]
 8010d32:	3301      	adds	r3, #1
 8010d34:	9305      	str	r3, [sp, #20]
 8010d36:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010d3a:	2400      	movs	r4, #0
 8010d3c:	00e3      	lsls	r3, r4, #3
 8010d3e:	9307      	str	r3, [sp, #28]
 8010d40:	4bc7      	ldr	r3, [pc, #796]	; (8011060 <__ieee754_pow+0x768>)
 8010d42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010d46:	ed93 7b00 	vldr	d7, [r3]
 8010d4a:	4629      	mov	r1, r5
 8010d4c:	ec53 2b17 	vmov	r2, r3, d7
 8010d50:	eeb0 9a47 	vmov.f32	s18, s14
 8010d54:	eef0 9a67 	vmov.f32	s19, s15
 8010d58:	4682      	mov	sl, r0
 8010d5a:	f7ef fa95 	bl	8000288 <__aeabi_dsub>
 8010d5e:	4652      	mov	r2, sl
 8010d60:	4606      	mov	r6, r0
 8010d62:	460f      	mov	r7, r1
 8010d64:	462b      	mov	r3, r5
 8010d66:	ec51 0b19 	vmov	r0, r1, d9
 8010d6a:	f7ef fa8f 	bl	800028c <__adddf3>
 8010d6e:	4602      	mov	r2, r0
 8010d70:	460b      	mov	r3, r1
 8010d72:	2000      	movs	r0, #0
 8010d74:	49bb      	ldr	r1, [pc, #748]	; (8011064 <__ieee754_pow+0x76c>)
 8010d76:	f7ef fd69 	bl	800084c <__aeabi_ddiv>
 8010d7a:	ec41 0b1a 	vmov	d10, r0, r1
 8010d7e:	4602      	mov	r2, r0
 8010d80:	460b      	mov	r3, r1
 8010d82:	4630      	mov	r0, r6
 8010d84:	4639      	mov	r1, r7
 8010d86:	f7ef fc37 	bl	80005f8 <__aeabi_dmul>
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d90:	9302      	str	r3, [sp, #8]
 8010d92:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010d96:	46ab      	mov	fp, r5
 8010d98:	106d      	asrs	r5, r5, #1
 8010d9a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010d9e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010da2:	ec41 0b18 	vmov	d8, r0, r1
 8010da6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010daa:	2200      	movs	r2, #0
 8010dac:	4640      	mov	r0, r8
 8010dae:	4649      	mov	r1, r9
 8010db0:	4614      	mov	r4, r2
 8010db2:	461d      	mov	r5, r3
 8010db4:	f7ef fc20 	bl	80005f8 <__aeabi_dmul>
 8010db8:	4602      	mov	r2, r0
 8010dba:	460b      	mov	r3, r1
 8010dbc:	4630      	mov	r0, r6
 8010dbe:	4639      	mov	r1, r7
 8010dc0:	f7ef fa62 	bl	8000288 <__aeabi_dsub>
 8010dc4:	ec53 2b19 	vmov	r2, r3, d9
 8010dc8:	4606      	mov	r6, r0
 8010dca:	460f      	mov	r7, r1
 8010dcc:	4620      	mov	r0, r4
 8010dce:	4629      	mov	r1, r5
 8010dd0:	f7ef fa5a 	bl	8000288 <__aeabi_dsub>
 8010dd4:	4602      	mov	r2, r0
 8010dd6:	460b      	mov	r3, r1
 8010dd8:	4650      	mov	r0, sl
 8010dda:	4659      	mov	r1, fp
 8010ddc:	f7ef fa54 	bl	8000288 <__aeabi_dsub>
 8010de0:	4642      	mov	r2, r8
 8010de2:	464b      	mov	r3, r9
 8010de4:	f7ef fc08 	bl	80005f8 <__aeabi_dmul>
 8010de8:	4602      	mov	r2, r0
 8010dea:	460b      	mov	r3, r1
 8010dec:	4630      	mov	r0, r6
 8010dee:	4639      	mov	r1, r7
 8010df0:	f7ef fa4a 	bl	8000288 <__aeabi_dsub>
 8010df4:	ec53 2b1a 	vmov	r2, r3, d10
 8010df8:	f7ef fbfe 	bl	80005f8 <__aeabi_dmul>
 8010dfc:	ec53 2b18 	vmov	r2, r3, d8
 8010e00:	ec41 0b19 	vmov	d9, r0, r1
 8010e04:	ec51 0b18 	vmov	r0, r1, d8
 8010e08:	f7ef fbf6 	bl	80005f8 <__aeabi_dmul>
 8010e0c:	a37c      	add	r3, pc, #496	; (adr r3, 8011000 <__ieee754_pow+0x708>)
 8010e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e12:	4604      	mov	r4, r0
 8010e14:	460d      	mov	r5, r1
 8010e16:	f7ef fbef 	bl	80005f8 <__aeabi_dmul>
 8010e1a:	a37b      	add	r3, pc, #492	; (adr r3, 8011008 <__ieee754_pow+0x710>)
 8010e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e20:	f7ef fa34 	bl	800028c <__adddf3>
 8010e24:	4622      	mov	r2, r4
 8010e26:	462b      	mov	r3, r5
 8010e28:	f7ef fbe6 	bl	80005f8 <__aeabi_dmul>
 8010e2c:	a378      	add	r3, pc, #480	; (adr r3, 8011010 <__ieee754_pow+0x718>)
 8010e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e32:	f7ef fa2b 	bl	800028c <__adddf3>
 8010e36:	4622      	mov	r2, r4
 8010e38:	462b      	mov	r3, r5
 8010e3a:	f7ef fbdd 	bl	80005f8 <__aeabi_dmul>
 8010e3e:	a376      	add	r3, pc, #472	; (adr r3, 8011018 <__ieee754_pow+0x720>)
 8010e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e44:	f7ef fa22 	bl	800028c <__adddf3>
 8010e48:	4622      	mov	r2, r4
 8010e4a:	462b      	mov	r3, r5
 8010e4c:	f7ef fbd4 	bl	80005f8 <__aeabi_dmul>
 8010e50:	a373      	add	r3, pc, #460	; (adr r3, 8011020 <__ieee754_pow+0x728>)
 8010e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e56:	f7ef fa19 	bl	800028c <__adddf3>
 8010e5a:	4622      	mov	r2, r4
 8010e5c:	462b      	mov	r3, r5
 8010e5e:	f7ef fbcb 	bl	80005f8 <__aeabi_dmul>
 8010e62:	a371      	add	r3, pc, #452	; (adr r3, 8011028 <__ieee754_pow+0x730>)
 8010e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e68:	f7ef fa10 	bl	800028c <__adddf3>
 8010e6c:	4622      	mov	r2, r4
 8010e6e:	4606      	mov	r6, r0
 8010e70:	460f      	mov	r7, r1
 8010e72:	462b      	mov	r3, r5
 8010e74:	4620      	mov	r0, r4
 8010e76:	4629      	mov	r1, r5
 8010e78:	f7ef fbbe 	bl	80005f8 <__aeabi_dmul>
 8010e7c:	4602      	mov	r2, r0
 8010e7e:	460b      	mov	r3, r1
 8010e80:	4630      	mov	r0, r6
 8010e82:	4639      	mov	r1, r7
 8010e84:	f7ef fbb8 	bl	80005f8 <__aeabi_dmul>
 8010e88:	4642      	mov	r2, r8
 8010e8a:	4604      	mov	r4, r0
 8010e8c:	460d      	mov	r5, r1
 8010e8e:	464b      	mov	r3, r9
 8010e90:	ec51 0b18 	vmov	r0, r1, d8
 8010e94:	f7ef f9fa 	bl	800028c <__adddf3>
 8010e98:	ec53 2b19 	vmov	r2, r3, d9
 8010e9c:	f7ef fbac 	bl	80005f8 <__aeabi_dmul>
 8010ea0:	4622      	mov	r2, r4
 8010ea2:	462b      	mov	r3, r5
 8010ea4:	f7ef f9f2 	bl	800028c <__adddf3>
 8010ea8:	4642      	mov	r2, r8
 8010eaa:	4682      	mov	sl, r0
 8010eac:	468b      	mov	fp, r1
 8010eae:	464b      	mov	r3, r9
 8010eb0:	4640      	mov	r0, r8
 8010eb2:	4649      	mov	r1, r9
 8010eb4:	f7ef fba0 	bl	80005f8 <__aeabi_dmul>
 8010eb8:	4b6b      	ldr	r3, [pc, #428]	; (8011068 <__ieee754_pow+0x770>)
 8010eba:	2200      	movs	r2, #0
 8010ebc:	4606      	mov	r6, r0
 8010ebe:	460f      	mov	r7, r1
 8010ec0:	f7ef f9e4 	bl	800028c <__adddf3>
 8010ec4:	4652      	mov	r2, sl
 8010ec6:	465b      	mov	r3, fp
 8010ec8:	f7ef f9e0 	bl	800028c <__adddf3>
 8010ecc:	2000      	movs	r0, #0
 8010ece:	4604      	mov	r4, r0
 8010ed0:	460d      	mov	r5, r1
 8010ed2:	4602      	mov	r2, r0
 8010ed4:	460b      	mov	r3, r1
 8010ed6:	4640      	mov	r0, r8
 8010ed8:	4649      	mov	r1, r9
 8010eda:	f7ef fb8d 	bl	80005f8 <__aeabi_dmul>
 8010ede:	4b62      	ldr	r3, [pc, #392]	; (8011068 <__ieee754_pow+0x770>)
 8010ee0:	4680      	mov	r8, r0
 8010ee2:	4689      	mov	r9, r1
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	4620      	mov	r0, r4
 8010ee8:	4629      	mov	r1, r5
 8010eea:	f7ef f9cd 	bl	8000288 <__aeabi_dsub>
 8010eee:	4632      	mov	r2, r6
 8010ef0:	463b      	mov	r3, r7
 8010ef2:	f7ef f9c9 	bl	8000288 <__aeabi_dsub>
 8010ef6:	4602      	mov	r2, r0
 8010ef8:	460b      	mov	r3, r1
 8010efa:	4650      	mov	r0, sl
 8010efc:	4659      	mov	r1, fp
 8010efe:	f7ef f9c3 	bl	8000288 <__aeabi_dsub>
 8010f02:	ec53 2b18 	vmov	r2, r3, d8
 8010f06:	f7ef fb77 	bl	80005f8 <__aeabi_dmul>
 8010f0a:	4622      	mov	r2, r4
 8010f0c:	4606      	mov	r6, r0
 8010f0e:	460f      	mov	r7, r1
 8010f10:	462b      	mov	r3, r5
 8010f12:	ec51 0b19 	vmov	r0, r1, d9
 8010f16:	f7ef fb6f 	bl	80005f8 <__aeabi_dmul>
 8010f1a:	4602      	mov	r2, r0
 8010f1c:	460b      	mov	r3, r1
 8010f1e:	4630      	mov	r0, r6
 8010f20:	4639      	mov	r1, r7
 8010f22:	f7ef f9b3 	bl	800028c <__adddf3>
 8010f26:	4606      	mov	r6, r0
 8010f28:	460f      	mov	r7, r1
 8010f2a:	4602      	mov	r2, r0
 8010f2c:	460b      	mov	r3, r1
 8010f2e:	4640      	mov	r0, r8
 8010f30:	4649      	mov	r1, r9
 8010f32:	f7ef f9ab 	bl	800028c <__adddf3>
 8010f36:	a33e      	add	r3, pc, #248	; (adr r3, 8011030 <__ieee754_pow+0x738>)
 8010f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f3c:	2000      	movs	r0, #0
 8010f3e:	4604      	mov	r4, r0
 8010f40:	460d      	mov	r5, r1
 8010f42:	f7ef fb59 	bl	80005f8 <__aeabi_dmul>
 8010f46:	4642      	mov	r2, r8
 8010f48:	ec41 0b18 	vmov	d8, r0, r1
 8010f4c:	464b      	mov	r3, r9
 8010f4e:	4620      	mov	r0, r4
 8010f50:	4629      	mov	r1, r5
 8010f52:	f7ef f999 	bl	8000288 <__aeabi_dsub>
 8010f56:	4602      	mov	r2, r0
 8010f58:	460b      	mov	r3, r1
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	4639      	mov	r1, r7
 8010f5e:	f7ef f993 	bl	8000288 <__aeabi_dsub>
 8010f62:	a335      	add	r3, pc, #212	; (adr r3, 8011038 <__ieee754_pow+0x740>)
 8010f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f68:	f7ef fb46 	bl	80005f8 <__aeabi_dmul>
 8010f6c:	a334      	add	r3, pc, #208	; (adr r3, 8011040 <__ieee754_pow+0x748>)
 8010f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f72:	4606      	mov	r6, r0
 8010f74:	460f      	mov	r7, r1
 8010f76:	4620      	mov	r0, r4
 8010f78:	4629      	mov	r1, r5
 8010f7a:	f7ef fb3d 	bl	80005f8 <__aeabi_dmul>
 8010f7e:	4602      	mov	r2, r0
 8010f80:	460b      	mov	r3, r1
 8010f82:	4630      	mov	r0, r6
 8010f84:	4639      	mov	r1, r7
 8010f86:	f7ef f981 	bl	800028c <__adddf3>
 8010f8a:	9a07      	ldr	r2, [sp, #28]
 8010f8c:	4b37      	ldr	r3, [pc, #220]	; (801106c <__ieee754_pow+0x774>)
 8010f8e:	4413      	add	r3, r2
 8010f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f94:	f7ef f97a 	bl	800028c <__adddf3>
 8010f98:	4682      	mov	sl, r0
 8010f9a:	9805      	ldr	r0, [sp, #20]
 8010f9c:	468b      	mov	fp, r1
 8010f9e:	f7ef fac1 	bl	8000524 <__aeabi_i2d>
 8010fa2:	9a07      	ldr	r2, [sp, #28]
 8010fa4:	4b32      	ldr	r3, [pc, #200]	; (8011070 <__ieee754_pow+0x778>)
 8010fa6:	4413      	add	r3, r2
 8010fa8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010fac:	4606      	mov	r6, r0
 8010fae:	460f      	mov	r7, r1
 8010fb0:	4652      	mov	r2, sl
 8010fb2:	465b      	mov	r3, fp
 8010fb4:	ec51 0b18 	vmov	r0, r1, d8
 8010fb8:	f7ef f968 	bl	800028c <__adddf3>
 8010fbc:	4642      	mov	r2, r8
 8010fbe:	464b      	mov	r3, r9
 8010fc0:	f7ef f964 	bl	800028c <__adddf3>
 8010fc4:	4632      	mov	r2, r6
 8010fc6:	463b      	mov	r3, r7
 8010fc8:	f7ef f960 	bl	800028c <__adddf3>
 8010fcc:	2000      	movs	r0, #0
 8010fce:	4632      	mov	r2, r6
 8010fd0:	463b      	mov	r3, r7
 8010fd2:	4604      	mov	r4, r0
 8010fd4:	460d      	mov	r5, r1
 8010fd6:	f7ef f957 	bl	8000288 <__aeabi_dsub>
 8010fda:	4642      	mov	r2, r8
 8010fdc:	464b      	mov	r3, r9
 8010fde:	f7ef f953 	bl	8000288 <__aeabi_dsub>
 8010fe2:	ec53 2b18 	vmov	r2, r3, d8
 8010fe6:	f7ef f94f 	bl	8000288 <__aeabi_dsub>
 8010fea:	4602      	mov	r2, r0
 8010fec:	460b      	mov	r3, r1
 8010fee:	4650      	mov	r0, sl
 8010ff0:	4659      	mov	r1, fp
 8010ff2:	e610      	b.n	8010c16 <__ieee754_pow+0x31e>
 8010ff4:	2401      	movs	r4, #1
 8010ff6:	e6a1      	b.n	8010d3c <__ieee754_pow+0x444>
 8010ff8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8011048 <__ieee754_pow+0x750>
 8010ffc:	e617      	b.n	8010c2e <__ieee754_pow+0x336>
 8010ffe:	bf00      	nop
 8011000:	4a454eef 	.word	0x4a454eef
 8011004:	3fca7e28 	.word	0x3fca7e28
 8011008:	93c9db65 	.word	0x93c9db65
 801100c:	3fcd864a 	.word	0x3fcd864a
 8011010:	a91d4101 	.word	0xa91d4101
 8011014:	3fd17460 	.word	0x3fd17460
 8011018:	518f264d 	.word	0x518f264d
 801101c:	3fd55555 	.word	0x3fd55555
 8011020:	db6fabff 	.word	0xdb6fabff
 8011024:	3fdb6db6 	.word	0x3fdb6db6
 8011028:	33333303 	.word	0x33333303
 801102c:	3fe33333 	.word	0x3fe33333
 8011030:	e0000000 	.word	0xe0000000
 8011034:	3feec709 	.word	0x3feec709
 8011038:	dc3a03fd 	.word	0xdc3a03fd
 801103c:	3feec709 	.word	0x3feec709
 8011040:	145b01f5 	.word	0x145b01f5
 8011044:	be3e2fe0 	.word	0xbe3e2fe0
 8011048:	00000000 	.word	0x00000000
 801104c:	3ff00000 	.word	0x3ff00000
 8011050:	7ff00000 	.word	0x7ff00000
 8011054:	43400000 	.word	0x43400000
 8011058:	0003988e 	.word	0x0003988e
 801105c:	000bb679 	.word	0x000bb679
 8011060:	08016650 	.word	0x08016650
 8011064:	3ff00000 	.word	0x3ff00000
 8011068:	40080000 	.word	0x40080000
 801106c:	08016670 	.word	0x08016670
 8011070:	08016660 	.word	0x08016660
 8011074:	a3b5      	add	r3, pc, #724	; (adr r3, 801134c <__ieee754_pow+0xa54>)
 8011076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801107a:	4640      	mov	r0, r8
 801107c:	4649      	mov	r1, r9
 801107e:	f7ef f905 	bl	800028c <__adddf3>
 8011082:	4622      	mov	r2, r4
 8011084:	ec41 0b1a 	vmov	d10, r0, r1
 8011088:	462b      	mov	r3, r5
 801108a:	4630      	mov	r0, r6
 801108c:	4639      	mov	r1, r7
 801108e:	f7ef f8fb 	bl	8000288 <__aeabi_dsub>
 8011092:	4602      	mov	r2, r0
 8011094:	460b      	mov	r3, r1
 8011096:	ec51 0b1a 	vmov	r0, r1, d10
 801109a:	f7ef fd3d 	bl	8000b18 <__aeabi_dcmpgt>
 801109e:	2800      	cmp	r0, #0
 80110a0:	f47f ae04 	bne.w	8010cac <__ieee754_pow+0x3b4>
 80110a4:	4aa4      	ldr	r2, [pc, #656]	; (8011338 <__ieee754_pow+0xa40>)
 80110a6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80110aa:	4293      	cmp	r3, r2
 80110ac:	f340 8108 	ble.w	80112c0 <__ieee754_pow+0x9c8>
 80110b0:	151b      	asrs	r3, r3, #20
 80110b2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80110b6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80110ba:	fa4a f303 	asr.w	r3, sl, r3
 80110be:	445b      	add	r3, fp
 80110c0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80110c4:	4e9d      	ldr	r6, [pc, #628]	; (801133c <__ieee754_pow+0xa44>)
 80110c6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80110ca:	4116      	asrs	r6, r2
 80110cc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80110d0:	2000      	movs	r0, #0
 80110d2:	ea23 0106 	bic.w	r1, r3, r6
 80110d6:	f1c2 0214 	rsb	r2, r2, #20
 80110da:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80110de:	fa4a fa02 	asr.w	sl, sl, r2
 80110e2:	f1bb 0f00 	cmp.w	fp, #0
 80110e6:	4602      	mov	r2, r0
 80110e8:	460b      	mov	r3, r1
 80110ea:	4620      	mov	r0, r4
 80110ec:	4629      	mov	r1, r5
 80110ee:	bfb8      	it	lt
 80110f0:	f1ca 0a00 	rsblt	sl, sl, #0
 80110f4:	f7ef f8c8 	bl	8000288 <__aeabi_dsub>
 80110f8:	ec41 0b19 	vmov	d9, r0, r1
 80110fc:	4642      	mov	r2, r8
 80110fe:	464b      	mov	r3, r9
 8011100:	ec51 0b19 	vmov	r0, r1, d9
 8011104:	f7ef f8c2 	bl	800028c <__adddf3>
 8011108:	a37b      	add	r3, pc, #492	; (adr r3, 80112f8 <__ieee754_pow+0xa00>)
 801110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801110e:	2000      	movs	r0, #0
 8011110:	4604      	mov	r4, r0
 8011112:	460d      	mov	r5, r1
 8011114:	f7ef fa70 	bl	80005f8 <__aeabi_dmul>
 8011118:	ec53 2b19 	vmov	r2, r3, d9
 801111c:	4606      	mov	r6, r0
 801111e:	460f      	mov	r7, r1
 8011120:	4620      	mov	r0, r4
 8011122:	4629      	mov	r1, r5
 8011124:	f7ef f8b0 	bl	8000288 <__aeabi_dsub>
 8011128:	4602      	mov	r2, r0
 801112a:	460b      	mov	r3, r1
 801112c:	4640      	mov	r0, r8
 801112e:	4649      	mov	r1, r9
 8011130:	f7ef f8aa 	bl	8000288 <__aeabi_dsub>
 8011134:	a372      	add	r3, pc, #456	; (adr r3, 8011300 <__ieee754_pow+0xa08>)
 8011136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801113a:	f7ef fa5d 	bl	80005f8 <__aeabi_dmul>
 801113e:	a372      	add	r3, pc, #456	; (adr r3, 8011308 <__ieee754_pow+0xa10>)
 8011140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011144:	4680      	mov	r8, r0
 8011146:	4689      	mov	r9, r1
 8011148:	4620      	mov	r0, r4
 801114a:	4629      	mov	r1, r5
 801114c:	f7ef fa54 	bl	80005f8 <__aeabi_dmul>
 8011150:	4602      	mov	r2, r0
 8011152:	460b      	mov	r3, r1
 8011154:	4640      	mov	r0, r8
 8011156:	4649      	mov	r1, r9
 8011158:	f7ef f898 	bl	800028c <__adddf3>
 801115c:	4604      	mov	r4, r0
 801115e:	460d      	mov	r5, r1
 8011160:	4602      	mov	r2, r0
 8011162:	460b      	mov	r3, r1
 8011164:	4630      	mov	r0, r6
 8011166:	4639      	mov	r1, r7
 8011168:	f7ef f890 	bl	800028c <__adddf3>
 801116c:	4632      	mov	r2, r6
 801116e:	463b      	mov	r3, r7
 8011170:	4680      	mov	r8, r0
 8011172:	4689      	mov	r9, r1
 8011174:	f7ef f888 	bl	8000288 <__aeabi_dsub>
 8011178:	4602      	mov	r2, r0
 801117a:	460b      	mov	r3, r1
 801117c:	4620      	mov	r0, r4
 801117e:	4629      	mov	r1, r5
 8011180:	f7ef f882 	bl	8000288 <__aeabi_dsub>
 8011184:	4642      	mov	r2, r8
 8011186:	4606      	mov	r6, r0
 8011188:	460f      	mov	r7, r1
 801118a:	464b      	mov	r3, r9
 801118c:	4640      	mov	r0, r8
 801118e:	4649      	mov	r1, r9
 8011190:	f7ef fa32 	bl	80005f8 <__aeabi_dmul>
 8011194:	a35e      	add	r3, pc, #376	; (adr r3, 8011310 <__ieee754_pow+0xa18>)
 8011196:	e9d3 2300 	ldrd	r2, r3, [r3]
 801119a:	4604      	mov	r4, r0
 801119c:	460d      	mov	r5, r1
 801119e:	f7ef fa2b 	bl	80005f8 <__aeabi_dmul>
 80111a2:	a35d      	add	r3, pc, #372	; (adr r3, 8011318 <__ieee754_pow+0xa20>)
 80111a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111a8:	f7ef f86e 	bl	8000288 <__aeabi_dsub>
 80111ac:	4622      	mov	r2, r4
 80111ae:	462b      	mov	r3, r5
 80111b0:	f7ef fa22 	bl	80005f8 <__aeabi_dmul>
 80111b4:	a35a      	add	r3, pc, #360	; (adr r3, 8011320 <__ieee754_pow+0xa28>)
 80111b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ba:	f7ef f867 	bl	800028c <__adddf3>
 80111be:	4622      	mov	r2, r4
 80111c0:	462b      	mov	r3, r5
 80111c2:	f7ef fa19 	bl	80005f8 <__aeabi_dmul>
 80111c6:	a358      	add	r3, pc, #352	; (adr r3, 8011328 <__ieee754_pow+0xa30>)
 80111c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111cc:	f7ef f85c 	bl	8000288 <__aeabi_dsub>
 80111d0:	4622      	mov	r2, r4
 80111d2:	462b      	mov	r3, r5
 80111d4:	f7ef fa10 	bl	80005f8 <__aeabi_dmul>
 80111d8:	a355      	add	r3, pc, #340	; (adr r3, 8011330 <__ieee754_pow+0xa38>)
 80111da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111de:	f7ef f855 	bl	800028c <__adddf3>
 80111e2:	4622      	mov	r2, r4
 80111e4:	462b      	mov	r3, r5
 80111e6:	f7ef fa07 	bl	80005f8 <__aeabi_dmul>
 80111ea:	4602      	mov	r2, r0
 80111ec:	460b      	mov	r3, r1
 80111ee:	4640      	mov	r0, r8
 80111f0:	4649      	mov	r1, r9
 80111f2:	f7ef f849 	bl	8000288 <__aeabi_dsub>
 80111f6:	4604      	mov	r4, r0
 80111f8:	460d      	mov	r5, r1
 80111fa:	4602      	mov	r2, r0
 80111fc:	460b      	mov	r3, r1
 80111fe:	4640      	mov	r0, r8
 8011200:	4649      	mov	r1, r9
 8011202:	f7ef f9f9 	bl	80005f8 <__aeabi_dmul>
 8011206:	2200      	movs	r2, #0
 8011208:	ec41 0b19 	vmov	d9, r0, r1
 801120c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011210:	4620      	mov	r0, r4
 8011212:	4629      	mov	r1, r5
 8011214:	f7ef f838 	bl	8000288 <__aeabi_dsub>
 8011218:	4602      	mov	r2, r0
 801121a:	460b      	mov	r3, r1
 801121c:	ec51 0b19 	vmov	r0, r1, d9
 8011220:	f7ef fb14 	bl	800084c <__aeabi_ddiv>
 8011224:	4632      	mov	r2, r6
 8011226:	4604      	mov	r4, r0
 8011228:	460d      	mov	r5, r1
 801122a:	463b      	mov	r3, r7
 801122c:	4640      	mov	r0, r8
 801122e:	4649      	mov	r1, r9
 8011230:	f7ef f9e2 	bl	80005f8 <__aeabi_dmul>
 8011234:	4632      	mov	r2, r6
 8011236:	463b      	mov	r3, r7
 8011238:	f7ef f828 	bl	800028c <__adddf3>
 801123c:	4602      	mov	r2, r0
 801123e:	460b      	mov	r3, r1
 8011240:	4620      	mov	r0, r4
 8011242:	4629      	mov	r1, r5
 8011244:	f7ef f820 	bl	8000288 <__aeabi_dsub>
 8011248:	4642      	mov	r2, r8
 801124a:	464b      	mov	r3, r9
 801124c:	f7ef f81c 	bl	8000288 <__aeabi_dsub>
 8011250:	460b      	mov	r3, r1
 8011252:	4602      	mov	r2, r0
 8011254:	493a      	ldr	r1, [pc, #232]	; (8011340 <__ieee754_pow+0xa48>)
 8011256:	2000      	movs	r0, #0
 8011258:	f7ef f816 	bl	8000288 <__aeabi_dsub>
 801125c:	ec41 0b10 	vmov	d0, r0, r1
 8011260:	ee10 3a90 	vmov	r3, s1
 8011264:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8011268:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801126c:	da2b      	bge.n	80112c6 <__ieee754_pow+0x9ce>
 801126e:	4650      	mov	r0, sl
 8011270:	f002 f81a 	bl	80132a8 <scalbn>
 8011274:	ec51 0b10 	vmov	r0, r1, d0
 8011278:	ec53 2b18 	vmov	r2, r3, d8
 801127c:	f7ff bbed 	b.w	8010a5a <__ieee754_pow+0x162>
 8011280:	4b30      	ldr	r3, [pc, #192]	; (8011344 <__ieee754_pow+0xa4c>)
 8011282:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011286:	429e      	cmp	r6, r3
 8011288:	f77f af0c 	ble.w	80110a4 <__ieee754_pow+0x7ac>
 801128c:	4b2e      	ldr	r3, [pc, #184]	; (8011348 <__ieee754_pow+0xa50>)
 801128e:	440b      	add	r3, r1
 8011290:	4303      	orrs	r3, r0
 8011292:	d009      	beq.n	80112a8 <__ieee754_pow+0x9b0>
 8011294:	ec51 0b18 	vmov	r0, r1, d8
 8011298:	2200      	movs	r2, #0
 801129a:	2300      	movs	r3, #0
 801129c:	f7ef fc1e 	bl	8000adc <__aeabi_dcmplt>
 80112a0:	3800      	subs	r0, #0
 80112a2:	bf18      	it	ne
 80112a4:	2001      	movne	r0, #1
 80112a6:	e447      	b.n	8010b38 <__ieee754_pow+0x240>
 80112a8:	4622      	mov	r2, r4
 80112aa:	462b      	mov	r3, r5
 80112ac:	f7ee ffec 	bl	8000288 <__aeabi_dsub>
 80112b0:	4642      	mov	r2, r8
 80112b2:	464b      	mov	r3, r9
 80112b4:	f7ef fc26 	bl	8000b04 <__aeabi_dcmpge>
 80112b8:	2800      	cmp	r0, #0
 80112ba:	f43f aef3 	beq.w	80110a4 <__ieee754_pow+0x7ac>
 80112be:	e7e9      	b.n	8011294 <__ieee754_pow+0x99c>
 80112c0:	f04f 0a00 	mov.w	sl, #0
 80112c4:	e71a      	b.n	80110fc <__ieee754_pow+0x804>
 80112c6:	ec51 0b10 	vmov	r0, r1, d0
 80112ca:	4619      	mov	r1, r3
 80112cc:	e7d4      	b.n	8011278 <__ieee754_pow+0x980>
 80112ce:	491c      	ldr	r1, [pc, #112]	; (8011340 <__ieee754_pow+0xa48>)
 80112d0:	2000      	movs	r0, #0
 80112d2:	f7ff bb30 	b.w	8010936 <__ieee754_pow+0x3e>
 80112d6:	2000      	movs	r0, #0
 80112d8:	2100      	movs	r1, #0
 80112da:	f7ff bb2c 	b.w	8010936 <__ieee754_pow+0x3e>
 80112de:	4630      	mov	r0, r6
 80112e0:	4639      	mov	r1, r7
 80112e2:	f7ff bb28 	b.w	8010936 <__ieee754_pow+0x3e>
 80112e6:	9204      	str	r2, [sp, #16]
 80112e8:	f7ff bb7a 	b.w	80109e0 <__ieee754_pow+0xe8>
 80112ec:	2300      	movs	r3, #0
 80112ee:	f7ff bb64 	b.w	80109ba <__ieee754_pow+0xc2>
 80112f2:	bf00      	nop
 80112f4:	f3af 8000 	nop.w
 80112f8:	00000000 	.word	0x00000000
 80112fc:	3fe62e43 	.word	0x3fe62e43
 8011300:	fefa39ef 	.word	0xfefa39ef
 8011304:	3fe62e42 	.word	0x3fe62e42
 8011308:	0ca86c39 	.word	0x0ca86c39
 801130c:	be205c61 	.word	0xbe205c61
 8011310:	72bea4d0 	.word	0x72bea4d0
 8011314:	3e663769 	.word	0x3e663769
 8011318:	c5d26bf1 	.word	0xc5d26bf1
 801131c:	3ebbbd41 	.word	0x3ebbbd41
 8011320:	af25de2c 	.word	0xaf25de2c
 8011324:	3f11566a 	.word	0x3f11566a
 8011328:	16bebd93 	.word	0x16bebd93
 801132c:	3f66c16c 	.word	0x3f66c16c
 8011330:	5555553e 	.word	0x5555553e
 8011334:	3fc55555 	.word	0x3fc55555
 8011338:	3fe00000 	.word	0x3fe00000
 801133c:	000fffff 	.word	0x000fffff
 8011340:	3ff00000 	.word	0x3ff00000
 8011344:	4090cbff 	.word	0x4090cbff
 8011348:	3f6f3400 	.word	0x3f6f3400
 801134c:	652b82fe 	.word	0x652b82fe
 8011350:	3c971547 	.word	0x3c971547
 8011354:	00000000 	.word	0x00000000

08011358 <__ieee754_rem_pio2>:
 8011358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801135c:	ed2d 8b02 	vpush	{d8}
 8011360:	ec55 4b10 	vmov	r4, r5, d0
 8011364:	4bca      	ldr	r3, [pc, #808]	; (8011690 <__ieee754_rem_pio2+0x338>)
 8011366:	b08b      	sub	sp, #44	; 0x2c
 8011368:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801136c:	4598      	cmp	r8, r3
 801136e:	4682      	mov	sl, r0
 8011370:	9502      	str	r5, [sp, #8]
 8011372:	dc08      	bgt.n	8011386 <__ieee754_rem_pio2+0x2e>
 8011374:	2200      	movs	r2, #0
 8011376:	2300      	movs	r3, #0
 8011378:	ed80 0b00 	vstr	d0, [r0]
 801137c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011380:	f04f 0b00 	mov.w	fp, #0
 8011384:	e028      	b.n	80113d8 <__ieee754_rem_pio2+0x80>
 8011386:	4bc3      	ldr	r3, [pc, #780]	; (8011694 <__ieee754_rem_pio2+0x33c>)
 8011388:	4598      	cmp	r8, r3
 801138a:	dc78      	bgt.n	801147e <__ieee754_rem_pio2+0x126>
 801138c:	9b02      	ldr	r3, [sp, #8]
 801138e:	4ec2      	ldr	r6, [pc, #776]	; (8011698 <__ieee754_rem_pio2+0x340>)
 8011390:	2b00      	cmp	r3, #0
 8011392:	ee10 0a10 	vmov	r0, s0
 8011396:	a3b0      	add	r3, pc, #704	; (adr r3, 8011658 <__ieee754_rem_pio2+0x300>)
 8011398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801139c:	4629      	mov	r1, r5
 801139e:	dd39      	ble.n	8011414 <__ieee754_rem_pio2+0xbc>
 80113a0:	f7ee ff72 	bl	8000288 <__aeabi_dsub>
 80113a4:	45b0      	cmp	r8, r6
 80113a6:	4604      	mov	r4, r0
 80113a8:	460d      	mov	r5, r1
 80113aa:	d01b      	beq.n	80113e4 <__ieee754_rem_pio2+0x8c>
 80113ac:	a3ac      	add	r3, pc, #688	; (adr r3, 8011660 <__ieee754_rem_pio2+0x308>)
 80113ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113b2:	f7ee ff69 	bl	8000288 <__aeabi_dsub>
 80113b6:	4602      	mov	r2, r0
 80113b8:	460b      	mov	r3, r1
 80113ba:	e9ca 2300 	strd	r2, r3, [sl]
 80113be:	4620      	mov	r0, r4
 80113c0:	4629      	mov	r1, r5
 80113c2:	f7ee ff61 	bl	8000288 <__aeabi_dsub>
 80113c6:	a3a6      	add	r3, pc, #664	; (adr r3, 8011660 <__ieee754_rem_pio2+0x308>)
 80113c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113cc:	f7ee ff5c 	bl	8000288 <__aeabi_dsub>
 80113d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80113d4:	f04f 0b01 	mov.w	fp, #1
 80113d8:	4658      	mov	r0, fp
 80113da:	b00b      	add	sp, #44	; 0x2c
 80113dc:	ecbd 8b02 	vpop	{d8}
 80113e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113e4:	a3a0      	add	r3, pc, #640	; (adr r3, 8011668 <__ieee754_rem_pio2+0x310>)
 80113e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ea:	f7ee ff4d 	bl	8000288 <__aeabi_dsub>
 80113ee:	a3a0      	add	r3, pc, #640	; (adr r3, 8011670 <__ieee754_rem_pio2+0x318>)
 80113f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f4:	4604      	mov	r4, r0
 80113f6:	460d      	mov	r5, r1
 80113f8:	f7ee ff46 	bl	8000288 <__aeabi_dsub>
 80113fc:	4602      	mov	r2, r0
 80113fe:	460b      	mov	r3, r1
 8011400:	e9ca 2300 	strd	r2, r3, [sl]
 8011404:	4620      	mov	r0, r4
 8011406:	4629      	mov	r1, r5
 8011408:	f7ee ff3e 	bl	8000288 <__aeabi_dsub>
 801140c:	a398      	add	r3, pc, #608	; (adr r3, 8011670 <__ieee754_rem_pio2+0x318>)
 801140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011412:	e7db      	b.n	80113cc <__ieee754_rem_pio2+0x74>
 8011414:	f7ee ff3a 	bl	800028c <__adddf3>
 8011418:	45b0      	cmp	r8, r6
 801141a:	4604      	mov	r4, r0
 801141c:	460d      	mov	r5, r1
 801141e:	d016      	beq.n	801144e <__ieee754_rem_pio2+0xf6>
 8011420:	a38f      	add	r3, pc, #572	; (adr r3, 8011660 <__ieee754_rem_pio2+0x308>)
 8011422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011426:	f7ee ff31 	bl	800028c <__adddf3>
 801142a:	4602      	mov	r2, r0
 801142c:	460b      	mov	r3, r1
 801142e:	e9ca 2300 	strd	r2, r3, [sl]
 8011432:	4620      	mov	r0, r4
 8011434:	4629      	mov	r1, r5
 8011436:	f7ee ff27 	bl	8000288 <__aeabi_dsub>
 801143a:	a389      	add	r3, pc, #548	; (adr r3, 8011660 <__ieee754_rem_pio2+0x308>)
 801143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011440:	f7ee ff24 	bl	800028c <__adddf3>
 8011444:	f04f 3bff 	mov.w	fp, #4294967295
 8011448:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801144c:	e7c4      	b.n	80113d8 <__ieee754_rem_pio2+0x80>
 801144e:	a386      	add	r3, pc, #536	; (adr r3, 8011668 <__ieee754_rem_pio2+0x310>)
 8011450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011454:	f7ee ff1a 	bl	800028c <__adddf3>
 8011458:	a385      	add	r3, pc, #532	; (adr r3, 8011670 <__ieee754_rem_pio2+0x318>)
 801145a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801145e:	4604      	mov	r4, r0
 8011460:	460d      	mov	r5, r1
 8011462:	f7ee ff13 	bl	800028c <__adddf3>
 8011466:	4602      	mov	r2, r0
 8011468:	460b      	mov	r3, r1
 801146a:	e9ca 2300 	strd	r2, r3, [sl]
 801146e:	4620      	mov	r0, r4
 8011470:	4629      	mov	r1, r5
 8011472:	f7ee ff09 	bl	8000288 <__aeabi_dsub>
 8011476:	a37e      	add	r3, pc, #504	; (adr r3, 8011670 <__ieee754_rem_pio2+0x318>)
 8011478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801147c:	e7e0      	b.n	8011440 <__ieee754_rem_pio2+0xe8>
 801147e:	4b87      	ldr	r3, [pc, #540]	; (801169c <__ieee754_rem_pio2+0x344>)
 8011480:	4598      	cmp	r8, r3
 8011482:	f300 80d9 	bgt.w	8011638 <__ieee754_rem_pio2+0x2e0>
 8011486:	f001 fe79 	bl	801317c <fabs>
 801148a:	ec55 4b10 	vmov	r4, r5, d0
 801148e:	ee10 0a10 	vmov	r0, s0
 8011492:	a379      	add	r3, pc, #484	; (adr r3, 8011678 <__ieee754_rem_pio2+0x320>)
 8011494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011498:	4629      	mov	r1, r5
 801149a:	f7ef f8ad 	bl	80005f8 <__aeabi_dmul>
 801149e:	4b80      	ldr	r3, [pc, #512]	; (80116a0 <__ieee754_rem_pio2+0x348>)
 80114a0:	2200      	movs	r2, #0
 80114a2:	f7ee fef3 	bl	800028c <__adddf3>
 80114a6:	f7ef fb57 	bl	8000b58 <__aeabi_d2iz>
 80114aa:	4683      	mov	fp, r0
 80114ac:	f7ef f83a 	bl	8000524 <__aeabi_i2d>
 80114b0:	4602      	mov	r2, r0
 80114b2:	460b      	mov	r3, r1
 80114b4:	ec43 2b18 	vmov	d8, r2, r3
 80114b8:	a367      	add	r3, pc, #412	; (adr r3, 8011658 <__ieee754_rem_pio2+0x300>)
 80114ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114be:	f7ef f89b 	bl	80005f8 <__aeabi_dmul>
 80114c2:	4602      	mov	r2, r0
 80114c4:	460b      	mov	r3, r1
 80114c6:	4620      	mov	r0, r4
 80114c8:	4629      	mov	r1, r5
 80114ca:	f7ee fedd 	bl	8000288 <__aeabi_dsub>
 80114ce:	a364      	add	r3, pc, #400	; (adr r3, 8011660 <__ieee754_rem_pio2+0x308>)
 80114d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114d4:	4606      	mov	r6, r0
 80114d6:	460f      	mov	r7, r1
 80114d8:	ec51 0b18 	vmov	r0, r1, d8
 80114dc:	f7ef f88c 	bl	80005f8 <__aeabi_dmul>
 80114e0:	f1bb 0f1f 	cmp.w	fp, #31
 80114e4:	4604      	mov	r4, r0
 80114e6:	460d      	mov	r5, r1
 80114e8:	dc0d      	bgt.n	8011506 <__ieee754_rem_pio2+0x1ae>
 80114ea:	4b6e      	ldr	r3, [pc, #440]	; (80116a4 <__ieee754_rem_pio2+0x34c>)
 80114ec:	f10b 32ff 	add.w	r2, fp, #4294967295
 80114f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114f4:	4543      	cmp	r3, r8
 80114f6:	d006      	beq.n	8011506 <__ieee754_rem_pio2+0x1ae>
 80114f8:	4622      	mov	r2, r4
 80114fa:	462b      	mov	r3, r5
 80114fc:	4630      	mov	r0, r6
 80114fe:	4639      	mov	r1, r7
 8011500:	f7ee fec2 	bl	8000288 <__aeabi_dsub>
 8011504:	e00f      	b.n	8011526 <__ieee754_rem_pio2+0x1ce>
 8011506:	462b      	mov	r3, r5
 8011508:	4622      	mov	r2, r4
 801150a:	4630      	mov	r0, r6
 801150c:	4639      	mov	r1, r7
 801150e:	f7ee febb 	bl	8000288 <__aeabi_dsub>
 8011512:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011516:	9303      	str	r3, [sp, #12]
 8011518:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801151c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8011520:	f1b8 0f10 	cmp.w	r8, #16
 8011524:	dc02      	bgt.n	801152c <__ieee754_rem_pio2+0x1d4>
 8011526:	e9ca 0100 	strd	r0, r1, [sl]
 801152a:	e039      	b.n	80115a0 <__ieee754_rem_pio2+0x248>
 801152c:	a34e      	add	r3, pc, #312	; (adr r3, 8011668 <__ieee754_rem_pio2+0x310>)
 801152e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011532:	ec51 0b18 	vmov	r0, r1, d8
 8011536:	f7ef f85f 	bl	80005f8 <__aeabi_dmul>
 801153a:	4604      	mov	r4, r0
 801153c:	460d      	mov	r5, r1
 801153e:	4602      	mov	r2, r0
 8011540:	460b      	mov	r3, r1
 8011542:	4630      	mov	r0, r6
 8011544:	4639      	mov	r1, r7
 8011546:	f7ee fe9f 	bl	8000288 <__aeabi_dsub>
 801154a:	4602      	mov	r2, r0
 801154c:	460b      	mov	r3, r1
 801154e:	4680      	mov	r8, r0
 8011550:	4689      	mov	r9, r1
 8011552:	4630      	mov	r0, r6
 8011554:	4639      	mov	r1, r7
 8011556:	f7ee fe97 	bl	8000288 <__aeabi_dsub>
 801155a:	4622      	mov	r2, r4
 801155c:	462b      	mov	r3, r5
 801155e:	f7ee fe93 	bl	8000288 <__aeabi_dsub>
 8011562:	a343      	add	r3, pc, #268	; (adr r3, 8011670 <__ieee754_rem_pio2+0x318>)
 8011564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011568:	4604      	mov	r4, r0
 801156a:	460d      	mov	r5, r1
 801156c:	ec51 0b18 	vmov	r0, r1, d8
 8011570:	f7ef f842 	bl	80005f8 <__aeabi_dmul>
 8011574:	4622      	mov	r2, r4
 8011576:	462b      	mov	r3, r5
 8011578:	f7ee fe86 	bl	8000288 <__aeabi_dsub>
 801157c:	4602      	mov	r2, r0
 801157e:	460b      	mov	r3, r1
 8011580:	4604      	mov	r4, r0
 8011582:	460d      	mov	r5, r1
 8011584:	4640      	mov	r0, r8
 8011586:	4649      	mov	r1, r9
 8011588:	f7ee fe7e 	bl	8000288 <__aeabi_dsub>
 801158c:	9a03      	ldr	r2, [sp, #12]
 801158e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011592:	1ad3      	subs	r3, r2, r3
 8011594:	2b31      	cmp	r3, #49	; 0x31
 8011596:	dc24      	bgt.n	80115e2 <__ieee754_rem_pio2+0x28a>
 8011598:	e9ca 0100 	strd	r0, r1, [sl]
 801159c:	4646      	mov	r6, r8
 801159e:	464f      	mov	r7, r9
 80115a0:	e9da 8900 	ldrd	r8, r9, [sl]
 80115a4:	4630      	mov	r0, r6
 80115a6:	4642      	mov	r2, r8
 80115a8:	464b      	mov	r3, r9
 80115aa:	4639      	mov	r1, r7
 80115ac:	f7ee fe6c 	bl	8000288 <__aeabi_dsub>
 80115b0:	462b      	mov	r3, r5
 80115b2:	4622      	mov	r2, r4
 80115b4:	f7ee fe68 	bl	8000288 <__aeabi_dsub>
 80115b8:	9b02      	ldr	r3, [sp, #8]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80115c0:	f6bf af0a 	bge.w	80113d8 <__ieee754_rem_pio2+0x80>
 80115c4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80115c8:	f8ca 3004 	str.w	r3, [sl, #4]
 80115cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80115d0:	f8ca 8000 	str.w	r8, [sl]
 80115d4:	f8ca 0008 	str.w	r0, [sl, #8]
 80115d8:	f8ca 300c 	str.w	r3, [sl, #12]
 80115dc:	f1cb 0b00 	rsb	fp, fp, #0
 80115e0:	e6fa      	b.n	80113d8 <__ieee754_rem_pio2+0x80>
 80115e2:	a327      	add	r3, pc, #156	; (adr r3, 8011680 <__ieee754_rem_pio2+0x328>)
 80115e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115e8:	ec51 0b18 	vmov	r0, r1, d8
 80115ec:	f7ef f804 	bl	80005f8 <__aeabi_dmul>
 80115f0:	4604      	mov	r4, r0
 80115f2:	460d      	mov	r5, r1
 80115f4:	4602      	mov	r2, r0
 80115f6:	460b      	mov	r3, r1
 80115f8:	4640      	mov	r0, r8
 80115fa:	4649      	mov	r1, r9
 80115fc:	f7ee fe44 	bl	8000288 <__aeabi_dsub>
 8011600:	4602      	mov	r2, r0
 8011602:	460b      	mov	r3, r1
 8011604:	4606      	mov	r6, r0
 8011606:	460f      	mov	r7, r1
 8011608:	4640      	mov	r0, r8
 801160a:	4649      	mov	r1, r9
 801160c:	f7ee fe3c 	bl	8000288 <__aeabi_dsub>
 8011610:	4622      	mov	r2, r4
 8011612:	462b      	mov	r3, r5
 8011614:	f7ee fe38 	bl	8000288 <__aeabi_dsub>
 8011618:	a31b      	add	r3, pc, #108	; (adr r3, 8011688 <__ieee754_rem_pio2+0x330>)
 801161a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801161e:	4604      	mov	r4, r0
 8011620:	460d      	mov	r5, r1
 8011622:	ec51 0b18 	vmov	r0, r1, d8
 8011626:	f7ee ffe7 	bl	80005f8 <__aeabi_dmul>
 801162a:	4622      	mov	r2, r4
 801162c:	462b      	mov	r3, r5
 801162e:	f7ee fe2b 	bl	8000288 <__aeabi_dsub>
 8011632:	4604      	mov	r4, r0
 8011634:	460d      	mov	r5, r1
 8011636:	e75f      	b.n	80114f8 <__ieee754_rem_pio2+0x1a0>
 8011638:	4b1b      	ldr	r3, [pc, #108]	; (80116a8 <__ieee754_rem_pio2+0x350>)
 801163a:	4598      	cmp	r8, r3
 801163c:	dd36      	ble.n	80116ac <__ieee754_rem_pio2+0x354>
 801163e:	ee10 2a10 	vmov	r2, s0
 8011642:	462b      	mov	r3, r5
 8011644:	4620      	mov	r0, r4
 8011646:	4629      	mov	r1, r5
 8011648:	f7ee fe1e 	bl	8000288 <__aeabi_dsub>
 801164c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011650:	e9ca 0100 	strd	r0, r1, [sl]
 8011654:	e694      	b.n	8011380 <__ieee754_rem_pio2+0x28>
 8011656:	bf00      	nop
 8011658:	54400000 	.word	0x54400000
 801165c:	3ff921fb 	.word	0x3ff921fb
 8011660:	1a626331 	.word	0x1a626331
 8011664:	3dd0b461 	.word	0x3dd0b461
 8011668:	1a600000 	.word	0x1a600000
 801166c:	3dd0b461 	.word	0x3dd0b461
 8011670:	2e037073 	.word	0x2e037073
 8011674:	3ba3198a 	.word	0x3ba3198a
 8011678:	6dc9c883 	.word	0x6dc9c883
 801167c:	3fe45f30 	.word	0x3fe45f30
 8011680:	2e000000 	.word	0x2e000000
 8011684:	3ba3198a 	.word	0x3ba3198a
 8011688:	252049c1 	.word	0x252049c1
 801168c:	397b839a 	.word	0x397b839a
 8011690:	3fe921fb 	.word	0x3fe921fb
 8011694:	4002d97b 	.word	0x4002d97b
 8011698:	3ff921fb 	.word	0x3ff921fb
 801169c:	413921fb 	.word	0x413921fb
 80116a0:	3fe00000 	.word	0x3fe00000
 80116a4:	08016680 	.word	0x08016680
 80116a8:	7fefffff 	.word	0x7fefffff
 80116ac:	ea4f 5428 	mov.w	r4, r8, asr #20
 80116b0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80116b4:	ee10 0a10 	vmov	r0, s0
 80116b8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80116bc:	ee10 6a10 	vmov	r6, s0
 80116c0:	460f      	mov	r7, r1
 80116c2:	f7ef fa49 	bl	8000b58 <__aeabi_d2iz>
 80116c6:	f7ee ff2d 	bl	8000524 <__aeabi_i2d>
 80116ca:	4602      	mov	r2, r0
 80116cc:	460b      	mov	r3, r1
 80116ce:	4630      	mov	r0, r6
 80116d0:	4639      	mov	r1, r7
 80116d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80116d6:	f7ee fdd7 	bl	8000288 <__aeabi_dsub>
 80116da:	4b23      	ldr	r3, [pc, #140]	; (8011768 <__ieee754_rem_pio2+0x410>)
 80116dc:	2200      	movs	r2, #0
 80116de:	f7ee ff8b 	bl	80005f8 <__aeabi_dmul>
 80116e2:	460f      	mov	r7, r1
 80116e4:	4606      	mov	r6, r0
 80116e6:	f7ef fa37 	bl	8000b58 <__aeabi_d2iz>
 80116ea:	f7ee ff1b 	bl	8000524 <__aeabi_i2d>
 80116ee:	4602      	mov	r2, r0
 80116f0:	460b      	mov	r3, r1
 80116f2:	4630      	mov	r0, r6
 80116f4:	4639      	mov	r1, r7
 80116f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80116fa:	f7ee fdc5 	bl	8000288 <__aeabi_dsub>
 80116fe:	4b1a      	ldr	r3, [pc, #104]	; (8011768 <__ieee754_rem_pio2+0x410>)
 8011700:	2200      	movs	r2, #0
 8011702:	f7ee ff79 	bl	80005f8 <__aeabi_dmul>
 8011706:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801170a:	ad04      	add	r5, sp, #16
 801170c:	f04f 0803 	mov.w	r8, #3
 8011710:	46a9      	mov	r9, r5
 8011712:	2600      	movs	r6, #0
 8011714:	2700      	movs	r7, #0
 8011716:	4632      	mov	r2, r6
 8011718:	463b      	mov	r3, r7
 801171a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 801171e:	46c3      	mov	fp, r8
 8011720:	3d08      	subs	r5, #8
 8011722:	f108 38ff 	add.w	r8, r8, #4294967295
 8011726:	f7ef f9cf 	bl	8000ac8 <__aeabi_dcmpeq>
 801172a:	2800      	cmp	r0, #0
 801172c:	d1f3      	bne.n	8011716 <__ieee754_rem_pio2+0x3be>
 801172e:	4b0f      	ldr	r3, [pc, #60]	; (801176c <__ieee754_rem_pio2+0x414>)
 8011730:	9301      	str	r3, [sp, #4]
 8011732:	2302      	movs	r3, #2
 8011734:	9300      	str	r3, [sp, #0]
 8011736:	4622      	mov	r2, r4
 8011738:	465b      	mov	r3, fp
 801173a:	4651      	mov	r1, sl
 801173c:	4648      	mov	r0, r9
 801173e:	f000 fd9f 	bl	8012280 <__kernel_rem_pio2>
 8011742:	9b02      	ldr	r3, [sp, #8]
 8011744:	2b00      	cmp	r3, #0
 8011746:	4683      	mov	fp, r0
 8011748:	f6bf ae46 	bge.w	80113d8 <__ieee754_rem_pio2+0x80>
 801174c:	e9da 2100 	ldrd	r2, r1, [sl]
 8011750:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011754:	e9ca 2300 	strd	r2, r3, [sl]
 8011758:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 801175c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011760:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8011764:	e73a      	b.n	80115dc <__ieee754_rem_pio2+0x284>
 8011766:	bf00      	nop
 8011768:	41700000 	.word	0x41700000
 801176c:	08016700 	.word	0x08016700

08011770 <__ieee754_sqrt>:
 8011770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011774:	ec55 4b10 	vmov	r4, r5, d0
 8011778:	4e55      	ldr	r6, [pc, #340]	; (80118d0 <__ieee754_sqrt+0x160>)
 801177a:	43ae      	bics	r6, r5
 801177c:	ee10 0a10 	vmov	r0, s0
 8011780:	ee10 3a10 	vmov	r3, s0
 8011784:	462a      	mov	r2, r5
 8011786:	4629      	mov	r1, r5
 8011788:	d110      	bne.n	80117ac <__ieee754_sqrt+0x3c>
 801178a:	ee10 2a10 	vmov	r2, s0
 801178e:	462b      	mov	r3, r5
 8011790:	f7ee ff32 	bl	80005f8 <__aeabi_dmul>
 8011794:	4602      	mov	r2, r0
 8011796:	460b      	mov	r3, r1
 8011798:	4620      	mov	r0, r4
 801179a:	4629      	mov	r1, r5
 801179c:	f7ee fd76 	bl	800028c <__adddf3>
 80117a0:	4604      	mov	r4, r0
 80117a2:	460d      	mov	r5, r1
 80117a4:	ec45 4b10 	vmov	d0, r4, r5
 80117a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117ac:	2d00      	cmp	r5, #0
 80117ae:	dc10      	bgt.n	80117d2 <__ieee754_sqrt+0x62>
 80117b0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80117b4:	4330      	orrs	r0, r6
 80117b6:	d0f5      	beq.n	80117a4 <__ieee754_sqrt+0x34>
 80117b8:	b15d      	cbz	r5, 80117d2 <__ieee754_sqrt+0x62>
 80117ba:	ee10 2a10 	vmov	r2, s0
 80117be:	462b      	mov	r3, r5
 80117c0:	ee10 0a10 	vmov	r0, s0
 80117c4:	f7ee fd60 	bl	8000288 <__aeabi_dsub>
 80117c8:	4602      	mov	r2, r0
 80117ca:	460b      	mov	r3, r1
 80117cc:	f7ef f83e 	bl	800084c <__aeabi_ddiv>
 80117d0:	e7e6      	b.n	80117a0 <__ieee754_sqrt+0x30>
 80117d2:	1512      	asrs	r2, r2, #20
 80117d4:	d074      	beq.n	80118c0 <__ieee754_sqrt+0x150>
 80117d6:	07d4      	lsls	r4, r2, #31
 80117d8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80117dc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80117e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80117e4:	bf5e      	ittt	pl
 80117e6:	0fda      	lsrpl	r2, r3, #31
 80117e8:	005b      	lslpl	r3, r3, #1
 80117ea:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80117ee:	2400      	movs	r4, #0
 80117f0:	0fda      	lsrs	r2, r3, #31
 80117f2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80117f6:	107f      	asrs	r7, r7, #1
 80117f8:	005b      	lsls	r3, r3, #1
 80117fa:	2516      	movs	r5, #22
 80117fc:	4620      	mov	r0, r4
 80117fe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8011802:	1886      	adds	r6, r0, r2
 8011804:	428e      	cmp	r6, r1
 8011806:	bfde      	ittt	le
 8011808:	1b89      	suble	r1, r1, r6
 801180a:	18b0      	addle	r0, r6, r2
 801180c:	18a4      	addle	r4, r4, r2
 801180e:	0049      	lsls	r1, r1, #1
 8011810:	3d01      	subs	r5, #1
 8011812:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8011816:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801181a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801181e:	d1f0      	bne.n	8011802 <__ieee754_sqrt+0x92>
 8011820:	462a      	mov	r2, r5
 8011822:	f04f 0e20 	mov.w	lr, #32
 8011826:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801182a:	4281      	cmp	r1, r0
 801182c:	eb06 0c05 	add.w	ip, r6, r5
 8011830:	dc02      	bgt.n	8011838 <__ieee754_sqrt+0xc8>
 8011832:	d113      	bne.n	801185c <__ieee754_sqrt+0xec>
 8011834:	459c      	cmp	ip, r3
 8011836:	d811      	bhi.n	801185c <__ieee754_sqrt+0xec>
 8011838:	f1bc 0f00 	cmp.w	ip, #0
 801183c:	eb0c 0506 	add.w	r5, ip, r6
 8011840:	da43      	bge.n	80118ca <__ieee754_sqrt+0x15a>
 8011842:	2d00      	cmp	r5, #0
 8011844:	db41      	blt.n	80118ca <__ieee754_sqrt+0x15a>
 8011846:	f100 0801 	add.w	r8, r0, #1
 801184a:	1a09      	subs	r1, r1, r0
 801184c:	459c      	cmp	ip, r3
 801184e:	bf88      	it	hi
 8011850:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8011854:	eba3 030c 	sub.w	r3, r3, ip
 8011858:	4432      	add	r2, r6
 801185a:	4640      	mov	r0, r8
 801185c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8011860:	f1be 0e01 	subs.w	lr, lr, #1
 8011864:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8011868:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801186c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011870:	d1db      	bne.n	801182a <__ieee754_sqrt+0xba>
 8011872:	430b      	orrs	r3, r1
 8011874:	d006      	beq.n	8011884 <__ieee754_sqrt+0x114>
 8011876:	1c50      	adds	r0, r2, #1
 8011878:	bf13      	iteet	ne
 801187a:	3201      	addne	r2, #1
 801187c:	3401      	addeq	r4, #1
 801187e:	4672      	moveq	r2, lr
 8011880:	f022 0201 	bicne.w	r2, r2, #1
 8011884:	1063      	asrs	r3, r4, #1
 8011886:	0852      	lsrs	r2, r2, #1
 8011888:	07e1      	lsls	r1, r4, #31
 801188a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801188e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011892:	bf48      	it	mi
 8011894:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011898:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801189c:	4614      	mov	r4, r2
 801189e:	e781      	b.n	80117a4 <__ieee754_sqrt+0x34>
 80118a0:	0ad9      	lsrs	r1, r3, #11
 80118a2:	3815      	subs	r0, #21
 80118a4:	055b      	lsls	r3, r3, #21
 80118a6:	2900      	cmp	r1, #0
 80118a8:	d0fa      	beq.n	80118a0 <__ieee754_sqrt+0x130>
 80118aa:	02cd      	lsls	r5, r1, #11
 80118ac:	d50a      	bpl.n	80118c4 <__ieee754_sqrt+0x154>
 80118ae:	f1c2 0420 	rsb	r4, r2, #32
 80118b2:	fa23 f404 	lsr.w	r4, r3, r4
 80118b6:	1e55      	subs	r5, r2, #1
 80118b8:	4093      	lsls	r3, r2
 80118ba:	4321      	orrs	r1, r4
 80118bc:	1b42      	subs	r2, r0, r5
 80118be:	e78a      	b.n	80117d6 <__ieee754_sqrt+0x66>
 80118c0:	4610      	mov	r0, r2
 80118c2:	e7f0      	b.n	80118a6 <__ieee754_sqrt+0x136>
 80118c4:	0049      	lsls	r1, r1, #1
 80118c6:	3201      	adds	r2, #1
 80118c8:	e7ef      	b.n	80118aa <__ieee754_sqrt+0x13a>
 80118ca:	4680      	mov	r8, r0
 80118cc:	e7bd      	b.n	801184a <__ieee754_sqrt+0xda>
 80118ce:	bf00      	nop
 80118d0:	7ff00000 	.word	0x7ff00000

080118d4 <__ieee754_powf>:
 80118d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118d8:	ee10 4a90 	vmov	r4, s1
 80118dc:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 80118e0:	ed2d 8b02 	vpush	{d8}
 80118e4:	ee10 6a10 	vmov	r6, s0
 80118e8:	eeb0 8a40 	vmov.f32	s16, s0
 80118ec:	eef0 8a60 	vmov.f32	s17, s1
 80118f0:	d10c      	bne.n	801190c <__ieee754_powf+0x38>
 80118f2:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 80118f6:	0076      	lsls	r6, r6, #1
 80118f8:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 80118fc:	f240 8296 	bls.w	8011e2c <__ieee754_powf+0x558>
 8011900:	ee38 0a28 	vadd.f32	s0, s16, s17
 8011904:	ecbd 8b02 	vpop	{d8}
 8011908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801190c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8011910:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8011914:	dcf4      	bgt.n	8011900 <__ieee754_powf+0x2c>
 8011916:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 801191a:	dd08      	ble.n	801192e <__ieee754_powf+0x5a>
 801191c:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8011920:	d1ee      	bne.n	8011900 <__ieee754_powf+0x2c>
 8011922:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8011926:	0064      	lsls	r4, r4, #1
 8011928:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 801192c:	e7e6      	b.n	80118fc <__ieee754_powf+0x28>
 801192e:	2e00      	cmp	r6, #0
 8011930:	da20      	bge.n	8011974 <__ieee754_powf+0xa0>
 8011932:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8011936:	da2d      	bge.n	8011994 <__ieee754_powf+0xc0>
 8011938:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 801193c:	f2c0 827f 	blt.w	8011e3e <__ieee754_powf+0x56a>
 8011940:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8011944:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8011948:	fa48 f703 	asr.w	r7, r8, r3
 801194c:	fa07 f303 	lsl.w	r3, r7, r3
 8011950:	4543      	cmp	r3, r8
 8011952:	f040 8274 	bne.w	8011e3e <__ieee754_powf+0x56a>
 8011956:	f007 0701 	and.w	r7, r7, #1
 801195a:	f1c7 0702 	rsb	r7, r7, #2
 801195e:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8011962:	d11f      	bne.n	80119a4 <__ieee754_powf+0xd0>
 8011964:	2c00      	cmp	r4, #0
 8011966:	f280 8267 	bge.w	8011e38 <__ieee754_powf+0x564>
 801196a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801196e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011972:	e7c7      	b.n	8011904 <__ieee754_powf+0x30>
 8011974:	2700      	movs	r7, #0
 8011976:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 801197a:	d1f0      	bne.n	801195e <__ieee754_powf+0x8a>
 801197c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8011980:	f000 8254 	beq.w	8011e2c <__ieee754_powf+0x558>
 8011984:	dd08      	ble.n	8011998 <__ieee754_powf+0xc4>
 8011986:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8011c90 <__ieee754_powf+0x3bc>
 801198a:	2c00      	cmp	r4, #0
 801198c:	bfa8      	it	ge
 801198e:	eeb0 0a68 	vmovge.f32	s0, s17
 8011992:	e7b7      	b.n	8011904 <__ieee754_powf+0x30>
 8011994:	2702      	movs	r7, #2
 8011996:	e7ee      	b.n	8011976 <__ieee754_powf+0xa2>
 8011998:	2c00      	cmp	r4, #0
 801199a:	f280 824a 	bge.w	8011e32 <__ieee754_powf+0x55e>
 801199e:	eeb1 0a68 	vneg.f32	s0, s17
 80119a2:	e7af      	b.n	8011904 <__ieee754_powf+0x30>
 80119a4:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80119a8:	d102      	bne.n	80119b0 <__ieee754_powf+0xdc>
 80119aa:	ee28 0a08 	vmul.f32	s0, s16, s16
 80119ae:	e7a9      	b.n	8011904 <__ieee754_powf+0x30>
 80119b0:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80119b4:	eeb0 0a48 	vmov.f32	s0, s16
 80119b8:	d107      	bne.n	80119ca <__ieee754_powf+0xf6>
 80119ba:	2e00      	cmp	r6, #0
 80119bc:	db05      	blt.n	80119ca <__ieee754_powf+0xf6>
 80119be:	ecbd 8b02 	vpop	{d8}
 80119c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119c6:	f000 bb8f 	b.w	80120e8 <__ieee754_sqrtf>
 80119ca:	f001 fcf3 	bl	80133b4 <fabsf>
 80119ce:	b125      	cbz	r5, 80119da <__ieee754_powf+0x106>
 80119d0:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 80119d4:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80119d8:	d116      	bne.n	8011a08 <__ieee754_powf+0x134>
 80119da:	2c00      	cmp	r4, #0
 80119dc:	bfbc      	itt	lt
 80119de:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80119e2:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80119e6:	2e00      	cmp	r6, #0
 80119e8:	da8c      	bge.n	8011904 <__ieee754_powf+0x30>
 80119ea:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 80119ee:	ea55 0307 	orrs.w	r3, r5, r7
 80119f2:	d104      	bne.n	80119fe <__ieee754_powf+0x12a>
 80119f4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80119f8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80119fc:	e782      	b.n	8011904 <__ieee754_powf+0x30>
 80119fe:	2f01      	cmp	r7, #1
 8011a00:	d180      	bne.n	8011904 <__ieee754_powf+0x30>
 8011a02:	eeb1 0a40 	vneg.f32	s0, s0
 8011a06:	e77d      	b.n	8011904 <__ieee754_powf+0x30>
 8011a08:	0ff0      	lsrs	r0, r6, #31
 8011a0a:	3801      	subs	r0, #1
 8011a0c:	ea57 0300 	orrs.w	r3, r7, r0
 8011a10:	d104      	bne.n	8011a1c <__ieee754_powf+0x148>
 8011a12:	ee38 8a48 	vsub.f32	s16, s16, s16
 8011a16:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8011a1a:	e773      	b.n	8011904 <__ieee754_powf+0x30>
 8011a1c:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8011a20:	dd74      	ble.n	8011b0c <__ieee754_powf+0x238>
 8011a22:	4b9c      	ldr	r3, [pc, #624]	; (8011c94 <__ieee754_powf+0x3c0>)
 8011a24:	429d      	cmp	r5, r3
 8011a26:	dc08      	bgt.n	8011a3a <__ieee754_powf+0x166>
 8011a28:	2c00      	cmp	r4, #0
 8011a2a:	da0b      	bge.n	8011a44 <__ieee754_powf+0x170>
 8011a2c:	2000      	movs	r0, #0
 8011a2e:	ecbd 8b02 	vpop	{d8}
 8011a32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a36:	f001 bb9b 	b.w	8013170 <__math_oflowf>
 8011a3a:	4b97      	ldr	r3, [pc, #604]	; (8011c98 <__ieee754_powf+0x3c4>)
 8011a3c:	429d      	cmp	r5, r3
 8011a3e:	dd08      	ble.n	8011a52 <__ieee754_powf+0x17e>
 8011a40:	2c00      	cmp	r4, #0
 8011a42:	dcf3      	bgt.n	8011a2c <__ieee754_powf+0x158>
 8011a44:	2000      	movs	r0, #0
 8011a46:	ecbd 8b02 	vpop	{d8}
 8011a4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a4e:	f001 bb89 	b.w	8013164 <__math_uflowf>
 8011a52:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011a56:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011a5a:	eddf 6a90 	vldr	s13, [pc, #576]	; 8011c9c <__ieee754_powf+0x3c8>
 8011a5e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8011a62:	eee0 6a67 	vfms.f32	s13, s0, s15
 8011a66:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011a6a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8011a6e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a76:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8011ca0 <__ieee754_powf+0x3cc>
 8011a7a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8011a7e:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8011ca4 <__ieee754_powf+0x3d0>
 8011a82:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011a86:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8011ca8 <__ieee754_powf+0x3d4>
 8011a8a:	eef0 6a67 	vmov.f32	s13, s15
 8011a8e:	eee0 6a07 	vfma.f32	s13, s0, s14
 8011a92:	ee16 3a90 	vmov	r3, s13
 8011a96:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8011a9a:	f023 030f 	bic.w	r3, r3, #15
 8011a9e:	ee00 3a90 	vmov	s1, r3
 8011aa2:	eee0 0a47 	vfms.f32	s1, s0, s14
 8011aa6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011aaa:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8011aae:	f024 040f 	bic.w	r4, r4, #15
 8011ab2:	ee07 4a10 	vmov	s14, r4
 8011ab6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8011aba:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8011abe:	ee07 3a90 	vmov	s15, r3
 8011ac2:	eee7 0a27 	vfma.f32	s1, s14, s15
 8011ac6:	3f01      	subs	r7, #1
 8011ac8:	ea57 0200 	orrs.w	r2, r7, r0
 8011acc:	ee07 4a10 	vmov	s14, r4
 8011ad0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011ad4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8011ad8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8011adc:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8011ae0:	ee17 4a10 	vmov	r4, s14
 8011ae4:	bf08      	it	eq
 8011ae6:	eeb0 8a40 	vmoveq.f32	s16, s0
 8011aea:	2c00      	cmp	r4, #0
 8011aec:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8011af0:	f340 817e 	ble.w	8011df0 <__ieee754_powf+0x51c>
 8011af4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8011af8:	f340 80f8 	ble.w	8011cec <__ieee754_powf+0x418>
 8011afc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b04:	bf4c      	ite	mi
 8011b06:	2001      	movmi	r0, #1
 8011b08:	2000      	movpl	r0, #0
 8011b0a:	e790      	b.n	8011a2e <__ieee754_powf+0x15a>
 8011b0c:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8011b10:	bf01      	itttt	eq
 8011b12:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8011cac <__ieee754_powf+0x3d8>
 8011b16:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8011b1a:	f06f 0217 	mvneq.w	r2, #23
 8011b1e:	ee17 5a90 	vmoveq	r5, s15
 8011b22:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8011b26:	bf18      	it	ne
 8011b28:	2200      	movne	r2, #0
 8011b2a:	3b7f      	subs	r3, #127	; 0x7f
 8011b2c:	4413      	add	r3, r2
 8011b2e:	4a60      	ldr	r2, [pc, #384]	; (8011cb0 <__ieee754_powf+0x3dc>)
 8011b30:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8011b34:	4295      	cmp	r5, r2
 8011b36:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8011b3a:	dd06      	ble.n	8011b4a <__ieee754_powf+0x276>
 8011b3c:	4a5d      	ldr	r2, [pc, #372]	; (8011cb4 <__ieee754_powf+0x3e0>)
 8011b3e:	4295      	cmp	r5, r2
 8011b40:	f340 80a4 	ble.w	8011c8c <__ieee754_powf+0x3b8>
 8011b44:	3301      	adds	r3, #1
 8011b46:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8011b4a:	2500      	movs	r5, #0
 8011b4c:	4a5a      	ldr	r2, [pc, #360]	; (8011cb8 <__ieee754_powf+0x3e4>)
 8011b4e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8011b52:	ee07 1a90 	vmov	s15, r1
 8011b56:	ed92 7a00 	vldr	s14, [r2]
 8011b5a:	4a58      	ldr	r2, [pc, #352]	; (8011cbc <__ieee754_powf+0x3e8>)
 8011b5c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8011b60:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8011b64:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8011b68:	1049      	asrs	r1, r1, #1
 8011b6a:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8011b6e:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8011b72:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8011b76:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8011b7a:	ee06 1a10 	vmov	s12, r1
 8011b7e:	ee65 4a26 	vmul.f32	s9, s10, s13
 8011b82:	ee36 7a47 	vsub.f32	s14, s12, s14
 8011b86:	ee14 6a90 	vmov	r6, s9
 8011b8a:	4016      	ands	r6, r2
 8011b8c:	ee05 6a90 	vmov	s11, r6
 8011b90:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8011b94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011b98:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8011cc0 <__ieee754_powf+0x3ec>
 8011b9c:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8011ba0:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8011ba4:	ee25 6a26 	vmul.f32	s12, s10, s13
 8011ba8:	eddf 6a46 	vldr	s13, [pc, #280]	; 8011cc4 <__ieee754_powf+0x3f0>
 8011bac:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011bb0:	eddf 6a45 	vldr	s13, [pc, #276]	; 8011cc8 <__ieee754_powf+0x3f4>
 8011bb4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011bb8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8011c9c <__ieee754_powf+0x3c8>
 8011bbc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011bc0:	eddf 6a42 	vldr	s13, [pc, #264]	; 8011ccc <__ieee754_powf+0x3f8>
 8011bc4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011bc8:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8011cd0 <__ieee754_powf+0x3fc>
 8011bcc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011bd0:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8011bd4:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8011bd8:	ee66 6a86 	vmul.f32	s13, s13, s12
 8011bdc:	eee5 6a07 	vfma.f32	s13, s10, s14
 8011be0:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8011be4:	eef0 7a45 	vmov.f32	s15, s10
 8011be8:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8011bec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011bf0:	ee17 1a90 	vmov	r1, s15
 8011bf4:	4011      	ands	r1, r2
 8011bf6:	ee07 1a90 	vmov	s15, r1
 8011bfa:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8011bfe:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8011c02:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8011c06:	ee27 7a24 	vmul.f32	s14, s14, s9
 8011c0a:	eea6 7a27 	vfma.f32	s14, s12, s15
 8011c0e:	eeb0 6a47 	vmov.f32	s12, s14
 8011c12:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8011c16:	ee16 1a10 	vmov	r1, s12
 8011c1a:	4011      	ands	r1, r2
 8011c1c:	ee06 1a90 	vmov	s13, r1
 8011c20:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8011c24:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8011cd4 <__ieee754_powf+0x400>
 8011c28:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8011cd8 <__ieee754_powf+0x404>
 8011c2c:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011c30:	ee06 1a10 	vmov	s12, r1
 8011c34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011c38:	eddf 7a28 	vldr	s15, [pc, #160]	; 8011cdc <__ieee754_powf+0x408>
 8011c3c:	4928      	ldr	r1, [pc, #160]	; (8011ce0 <__ieee754_powf+0x40c>)
 8011c3e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8011c42:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8011c46:	edd1 7a00 	vldr	s15, [r1]
 8011c4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011c4e:	ee07 3a90 	vmov	s15, r3
 8011c52:	4b24      	ldr	r3, [pc, #144]	; (8011ce4 <__ieee754_powf+0x410>)
 8011c54:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011c58:	eef0 7a47 	vmov.f32	s15, s14
 8011c5c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011c60:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8011c64:	edd5 0a00 	vldr	s1, [r5]
 8011c68:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8011c6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011c70:	ee17 3a90 	vmov	r3, s15
 8011c74:	4013      	ands	r3, r2
 8011c76:	ee07 3a90 	vmov	s15, r3
 8011c7a:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8011c7e:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8011c82:	eee6 6a65 	vfms.f32	s13, s12, s11
 8011c86:	ee77 7a66 	vsub.f32	s15, s14, s13
 8011c8a:	e70e      	b.n	8011aaa <__ieee754_powf+0x1d6>
 8011c8c:	2501      	movs	r5, #1
 8011c8e:	e75d      	b.n	8011b4c <__ieee754_powf+0x278>
 8011c90:	00000000 	.word	0x00000000
 8011c94:	3f7ffff3 	.word	0x3f7ffff3
 8011c98:	3f800007 	.word	0x3f800007
 8011c9c:	3eaaaaab 	.word	0x3eaaaaab
 8011ca0:	3fb8aa3b 	.word	0x3fb8aa3b
 8011ca4:	36eca570 	.word	0x36eca570
 8011ca8:	3fb8aa00 	.word	0x3fb8aa00
 8011cac:	4b800000 	.word	0x4b800000
 8011cb0:	001cc471 	.word	0x001cc471
 8011cb4:	005db3d6 	.word	0x005db3d6
 8011cb8:	08016808 	.word	0x08016808
 8011cbc:	fffff000 	.word	0xfffff000
 8011cc0:	3e6c3255 	.word	0x3e6c3255
 8011cc4:	3e53f142 	.word	0x3e53f142
 8011cc8:	3e8ba305 	.word	0x3e8ba305
 8011ccc:	3edb6db7 	.word	0x3edb6db7
 8011cd0:	3f19999a 	.word	0x3f19999a
 8011cd4:	3f76384f 	.word	0x3f76384f
 8011cd8:	3f763800 	.word	0x3f763800
 8011cdc:	369dc3a0 	.word	0x369dc3a0
 8011ce0:	08016818 	.word	0x08016818
 8011ce4:	08016810 	.word	0x08016810
 8011ce8:	3338aa3c 	.word	0x3338aa3c
 8011cec:	f040 8095 	bne.w	8011e1a <__ieee754_powf+0x546>
 8011cf0:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8011ce8 <__ieee754_powf+0x414>
 8011cf4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011cf8:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8011cfc:	eef4 6ac7 	vcmpe.f32	s13, s14
 8011d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d04:	f73f aefa 	bgt.w	8011afc <__ieee754_powf+0x228>
 8011d08:	15db      	asrs	r3, r3, #23
 8011d0a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8011d0e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8011d12:	4103      	asrs	r3, r0
 8011d14:	4423      	add	r3, r4
 8011d16:	494b      	ldr	r1, [pc, #300]	; (8011e44 <__ieee754_powf+0x570>)
 8011d18:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011d1c:	3a7f      	subs	r2, #127	; 0x7f
 8011d1e:	4111      	asrs	r1, r2
 8011d20:	ea23 0101 	bic.w	r1, r3, r1
 8011d24:	ee07 1a10 	vmov	s14, r1
 8011d28:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8011d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011d30:	f1c2 0217 	rsb	r2, r2, #23
 8011d34:	4110      	asrs	r0, r2
 8011d36:	2c00      	cmp	r4, #0
 8011d38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011d3c:	bfb8      	it	lt
 8011d3e:	4240      	neglt	r0, r0
 8011d40:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8011d44:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8011e48 <__ieee754_powf+0x574>
 8011d48:	eddf 6a40 	vldr	s13, [pc, #256]	; 8011e4c <__ieee754_powf+0x578>
 8011d4c:	ee17 3a10 	vmov	r3, s14
 8011d50:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8011d54:	f023 030f 	bic.w	r3, r3, #15
 8011d58:	ee07 3a10 	vmov	s14, r3
 8011d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011d60:	ee27 0a00 	vmul.f32	s0, s14, s0
 8011d64:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8011d68:	eddf 7a39 	vldr	s15, [pc, #228]	; 8011e50 <__ieee754_powf+0x57c>
 8011d6c:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8011d70:	eef0 7a40 	vmov.f32	s15, s0
 8011d74:	eee7 7a26 	vfma.f32	s15, s14, s13
 8011d78:	eeb0 6a67 	vmov.f32	s12, s15
 8011d7c:	eea7 6a66 	vfms.f32	s12, s14, s13
 8011d80:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8011d84:	ee30 0a46 	vsub.f32	s0, s0, s12
 8011d88:	eddf 6a32 	vldr	s13, [pc, #200]	; 8011e54 <__ieee754_powf+0x580>
 8011d8c:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8011e58 <__ieee754_powf+0x584>
 8011d90:	eee7 6a06 	vfma.f32	s13, s14, s12
 8011d94:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8011e5c <__ieee754_powf+0x588>
 8011d98:	eea6 6a87 	vfma.f32	s12, s13, s14
 8011d9c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8011e60 <__ieee754_powf+0x58c>
 8011da0:	eee6 6a07 	vfma.f32	s13, s12, s14
 8011da4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8011e64 <__ieee754_powf+0x590>
 8011da8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8011dac:	eef0 6a67 	vmov.f32	s13, s15
 8011db0:	eee6 6a47 	vfms.f32	s13, s12, s14
 8011db4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8011db8:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8011dbc:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8011dc0:	eea7 0a80 	vfma.f32	s0, s15, s0
 8011dc4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8011dc8:	ee37 0a40 	vsub.f32	s0, s14, s0
 8011dcc:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011dd0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011dd4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011dd8:	ee10 3a10 	vmov	r3, s0
 8011ddc:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8011de0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011de4:	da1f      	bge.n	8011e26 <__ieee754_powf+0x552>
 8011de6:	f001 fb3b 	bl	8013460 <scalbnf>
 8011dea:	ee20 0a08 	vmul.f32	s0, s0, s16
 8011dee:	e589      	b.n	8011904 <__ieee754_powf+0x30>
 8011df0:	4a1d      	ldr	r2, [pc, #116]	; (8011e68 <__ieee754_powf+0x594>)
 8011df2:	4293      	cmp	r3, r2
 8011df4:	dd07      	ble.n	8011e06 <__ieee754_powf+0x532>
 8011df6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dfe:	bf4c      	ite	mi
 8011e00:	2001      	movmi	r0, #1
 8011e02:	2000      	movpl	r0, #0
 8011e04:	e61f      	b.n	8011a46 <__ieee754_powf+0x172>
 8011e06:	d108      	bne.n	8011e1a <__ieee754_powf+0x546>
 8011e08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011e0c:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8011e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e14:	f6ff af78 	blt.w	8011d08 <__ieee754_powf+0x434>
 8011e18:	e7ed      	b.n	8011df6 <__ieee754_powf+0x522>
 8011e1a:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8011e1e:	f73f af73 	bgt.w	8011d08 <__ieee754_powf+0x434>
 8011e22:	2000      	movs	r0, #0
 8011e24:	e78c      	b.n	8011d40 <__ieee754_powf+0x46c>
 8011e26:	ee00 3a10 	vmov	s0, r3
 8011e2a:	e7de      	b.n	8011dea <__ieee754_powf+0x516>
 8011e2c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011e30:	e568      	b.n	8011904 <__ieee754_powf+0x30>
 8011e32:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8011e6c <__ieee754_powf+0x598>
 8011e36:	e565      	b.n	8011904 <__ieee754_powf+0x30>
 8011e38:	eeb0 0a48 	vmov.f32	s0, s16
 8011e3c:	e562      	b.n	8011904 <__ieee754_powf+0x30>
 8011e3e:	2700      	movs	r7, #0
 8011e40:	e58d      	b.n	801195e <__ieee754_powf+0x8a>
 8011e42:	bf00      	nop
 8011e44:	007fffff 	.word	0x007fffff
 8011e48:	35bfbe8c 	.word	0x35bfbe8c
 8011e4c:	3f317200 	.word	0x3f317200
 8011e50:	3f317218 	.word	0x3f317218
 8011e54:	b5ddea0e 	.word	0xb5ddea0e
 8011e58:	3331bb4c 	.word	0x3331bb4c
 8011e5c:	388ab355 	.word	0x388ab355
 8011e60:	bb360b61 	.word	0xbb360b61
 8011e64:	3e2aaaab 	.word	0x3e2aaaab
 8011e68:	43160000 	.word	0x43160000
 8011e6c:	00000000 	.word	0x00000000

08011e70 <__ieee754_rem_pio2f>:
 8011e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e72:	ee10 6a10 	vmov	r6, s0
 8011e76:	4b8e      	ldr	r3, [pc, #568]	; (80120b0 <__ieee754_rem_pio2f+0x240>)
 8011e78:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8011e7c:	429d      	cmp	r5, r3
 8011e7e:	b087      	sub	sp, #28
 8011e80:	eef0 7a40 	vmov.f32	s15, s0
 8011e84:	4604      	mov	r4, r0
 8011e86:	dc05      	bgt.n	8011e94 <__ieee754_rem_pio2f+0x24>
 8011e88:	2300      	movs	r3, #0
 8011e8a:	ed80 0a00 	vstr	s0, [r0]
 8011e8e:	6043      	str	r3, [r0, #4]
 8011e90:	2000      	movs	r0, #0
 8011e92:	e01a      	b.n	8011eca <__ieee754_rem_pio2f+0x5a>
 8011e94:	4b87      	ldr	r3, [pc, #540]	; (80120b4 <__ieee754_rem_pio2f+0x244>)
 8011e96:	429d      	cmp	r5, r3
 8011e98:	dc46      	bgt.n	8011f28 <__ieee754_rem_pio2f+0xb8>
 8011e9a:	2e00      	cmp	r6, #0
 8011e9c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80120b8 <__ieee754_rem_pio2f+0x248>
 8011ea0:	4b86      	ldr	r3, [pc, #536]	; (80120bc <__ieee754_rem_pio2f+0x24c>)
 8011ea2:	f025 050f 	bic.w	r5, r5, #15
 8011ea6:	dd1f      	ble.n	8011ee8 <__ieee754_rem_pio2f+0x78>
 8011ea8:	429d      	cmp	r5, r3
 8011eaa:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011eae:	d00e      	beq.n	8011ece <__ieee754_rem_pio2f+0x5e>
 8011eb0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80120c0 <__ieee754_rem_pio2f+0x250>
 8011eb4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8011eb8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011ebc:	ed80 0a00 	vstr	s0, [r0]
 8011ec0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011ec4:	2001      	movs	r0, #1
 8011ec6:	edc4 7a01 	vstr	s15, [r4, #4]
 8011eca:	b007      	add	sp, #28
 8011ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ece:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80120c4 <__ieee754_rem_pio2f+0x254>
 8011ed2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80120c8 <__ieee754_rem_pio2f+0x258>
 8011ed6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011eda:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8011ede:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011ee2:	edc0 6a00 	vstr	s13, [r0]
 8011ee6:	e7eb      	b.n	8011ec0 <__ieee754_rem_pio2f+0x50>
 8011ee8:	429d      	cmp	r5, r3
 8011eea:	ee77 7a80 	vadd.f32	s15, s15, s0
 8011eee:	d00e      	beq.n	8011f0e <__ieee754_rem_pio2f+0x9e>
 8011ef0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80120c0 <__ieee754_rem_pio2f+0x250>
 8011ef4:	ee37 0a87 	vadd.f32	s0, s15, s14
 8011ef8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8011efc:	ed80 0a00 	vstr	s0, [r0]
 8011f00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011f04:	f04f 30ff 	mov.w	r0, #4294967295
 8011f08:	edc4 7a01 	vstr	s15, [r4, #4]
 8011f0c:	e7dd      	b.n	8011eca <__ieee754_rem_pio2f+0x5a>
 8011f0e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80120c4 <__ieee754_rem_pio2f+0x254>
 8011f12:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80120c8 <__ieee754_rem_pio2f+0x258>
 8011f16:	ee77 7a80 	vadd.f32	s15, s15, s0
 8011f1a:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011f1e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011f22:	edc0 6a00 	vstr	s13, [r0]
 8011f26:	e7eb      	b.n	8011f00 <__ieee754_rem_pio2f+0x90>
 8011f28:	4b68      	ldr	r3, [pc, #416]	; (80120cc <__ieee754_rem_pio2f+0x25c>)
 8011f2a:	429d      	cmp	r5, r3
 8011f2c:	dc72      	bgt.n	8012014 <__ieee754_rem_pio2f+0x1a4>
 8011f2e:	f001 fa41 	bl	80133b4 <fabsf>
 8011f32:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80120d0 <__ieee754_rem_pio2f+0x260>
 8011f36:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011f3a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011f3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011f46:	ee17 0a90 	vmov	r0, s15
 8011f4a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80120b8 <__ieee754_rem_pio2f+0x248>
 8011f4e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8011f52:	281f      	cmp	r0, #31
 8011f54:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80120c0 <__ieee754_rem_pio2f+0x250>
 8011f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011f5c:	eeb1 6a47 	vneg.f32	s12, s14
 8011f60:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011f64:	ee16 2a90 	vmov	r2, s13
 8011f68:	dc1c      	bgt.n	8011fa4 <__ieee754_rem_pio2f+0x134>
 8011f6a:	495a      	ldr	r1, [pc, #360]	; (80120d4 <__ieee754_rem_pio2f+0x264>)
 8011f6c:	1e47      	subs	r7, r0, #1
 8011f6e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8011f72:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8011f76:	428b      	cmp	r3, r1
 8011f78:	d014      	beq.n	8011fa4 <__ieee754_rem_pio2f+0x134>
 8011f7a:	6022      	str	r2, [r4, #0]
 8011f7c:	ed94 7a00 	vldr	s14, [r4]
 8011f80:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011f84:	2e00      	cmp	r6, #0
 8011f86:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011f8a:	ed84 0a01 	vstr	s0, [r4, #4]
 8011f8e:	da9c      	bge.n	8011eca <__ieee754_rem_pio2f+0x5a>
 8011f90:	eeb1 7a47 	vneg.f32	s14, s14
 8011f94:	eeb1 0a40 	vneg.f32	s0, s0
 8011f98:	ed84 7a00 	vstr	s14, [r4]
 8011f9c:	ed84 0a01 	vstr	s0, [r4, #4]
 8011fa0:	4240      	negs	r0, r0
 8011fa2:	e792      	b.n	8011eca <__ieee754_rem_pio2f+0x5a>
 8011fa4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011fa8:	15eb      	asrs	r3, r5, #23
 8011faa:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8011fae:	2d08      	cmp	r5, #8
 8011fb0:	dde3      	ble.n	8011f7a <__ieee754_rem_pio2f+0x10a>
 8011fb2:	eddf 7a44 	vldr	s15, [pc, #272]	; 80120c4 <__ieee754_rem_pio2f+0x254>
 8011fb6:	eddf 5a44 	vldr	s11, [pc, #272]	; 80120c8 <__ieee754_rem_pio2f+0x258>
 8011fba:	eef0 6a40 	vmov.f32	s13, s0
 8011fbe:	eee6 6a27 	vfma.f32	s13, s12, s15
 8011fc2:	ee30 0a66 	vsub.f32	s0, s0, s13
 8011fc6:	eea6 0a27 	vfma.f32	s0, s12, s15
 8011fca:	eef0 7a40 	vmov.f32	s15, s0
 8011fce:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011fd2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8011fd6:	ee15 2a90 	vmov	r2, s11
 8011fda:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011fde:	1a5b      	subs	r3, r3, r1
 8011fe0:	2b19      	cmp	r3, #25
 8011fe2:	dc04      	bgt.n	8011fee <__ieee754_rem_pio2f+0x17e>
 8011fe4:	edc4 5a00 	vstr	s11, [r4]
 8011fe8:	eeb0 0a66 	vmov.f32	s0, s13
 8011fec:	e7c6      	b.n	8011f7c <__ieee754_rem_pio2f+0x10c>
 8011fee:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80120d8 <__ieee754_rem_pio2f+0x268>
 8011ff2:	eeb0 0a66 	vmov.f32	s0, s13
 8011ff6:	eea6 0a25 	vfma.f32	s0, s12, s11
 8011ffa:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8011ffe:	eddf 6a37 	vldr	s13, [pc, #220]	; 80120dc <__ieee754_rem_pio2f+0x26c>
 8012002:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012006:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801200a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801200e:	ed84 7a00 	vstr	s14, [r4]
 8012012:	e7b3      	b.n	8011f7c <__ieee754_rem_pio2f+0x10c>
 8012014:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012018:	db06      	blt.n	8012028 <__ieee754_rem_pio2f+0x1b8>
 801201a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801201e:	edc0 7a01 	vstr	s15, [r0, #4]
 8012022:	edc0 7a00 	vstr	s15, [r0]
 8012026:	e733      	b.n	8011e90 <__ieee754_rem_pio2f+0x20>
 8012028:	15ea      	asrs	r2, r5, #23
 801202a:	3a86      	subs	r2, #134	; 0x86
 801202c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8012030:	ee07 3a90 	vmov	s15, r3
 8012034:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012038:	eddf 6a29 	vldr	s13, [pc, #164]	; 80120e0 <__ieee754_rem_pio2f+0x270>
 801203c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012040:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012044:	ed8d 7a03 	vstr	s14, [sp, #12]
 8012048:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801204c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012050:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012054:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012058:	ed8d 7a04 	vstr	s14, [sp, #16]
 801205c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012060:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012068:	edcd 7a05 	vstr	s15, [sp, #20]
 801206c:	d11e      	bne.n	80120ac <__ieee754_rem_pio2f+0x23c>
 801206e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8012072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012076:	bf14      	ite	ne
 8012078:	2302      	movne	r3, #2
 801207a:	2301      	moveq	r3, #1
 801207c:	4919      	ldr	r1, [pc, #100]	; (80120e4 <__ieee754_rem_pio2f+0x274>)
 801207e:	9101      	str	r1, [sp, #4]
 8012080:	2102      	movs	r1, #2
 8012082:	9100      	str	r1, [sp, #0]
 8012084:	a803      	add	r0, sp, #12
 8012086:	4621      	mov	r1, r4
 8012088:	f000 fd68 	bl	8012b5c <__kernel_rem_pio2f>
 801208c:	2e00      	cmp	r6, #0
 801208e:	f6bf af1c 	bge.w	8011eca <__ieee754_rem_pio2f+0x5a>
 8012092:	edd4 7a00 	vldr	s15, [r4]
 8012096:	eef1 7a67 	vneg.f32	s15, s15
 801209a:	edc4 7a00 	vstr	s15, [r4]
 801209e:	edd4 7a01 	vldr	s15, [r4, #4]
 80120a2:	eef1 7a67 	vneg.f32	s15, s15
 80120a6:	edc4 7a01 	vstr	s15, [r4, #4]
 80120aa:	e779      	b.n	8011fa0 <__ieee754_rem_pio2f+0x130>
 80120ac:	2303      	movs	r3, #3
 80120ae:	e7e5      	b.n	801207c <__ieee754_rem_pio2f+0x20c>
 80120b0:	3f490fd8 	.word	0x3f490fd8
 80120b4:	4016cbe3 	.word	0x4016cbe3
 80120b8:	3fc90f80 	.word	0x3fc90f80
 80120bc:	3fc90fd0 	.word	0x3fc90fd0
 80120c0:	37354443 	.word	0x37354443
 80120c4:	37354400 	.word	0x37354400
 80120c8:	2e85a308 	.word	0x2e85a308
 80120cc:	43490f80 	.word	0x43490f80
 80120d0:	3f22f984 	.word	0x3f22f984
 80120d4:	08016820 	.word	0x08016820
 80120d8:	2e85a300 	.word	0x2e85a300
 80120dc:	248d3132 	.word	0x248d3132
 80120e0:	43800000 	.word	0x43800000
 80120e4:	080168a0 	.word	0x080168a0

080120e8 <__ieee754_sqrtf>:
 80120e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80120ec:	4770      	bx	lr
	...

080120f0 <__kernel_cos>:
 80120f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120f4:	ec57 6b10 	vmov	r6, r7, d0
 80120f8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80120fc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8012100:	ed8d 1b00 	vstr	d1, [sp]
 8012104:	da07      	bge.n	8012116 <__kernel_cos+0x26>
 8012106:	ee10 0a10 	vmov	r0, s0
 801210a:	4639      	mov	r1, r7
 801210c:	f7ee fd24 	bl	8000b58 <__aeabi_d2iz>
 8012110:	2800      	cmp	r0, #0
 8012112:	f000 8088 	beq.w	8012226 <__kernel_cos+0x136>
 8012116:	4632      	mov	r2, r6
 8012118:	463b      	mov	r3, r7
 801211a:	4630      	mov	r0, r6
 801211c:	4639      	mov	r1, r7
 801211e:	f7ee fa6b 	bl	80005f8 <__aeabi_dmul>
 8012122:	4b51      	ldr	r3, [pc, #324]	; (8012268 <__kernel_cos+0x178>)
 8012124:	2200      	movs	r2, #0
 8012126:	4604      	mov	r4, r0
 8012128:	460d      	mov	r5, r1
 801212a:	f7ee fa65 	bl	80005f8 <__aeabi_dmul>
 801212e:	a340      	add	r3, pc, #256	; (adr r3, 8012230 <__kernel_cos+0x140>)
 8012130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012134:	4682      	mov	sl, r0
 8012136:	468b      	mov	fp, r1
 8012138:	4620      	mov	r0, r4
 801213a:	4629      	mov	r1, r5
 801213c:	f7ee fa5c 	bl	80005f8 <__aeabi_dmul>
 8012140:	a33d      	add	r3, pc, #244	; (adr r3, 8012238 <__kernel_cos+0x148>)
 8012142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012146:	f7ee f8a1 	bl	800028c <__adddf3>
 801214a:	4622      	mov	r2, r4
 801214c:	462b      	mov	r3, r5
 801214e:	f7ee fa53 	bl	80005f8 <__aeabi_dmul>
 8012152:	a33b      	add	r3, pc, #236	; (adr r3, 8012240 <__kernel_cos+0x150>)
 8012154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012158:	f7ee f896 	bl	8000288 <__aeabi_dsub>
 801215c:	4622      	mov	r2, r4
 801215e:	462b      	mov	r3, r5
 8012160:	f7ee fa4a 	bl	80005f8 <__aeabi_dmul>
 8012164:	a338      	add	r3, pc, #224	; (adr r3, 8012248 <__kernel_cos+0x158>)
 8012166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801216a:	f7ee f88f 	bl	800028c <__adddf3>
 801216e:	4622      	mov	r2, r4
 8012170:	462b      	mov	r3, r5
 8012172:	f7ee fa41 	bl	80005f8 <__aeabi_dmul>
 8012176:	a336      	add	r3, pc, #216	; (adr r3, 8012250 <__kernel_cos+0x160>)
 8012178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217c:	f7ee f884 	bl	8000288 <__aeabi_dsub>
 8012180:	4622      	mov	r2, r4
 8012182:	462b      	mov	r3, r5
 8012184:	f7ee fa38 	bl	80005f8 <__aeabi_dmul>
 8012188:	a333      	add	r3, pc, #204	; (adr r3, 8012258 <__kernel_cos+0x168>)
 801218a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218e:	f7ee f87d 	bl	800028c <__adddf3>
 8012192:	4622      	mov	r2, r4
 8012194:	462b      	mov	r3, r5
 8012196:	f7ee fa2f 	bl	80005f8 <__aeabi_dmul>
 801219a:	4622      	mov	r2, r4
 801219c:	462b      	mov	r3, r5
 801219e:	f7ee fa2b 	bl	80005f8 <__aeabi_dmul>
 80121a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80121a6:	4604      	mov	r4, r0
 80121a8:	460d      	mov	r5, r1
 80121aa:	4630      	mov	r0, r6
 80121ac:	4639      	mov	r1, r7
 80121ae:	f7ee fa23 	bl	80005f8 <__aeabi_dmul>
 80121b2:	460b      	mov	r3, r1
 80121b4:	4602      	mov	r2, r0
 80121b6:	4629      	mov	r1, r5
 80121b8:	4620      	mov	r0, r4
 80121ba:	f7ee f865 	bl	8000288 <__aeabi_dsub>
 80121be:	4b2b      	ldr	r3, [pc, #172]	; (801226c <__kernel_cos+0x17c>)
 80121c0:	4598      	cmp	r8, r3
 80121c2:	4606      	mov	r6, r0
 80121c4:	460f      	mov	r7, r1
 80121c6:	dc10      	bgt.n	80121ea <__kernel_cos+0xfa>
 80121c8:	4602      	mov	r2, r0
 80121ca:	460b      	mov	r3, r1
 80121cc:	4650      	mov	r0, sl
 80121ce:	4659      	mov	r1, fp
 80121d0:	f7ee f85a 	bl	8000288 <__aeabi_dsub>
 80121d4:	460b      	mov	r3, r1
 80121d6:	4926      	ldr	r1, [pc, #152]	; (8012270 <__kernel_cos+0x180>)
 80121d8:	4602      	mov	r2, r0
 80121da:	2000      	movs	r0, #0
 80121dc:	f7ee f854 	bl	8000288 <__aeabi_dsub>
 80121e0:	ec41 0b10 	vmov	d0, r0, r1
 80121e4:	b003      	add	sp, #12
 80121e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121ea:	4b22      	ldr	r3, [pc, #136]	; (8012274 <__kernel_cos+0x184>)
 80121ec:	4920      	ldr	r1, [pc, #128]	; (8012270 <__kernel_cos+0x180>)
 80121ee:	4598      	cmp	r8, r3
 80121f0:	bfcc      	ite	gt
 80121f2:	4d21      	ldrgt	r5, [pc, #132]	; (8012278 <__kernel_cos+0x188>)
 80121f4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80121f8:	2400      	movs	r4, #0
 80121fa:	4622      	mov	r2, r4
 80121fc:	462b      	mov	r3, r5
 80121fe:	2000      	movs	r0, #0
 8012200:	f7ee f842 	bl	8000288 <__aeabi_dsub>
 8012204:	4622      	mov	r2, r4
 8012206:	4680      	mov	r8, r0
 8012208:	4689      	mov	r9, r1
 801220a:	462b      	mov	r3, r5
 801220c:	4650      	mov	r0, sl
 801220e:	4659      	mov	r1, fp
 8012210:	f7ee f83a 	bl	8000288 <__aeabi_dsub>
 8012214:	4632      	mov	r2, r6
 8012216:	463b      	mov	r3, r7
 8012218:	f7ee f836 	bl	8000288 <__aeabi_dsub>
 801221c:	4602      	mov	r2, r0
 801221e:	460b      	mov	r3, r1
 8012220:	4640      	mov	r0, r8
 8012222:	4649      	mov	r1, r9
 8012224:	e7da      	b.n	80121dc <__kernel_cos+0xec>
 8012226:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8012260 <__kernel_cos+0x170>
 801222a:	e7db      	b.n	80121e4 <__kernel_cos+0xf4>
 801222c:	f3af 8000 	nop.w
 8012230:	be8838d4 	.word	0xbe8838d4
 8012234:	bda8fae9 	.word	0xbda8fae9
 8012238:	bdb4b1c4 	.word	0xbdb4b1c4
 801223c:	3e21ee9e 	.word	0x3e21ee9e
 8012240:	809c52ad 	.word	0x809c52ad
 8012244:	3e927e4f 	.word	0x3e927e4f
 8012248:	19cb1590 	.word	0x19cb1590
 801224c:	3efa01a0 	.word	0x3efa01a0
 8012250:	16c15177 	.word	0x16c15177
 8012254:	3f56c16c 	.word	0x3f56c16c
 8012258:	5555554c 	.word	0x5555554c
 801225c:	3fa55555 	.word	0x3fa55555
 8012260:	00000000 	.word	0x00000000
 8012264:	3ff00000 	.word	0x3ff00000
 8012268:	3fe00000 	.word	0x3fe00000
 801226c:	3fd33332 	.word	0x3fd33332
 8012270:	3ff00000 	.word	0x3ff00000
 8012274:	3fe90000 	.word	0x3fe90000
 8012278:	3fd20000 	.word	0x3fd20000
 801227c:	00000000 	.word	0x00000000

08012280 <__kernel_rem_pio2>:
 8012280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012284:	ed2d 8b02 	vpush	{d8}
 8012288:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801228c:	f112 0f14 	cmn.w	r2, #20
 8012290:	9308      	str	r3, [sp, #32]
 8012292:	9101      	str	r1, [sp, #4]
 8012294:	4bc4      	ldr	r3, [pc, #784]	; (80125a8 <__kernel_rem_pio2+0x328>)
 8012296:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012298:	900b      	str	r0, [sp, #44]	; 0x2c
 801229a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801229e:	9302      	str	r3, [sp, #8]
 80122a0:	9b08      	ldr	r3, [sp, #32]
 80122a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80122a6:	bfa8      	it	ge
 80122a8:	1ed4      	subge	r4, r2, #3
 80122aa:	9306      	str	r3, [sp, #24]
 80122ac:	bfb2      	itee	lt
 80122ae:	2400      	movlt	r4, #0
 80122b0:	2318      	movge	r3, #24
 80122b2:	fb94 f4f3 	sdivge	r4, r4, r3
 80122b6:	f06f 0317 	mvn.w	r3, #23
 80122ba:	fb04 3303 	mla	r3, r4, r3, r3
 80122be:	eb03 0a02 	add.w	sl, r3, r2
 80122c2:	9b02      	ldr	r3, [sp, #8]
 80122c4:	9a06      	ldr	r2, [sp, #24]
 80122c6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8012598 <__kernel_rem_pio2+0x318>
 80122ca:	eb03 0802 	add.w	r8, r3, r2
 80122ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80122d0:	1aa7      	subs	r7, r4, r2
 80122d2:	ae22      	add	r6, sp, #136	; 0x88
 80122d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80122d8:	2500      	movs	r5, #0
 80122da:	4545      	cmp	r5, r8
 80122dc:	dd13      	ble.n	8012306 <__kernel_rem_pio2+0x86>
 80122de:	9b08      	ldr	r3, [sp, #32]
 80122e0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8012598 <__kernel_rem_pio2+0x318>
 80122e4:	aa22      	add	r2, sp, #136	; 0x88
 80122e6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80122ea:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80122ee:	f04f 0800 	mov.w	r8, #0
 80122f2:	9b02      	ldr	r3, [sp, #8]
 80122f4:	4598      	cmp	r8, r3
 80122f6:	dc2f      	bgt.n	8012358 <__kernel_rem_pio2+0xd8>
 80122f8:	ed8d 8b04 	vstr	d8, [sp, #16]
 80122fc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8012300:	462f      	mov	r7, r5
 8012302:	2600      	movs	r6, #0
 8012304:	e01b      	b.n	801233e <__kernel_rem_pio2+0xbe>
 8012306:	42ef      	cmn	r7, r5
 8012308:	d407      	bmi.n	801231a <__kernel_rem_pio2+0x9a>
 801230a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801230e:	f7ee f909 	bl	8000524 <__aeabi_i2d>
 8012312:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012316:	3501      	adds	r5, #1
 8012318:	e7df      	b.n	80122da <__kernel_rem_pio2+0x5a>
 801231a:	ec51 0b18 	vmov	r0, r1, d8
 801231e:	e7f8      	b.n	8012312 <__kernel_rem_pio2+0x92>
 8012320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012324:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8012328:	f7ee f966 	bl	80005f8 <__aeabi_dmul>
 801232c:	4602      	mov	r2, r0
 801232e:	460b      	mov	r3, r1
 8012330:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012334:	f7ed ffaa 	bl	800028c <__adddf3>
 8012338:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801233c:	3601      	adds	r6, #1
 801233e:	9b06      	ldr	r3, [sp, #24]
 8012340:	429e      	cmp	r6, r3
 8012342:	f1a7 0708 	sub.w	r7, r7, #8
 8012346:	ddeb      	ble.n	8012320 <__kernel_rem_pio2+0xa0>
 8012348:	ed9d 7b04 	vldr	d7, [sp, #16]
 801234c:	f108 0801 	add.w	r8, r8, #1
 8012350:	ecab 7b02 	vstmia	fp!, {d7}
 8012354:	3508      	adds	r5, #8
 8012356:	e7cc      	b.n	80122f2 <__kernel_rem_pio2+0x72>
 8012358:	9b02      	ldr	r3, [sp, #8]
 801235a:	aa0e      	add	r2, sp, #56	; 0x38
 801235c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012360:	930d      	str	r3, [sp, #52]	; 0x34
 8012362:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012364:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012368:	9c02      	ldr	r4, [sp, #8]
 801236a:	930c      	str	r3, [sp, #48]	; 0x30
 801236c:	00e3      	lsls	r3, r4, #3
 801236e:	930a      	str	r3, [sp, #40]	; 0x28
 8012370:	ab9a      	add	r3, sp, #616	; 0x268
 8012372:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012376:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801237a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 801237e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012380:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8012384:	46c3      	mov	fp, r8
 8012386:	46a1      	mov	r9, r4
 8012388:	f1b9 0f00 	cmp.w	r9, #0
 801238c:	f1a5 0508 	sub.w	r5, r5, #8
 8012390:	dc77      	bgt.n	8012482 <__kernel_rem_pio2+0x202>
 8012392:	ec47 6b10 	vmov	d0, r6, r7
 8012396:	4650      	mov	r0, sl
 8012398:	f000 ff86 	bl	80132a8 <scalbn>
 801239c:	ec57 6b10 	vmov	r6, r7, d0
 80123a0:	2200      	movs	r2, #0
 80123a2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80123a6:	ee10 0a10 	vmov	r0, s0
 80123aa:	4639      	mov	r1, r7
 80123ac:	f7ee f924 	bl	80005f8 <__aeabi_dmul>
 80123b0:	ec41 0b10 	vmov	d0, r0, r1
 80123b4:	f000 fef8 	bl	80131a8 <floor>
 80123b8:	4b7c      	ldr	r3, [pc, #496]	; (80125ac <__kernel_rem_pio2+0x32c>)
 80123ba:	ec51 0b10 	vmov	r0, r1, d0
 80123be:	2200      	movs	r2, #0
 80123c0:	f7ee f91a 	bl	80005f8 <__aeabi_dmul>
 80123c4:	4602      	mov	r2, r0
 80123c6:	460b      	mov	r3, r1
 80123c8:	4630      	mov	r0, r6
 80123ca:	4639      	mov	r1, r7
 80123cc:	f7ed ff5c 	bl	8000288 <__aeabi_dsub>
 80123d0:	460f      	mov	r7, r1
 80123d2:	4606      	mov	r6, r0
 80123d4:	f7ee fbc0 	bl	8000b58 <__aeabi_d2iz>
 80123d8:	9004      	str	r0, [sp, #16]
 80123da:	f7ee f8a3 	bl	8000524 <__aeabi_i2d>
 80123de:	4602      	mov	r2, r0
 80123e0:	460b      	mov	r3, r1
 80123e2:	4630      	mov	r0, r6
 80123e4:	4639      	mov	r1, r7
 80123e6:	f7ed ff4f 	bl	8000288 <__aeabi_dsub>
 80123ea:	f1ba 0f00 	cmp.w	sl, #0
 80123ee:	4606      	mov	r6, r0
 80123f0:	460f      	mov	r7, r1
 80123f2:	dd6d      	ble.n	80124d0 <__kernel_rem_pio2+0x250>
 80123f4:	1e62      	subs	r2, r4, #1
 80123f6:	ab0e      	add	r3, sp, #56	; 0x38
 80123f8:	9d04      	ldr	r5, [sp, #16]
 80123fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80123fe:	f1ca 0118 	rsb	r1, sl, #24
 8012402:	fa40 f301 	asr.w	r3, r0, r1
 8012406:	441d      	add	r5, r3
 8012408:	408b      	lsls	r3, r1
 801240a:	1ac0      	subs	r0, r0, r3
 801240c:	ab0e      	add	r3, sp, #56	; 0x38
 801240e:	9504      	str	r5, [sp, #16]
 8012410:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012414:	f1ca 0317 	rsb	r3, sl, #23
 8012418:	fa40 fb03 	asr.w	fp, r0, r3
 801241c:	f1bb 0f00 	cmp.w	fp, #0
 8012420:	dd65      	ble.n	80124ee <__kernel_rem_pio2+0x26e>
 8012422:	9b04      	ldr	r3, [sp, #16]
 8012424:	2200      	movs	r2, #0
 8012426:	3301      	adds	r3, #1
 8012428:	9304      	str	r3, [sp, #16]
 801242a:	4615      	mov	r5, r2
 801242c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012430:	4294      	cmp	r4, r2
 8012432:	f300 809c 	bgt.w	801256e <__kernel_rem_pio2+0x2ee>
 8012436:	f1ba 0f00 	cmp.w	sl, #0
 801243a:	dd07      	ble.n	801244c <__kernel_rem_pio2+0x1cc>
 801243c:	f1ba 0f01 	cmp.w	sl, #1
 8012440:	f000 80c0 	beq.w	80125c4 <__kernel_rem_pio2+0x344>
 8012444:	f1ba 0f02 	cmp.w	sl, #2
 8012448:	f000 80c6 	beq.w	80125d8 <__kernel_rem_pio2+0x358>
 801244c:	f1bb 0f02 	cmp.w	fp, #2
 8012450:	d14d      	bne.n	80124ee <__kernel_rem_pio2+0x26e>
 8012452:	4632      	mov	r2, r6
 8012454:	463b      	mov	r3, r7
 8012456:	4956      	ldr	r1, [pc, #344]	; (80125b0 <__kernel_rem_pio2+0x330>)
 8012458:	2000      	movs	r0, #0
 801245a:	f7ed ff15 	bl	8000288 <__aeabi_dsub>
 801245e:	4606      	mov	r6, r0
 8012460:	460f      	mov	r7, r1
 8012462:	2d00      	cmp	r5, #0
 8012464:	d043      	beq.n	80124ee <__kernel_rem_pio2+0x26e>
 8012466:	4650      	mov	r0, sl
 8012468:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80125a0 <__kernel_rem_pio2+0x320>
 801246c:	f000 ff1c 	bl	80132a8 <scalbn>
 8012470:	4630      	mov	r0, r6
 8012472:	4639      	mov	r1, r7
 8012474:	ec53 2b10 	vmov	r2, r3, d0
 8012478:	f7ed ff06 	bl	8000288 <__aeabi_dsub>
 801247c:	4606      	mov	r6, r0
 801247e:	460f      	mov	r7, r1
 8012480:	e035      	b.n	80124ee <__kernel_rem_pio2+0x26e>
 8012482:	4b4c      	ldr	r3, [pc, #304]	; (80125b4 <__kernel_rem_pio2+0x334>)
 8012484:	2200      	movs	r2, #0
 8012486:	4630      	mov	r0, r6
 8012488:	4639      	mov	r1, r7
 801248a:	f7ee f8b5 	bl	80005f8 <__aeabi_dmul>
 801248e:	f7ee fb63 	bl	8000b58 <__aeabi_d2iz>
 8012492:	f7ee f847 	bl	8000524 <__aeabi_i2d>
 8012496:	4602      	mov	r2, r0
 8012498:	460b      	mov	r3, r1
 801249a:	ec43 2b18 	vmov	d8, r2, r3
 801249e:	4b46      	ldr	r3, [pc, #280]	; (80125b8 <__kernel_rem_pio2+0x338>)
 80124a0:	2200      	movs	r2, #0
 80124a2:	f7ee f8a9 	bl	80005f8 <__aeabi_dmul>
 80124a6:	4602      	mov	r2, r0
 80124a8:	460b      	mov	r3, r1
 80124aa:	4630      	mov	r0, r6
 80124ac:	4639      	mov	r1, r7
 80124ae:	f7ed feeb 	bl	8000288 <__aeabi_dsub>
 80124b2:	f7ee fb51 	bl	8000b58 <__aeabi_d2iz>
 80124b6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80124ba:	f84b 0b04 	str.w	r0, [fp], #4
 80124be:	ec51 0b18 	vmov	r0, r1, d8
 80124c2:	f7ed fee3 	bl	800028c <__adddf3>
 80124c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80124ca:	4606      	mov	r6, r0
 80124cc:	460f      	mov	r7, r1
 80124ce:	e75b      	b.n	8012388 <__kernel_rem_pio2+0x108>
 80124d0:	d106      	bne.n	80124e0 <__kernel_rem_pio2+0x260>
 80124d2:	1e63      	subs	r3, r4, #1
 80124d4:	aa0e      	add	r2, sp, #56	; 0x38
 80124d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80124da:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80124de:	e79d      	b.n	801241c <__kernel_rem_pio2+0x19c>
 80124e0:	4b36      	ldr	r3, [pc, #216]	; (80125bc <__kernel_rem_pio2+0x33c>)
 80124e2:	2200      	movs	r2, #0
 80124e4:	f7ee fb0e 	bl	8000b04 <__aeabi_dcmpge>
 80124e8:	2800      	cmp	r0, #0
 80124ea:	d13d      	bne.n	8012568 <__kernel_rem_pio2+0x2e8>
 80124ec:	4683      	mov	fp, r0
 80124ee:	2200      	movs	r2, #0
 80124f0:	2300      	movs	r3, #0
 80124f2:	4630      	mov	r0, r6
 80124f4:	4639      	mov	r1, r7
 80124f6:	f7ee fae7 	bl	8000ac8 <__aeabi_dcmpeq>
 80124fa:	2800      	cmp	r0, #0
 80124fc:	f000 80c0 	beq.w	8012680 <__kernel_rem_pio2+0x400>
 8012500:	1e65      	subs	r5, r4, #1
 8012502:	462b      	mov	r3, r5
 8012504:	2200      	movs	r2, #0
 8012506:	9902      	ldr	r1, [sp, #8]
 8012508:	428b      	cmp	r3, r1
 801250a:	da6c      	bge.n	80125e6 <__kernel_rem_pio2+0x366>
 801250c:	2a00      	cmp	r2, #0
 801250e:	f000 8089 	beq.w	8012624 <__kernel_rem_pio2+0x3a4>
 8012512:	ab0e      	add	r3, sp, #56	; 0x38
 8012514:	f1aa 0a18 	sub.w	sl, sl, #24
 8012518:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801251c:	2b00      	cmp	r3, #0
 801251e:	f000 80ad 	beq.w	801267c <__kernel_rem_pio2+0x3fc>
 8012522:	4650      	mov	r0, sl
 8012524:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80125a0 <__kernel_rem_pio2+0x320>
 8012528:	f000 febe 	bl	80132a8 <scalbn>
 801252c:	ab9a      	add	r3, sp, #616	; 0x268
 801252e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012532:	ec57 6b10 	vmov	r6, r7, d0
 8012536:	00ec      	lsls	r4, r5, #3
 8012538:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801253c:	46aa      	mov	sl, r5
 801253e:	f1ba 0f00 	cmp.w	sl, #0
 8012542:	f280 80d6 	bge.w	80126f2 <__kernel_rem_pio2+0x472>
 8012546:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8012598 <__kernel_rem_pio2+0x318>
 801254a:	462e      	mov	r6, r5
 801254c:	2e00      	cmp	r6, #0
 801254e:	f2c0 8104 	blt.w	801275a <__kernel_rem_pio2+0x4da>
 8012552:	ab72      	add	r3, sp, #456	; 0x1c8
 8012554:	ed8d 8b06 	vstr	d8, [sp, #24]
 8012558:	f8df a064 	ldr.w	sl, [pc, #100]	; 80125c0 <__kernel_rem_pio2+0x340>
 801255c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8012560:	f04f 0800 	mov.w	r8, #0
 8012564:	1baf      	subs	r7, r5, r6
 8012566:	e0ea      	b.n	801273e <__kernel_rem_pio2+0x4be>
 8012568:	f04f 0b02 	mov.w	fp, #2
 801256c:	e759      	b.n	8012422 <__kernel_rem_pio2+0x1a2>
 801256e:	f8d8 3000 	ldr.w	r3, [r8]
 8012572:	b955      	cbnz	r5, 801258a <__kernel_rem_pio2+0x30a>
 8012574:	b123      	cbz	r3, 8012580 <__kernel_rem_pio2+0x300>
 8012576:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801257a:	f8c8 3000 	str.w	r3, [r8]
 801257e:	2301      	movs	r3, #1
 8012580:	3201      	adds	r2, #1
 8012582:	f108 0804 	add.w	r8, r8, #4
 8012586:	461d      	mov	r5, r3
 8012588:	e752      	b.n	8012430 <__kernel_rem_pio2+0x1b0>
 801258a:	1acb      	subs	r3, r1, r3
 801258c:	f8c8 3000 	str.w	r3, [r8]
 8012590:	462b      	mov	r3, r5
 8012592:	e7f5      	b.n	8012580 <__kernel_rem_pio2+0x300>
 8012594:	f3af 8000 	nop.w
	...
 80125a4:	3ff00000 	.word	0x3ff00000
 80125a8:	08016bf8 	.word	0x08016bf8
 80125ac:	40200000 	.word	0x40200000
 80125b0:	3ff00000 	.word	0x3ff00000
 80125b4:	3e700000 	.word	0x3e700000
 80125b8:	41700000 	.word	0x41700000
 80125bc:	3fe00000 	.word	0x3fe00000
 80125c0:	08016bb8 	.word	0x08016bb8
 80125c4:	1e62      	subs	r2, r4, #1
 80125c6:	ab0e      	add	r3, sp, #56	; 0x38
 80125c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125cc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80125d0:	a90e      	add	r1, sp, #56	; 0x38
 80125d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80125d6:	e739      	b.n	801244c <__kernel_rem_pio2+0x1cc>
 80125d8:	1e62      	subs	r2, r4, #1
 80125da:	ab0e      	add	r3, sp, #56	; 0x38
 80125dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80125e4:	e7f4      	b.n	80125d0 <__kernel_rem_pio2+0x350>
 80125e6:	a90e      	add	r1, sp, #56	; 0x38
 80125e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80125ec:	3b01      	subs	r3, #1
 80125ee:	430a      	orrs	r2, r1
 80125f0:	e789      	b.n	8012506 <__kernel_rem_pio2+0x286>
 80125f2:	3301      	adds	r3, #1
 80125f4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80125f8:	2900      	cmp	r1, #0
 80125fa:	d0fa      	beq.n	80125f2 <__kernel_rem_pio2+0x372>
 80125fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80125fe:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8012602:	446a      	add	r2, sp
 8012604:	3a98      	subs	r2, #152	; 0x98
 8012606:	920a      	str	r2, [sp, #40]	; 0x28
 8012608:	9a08      	ldr	r2, [sp, #32]
 801260a:	18e3      	adds	r3, r4, r3
 801260c:	18a5      	adds	r5, r4, r2
 801260e:	aa22      	add	r2, sp, #136	; 0x88
 8012610:	f104 0801 	add.w	r8, r4, #1
 8012614:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8012618:	9304      	str	r3, [sp, #16]
 801261a:	9b04      	ldr	r3, [sp, #16]
 801261c:	4543      	cmp	r3, r8
 801261e:	da04      	bge.n	801262a <__kernel_rem_pio2+0x3aa>
 8012620:	461c      	mov	r4, r3
 8012622:	e6a3      	b.n	801236c <__kernel_rem_pio2+0xec>
 8012624:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012626:	2301      	movs	r3, #1
 8012628:	e7e4      	b.n	80125f4 <__kernel_rem_pio2+0x374>
 801262a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801262c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8012630:	f7ed ff78 	bl	8000524 <__aeabi_i2d>
 8012634:	e8e5 0102 	strd	r0, r1, [r5], #8
 8012638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801263a:	46ab      	mov	fp, r5
 801263c:	461c      	mov	r4, r3
 801263e:	f04f 0900 	mov.w	r9, #0
 8012642:	2600      	movs	r6, #0
 8012644:	2700      	movs	r7, #0
 8012646:	9b06      	ldr	r3, [sp, #24]
 8012648:	4599      	cmp	r9, r3
 801264a:	dd06      	ble.n	801265a <__kernel_rem_pio2+0x3da>
 801264c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801264e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8012652:	f108 0801 	add.w	r8, r8, #1
 8012656:	930a      	str	r3, [sp, #40]	; 0x28
 8012658:	e7df      	b.n	801261a <__kernel_rem_pio2+0x39a>
 801265a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801265e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012662:	f7ed ffc9 	bl	80005f8 <__aeabi_dmul>
 8012666:	4602      	mov	r2, r0
 8012668:	460b      	mov	r3, r1
 801266a:	4630      	mov	r0, r6
 801266c:	4639      	mov	r1, r7
 801266e:	f7ed fe0d 	bl	800028c <__adddf3>
 8012672:	f109 0901 	add.w	r9, r9, #1
 8012676:	4606      	mov	r6, r0
 8012678:	460f      	mov	r7, r1
 801267a:	e7e4      	b.n	8012646 <__kernel_rem_pio2+0x3c6>
 801267c:	3d01      	subs	r5, #1
 801267e:	e748      	b.n	8012512 <__kernel_rem_pio2+0x292>
 8012680:	ec47 6b10 	vmov	d0, r6, r7
 8012684:	f1ca 0000 	rsb	r0, sl, #0
 8012688:	f000 fe0e 	bl	80132a8 <scalbn>
 801268c:	ec57 6b10 	vmov	r6, r7, d0
 8012690:	4ba0      	ldr	r3, [pc, #640]	; (8012914 <__kernel_rem_pio2+0x694>)
 8012692:	ee10 0a10 	vmov	r0, s0
 8012696:	2200      	movs	r2, #0
 8012698:	4639      	mov	r1, r7
 801269a:	f7ee fa33 	bl	8000b04 <__aeabi_dcmpge>
 801269e:	b1f8      	cbz	r0, 80126e0 <__kernel_rem_pio2+0x460>
 80126a0:	4b9d      	ldr	r3, [pc, #628]	; (8012918 <__kernel_rem_pio2+0x698>)
 80126a2:	2200      	movs	r2, #0
 80126a4:	4630      	mov	r0, r6
 80126a6:	4639      	mov	r1, r7
 80126a8:	f7ed ffa6 	bl	80005f8 <__aeabi_dmul>
 80126ac:	f7ee fa54 	bl	8000b58 <__aeabi_d2iz>
 80126b0:	4680      	mov	r8, r0
 80126b2:	f7ed ff37 	bl	8000524 <__aeabi_i2d>
 80126b6:	4b97      	ldr	r3, [pc, #604]	; (8012914 <__kernel_rem_pio2+0x694>)
 80126b8:	2200      	movs	r2, #0
 80126ba:	f7ed ff9d 	bl	80005f8 <__aeabi_dmul>
 80126be:	460b      	mov	r3, r1
 80126c0:	4602      	mov	r2, r0
 80126c2:	4639      	mov	r1, r7
 80126c4:	4630      	mov	r0, r6
 80126c6:	f7ed fddf 	bl	8000288 <__aeabi_dsub>
 80126ca:	f7ee fa45 	bl	8000b58 <__aeabi_d2iz>
 80126ce:	1c65      	adds	r5, r4, #1
 80126d0:	ab0e      	add	r3, sp, #56	; 0x38
 80126d2:	f10a 0a18 	add.w	sl, sl, #24
 80126d6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80126da:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80126de:	e720      	b.n	8012522 <__kernel_rem_pio2+0x2a2>
 80126e0:	4630      	mov	r0, r6
 80126e2:	4639      	mov	r1, r7
 80126e4:	f7ee fa38 	bl	8000b58 <__aeabi_d2iz>
 80126e8:	ab0e      	add	r3, sp, #56	; 0x38
 80126ea:	4625      	mov	r5, r4
 80126ec:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80126f0:	e717      	b.n	8012522 <__kernel_rem_pio2+0x2a2>
 80126f2:	ab0e      	add	r3, sp, #56	; 0x38
 80126f4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80126f8:	f7ed ff14 	bl	8000524 <__aeabi_i2d>
 80126fc:	4632      	mov	r2, r6
 80126fe:	463b      	mov	r3, r7
 8012700:	f7ed ff7a 	bl	80005f8 <__aeabi_dmul>
 8012704:	4b84      	ldr	r3, [pc, #528]	; (8012918 <__kernel_rem_pio2+0x698>)
 8012706:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801270a:	2200      	movs	r2, #0
 801270c:	4630      	mov	r0, r6
 801270e:	4639      	mov	r1, r7
 8012710:	f7ed ff72 	bl	80005f8 <__aeabi_dmul>
 8012714:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012718:	4606      	mov	r6, r0
 801271a:	460f      	mov	r7, r1
 801271c:	e70f      	b.n	801253e <__kernel_rem_pio2+0x2be>
 801271e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8012722:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8012726:	f7ed ff67 	bl	80005f8 <__aeabi_dmul>
 801272a:	4602      	mov	r2, r0
 801272c:	460b      	mov	r3, r1
 801272e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012732:	f7ed fdab 	bl	800028c <__adddf3>
 8012736:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801273a:	f108 0801 	add.w	r8, r8, #1
 801273e:	9b02      	ldr	r3, [sp, #8]
 8012740:	4598      	cmp	r8, r3
 8012742:	dc01      	bgt.n	8012748 <__kernel_rem_pio2+0x4c8>
 8012744:	45b8      	cmp	r8, r7
 8012746:	ddea      	ble.n	801271e <__kernel_rem_pio2+0x49e>
 8012748:	ed9d 7b06 	vldr	d7, [sp, #24]
 801274c:	ab4a      	add	r3, sp, #296	; 0x128
 801274e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8012752:	ed87 7b00 	vstr	d7, [r7]
 8012756:	3e01      	subs	r6, #1
 8012758:	e6f8      	b.n	801254c <__kernel_rem_pio2+0x2cc>
 801275a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801275c:	2b02      	cmp	r3, #2
 801275e:	dc0b      	bgt.n	8012778 <__kernel_rem_pio2+0x4f8>
 8012760:	2b00      	cmp	r3, #0
 8012762:	dc35      	bgt.n	80127d0 <__kernel_rem_pio2+0x550>
 8012764:	d059      	beq.n	801281a <__kernel_rem_pio2+0x59a>
 8012766:	9b04      	ldr	r3, [sp, #16]
 8012768:	f003 0007 	and.w	r0, r3, #7
 801276c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012770:	ecbd 8b02 	vpop	{d8}
 8012774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012778:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801277a:	2b03      	cmp	r3, #3
 801277c:	d1f3      	bne.n	8012766 <__kernel_rem_pio2+0x4e6>
 801277e:	ab4a      	add	r3, sp, #296	; 0x128
 8012780:	4423      	add	r3, r4
 8012782:	9306      	str	r3, [sp, #24]
 8012784:	461c      	mov	r4, r3
 8012786:	469a      	mov	sl, r3
 8012788:	9502      	str	r5, [sp, #8]
 801278a:	9b02      	ldr	r3, [sp, #8]
 801278c:	2b00      	cmp	r3, #0
 801278e:	f1aa 0a08 	sub.w	sl, sl, #8
 8012792:	dc6b      	bgt.n	801286c <__kernel_rem_pio2+0x5ec>
 8012794:	46aa      	mov	sl, r5
 8012796:	f1ba 0f01 	cmp.w	sl, #1
 801279a:	f1a4 0408 	sub.w	r4, r4, #8
 801279e:	f300 8085 	bgt.w	80128ac <__kernel_rem_pio2+0x62c>
 80127a2:	9c06      	ldr	r4, [sp, #24]
 80127a4:	2000      	movs	r0, #0
 80127a6:	3408      	adds	r4, #8
 80127a8:	2100      	movs	r1, #0
 80127aa:	2d01      	cmp	r5, #1
 80127ac:	f300 809d 	bgt.w	80128ea <__kernel_rem_pio2+0x66a>
 80127b0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80127b4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80127b8:	f1bb 0f00 	cmp.w	fp, #0
 80127bc:	f040 809b 	bne.w	80128f6 <__kernel_rem_pio2+0x676>
 80127c0:	9b01      	ldr	r3, [sp, #4]
 80127c2:	e9c3 5600 	strd	r5, r6, [r3]
 80127c6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80127ca:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80127ce:	e7ca      	b.n	8012766 <__kernel_rem_pio2+0x4e6>
 80127d0:	3408      	adds	r4, #8
 80127d2:	ab4a      	add	r3, sp, #296	; 0x128
 80127d4:	441c      	add	r4, r3
 80127d6:	462e      	mov	r6, r5
 80127d8:	2000      	movs	r0, #0
 80127da:	2100      	movs	r1, #0
 80127dc:	2e00      	cmp	r6, #0
 80127de:	da36      	bge.n	801284e <__kernel_rem_pio2+0x5ce>
 80127e0:	f1bb 0f00 	cmp.w	fp, #0
 80127e4:	d039      	beq.n	801285a <__kernel_rem_pio2+0x5da>
 80127e6:	4602      	mov	r2, r0
 80127e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80127ec:	9c01      	ldr	r4, [sp, #4]
 80127ee:	e9c4 2300 	strd	r2, r3, [r4]
 80127f2:	4602      	mov	r2, r0
 80127f4:	460b      	mov	r3, r1
 80127f6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80127fa:	f7ed fd45 	bl	8000288 <__aeabi_dsub>
 80127fe:	ae4c      	add	r6, sp, #304	; 0x130
 8012800:	2401      	movs	r4, #1
 8012802:	42a5      	cmp	r5, r4
 8012804:	da2c      	bge.n	8012860 <__kernel_rem_pio2+0x5e0>
 8012806:	f1bb 0f00 	cmp.w	fp, #0
 801280a:	d002      	beq.n	8012812 <__kernel_rem_pio2+0x592>
 801280c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012810:	4619      	mov	r1, r3
 8012812:	9b01      	ldr	r3, [sp, #4]
 8012814:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012818:	e7a5      	b.n	8012766 <__kernel_rem_pio2+0x4e6>
 801281a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801281e:	eb0d 0403 	add.w	r4, sp, r3
 8012822:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012826:	2000      	movs	r0, #0
 8012828:	2100      	movs	r1, #0
 801282a:	2d00      	cmp	r5, #0
 801282c:	da09      	bge.n	8012842 <__kernel_rem_pio2+0x5c2>
 801282e:	f1bb 0f00 	cmp.w	fp, #0
 8012832:	d002      	beq.n	801283a <__kernel_rem_pio2+0x5ba>
 8012834:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012838:	4619      	mov	r1, r3
 801283a:	9b01      	ldr	r3, [sp, #4]
 801283c:	e9c3 0100 	strd	r0, r1, [r3]
 8012840:	e791      	b.n	8012766 <__kernel_rem_pio2+0x4e6>
 8012842:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012846:	f7ed fd21 	bl	800028c <__adddf3>
 801284a:	3d01      	subs	r5, #1
 801284c:	e7ed      	b.n	801282a <__kernel_rem_pio2+0x5aa>
 801284e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012852:	f7ed fd1b 	bl	800028c <__adddf3>
 8012856:	3e01      	subs	r6, #1
 8012858:	e7c0      	b.n	80127dc <__kernel_rem_pio2+0x55c>
 801285a:	4602      	mov	r2, r0
 801285c:	460b      	mov	r3, r1
 801285e:	e7c5      	b.n	80127ec <__kernel_rem_pio2+0x56c>
 8012860:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012864:	f7ed fd12 	bl	800028c <__adddf3>
 8012868:	3401      	adds	r4, #1
 801286a:	e7ca      	b.n	8012802 <__kernel_rem_pio2+0x582>
 801286c:	e9da 8900 	ldrd	r8, r9, [sl]
 8012870:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8012874:	9b02      	ldr	r3, [sp, #8]
 8012876:	3b01      	subs	r3, #1
 8012878:	9302      	str	r3, [sp, #8]
 801287a:	4632      	mov	r2, r6
 801287c:	463b      	mov	r3, r7
 801287e:	4640      	mov	r0, r8
 8012880:	4649      	mov	r1, r9
 8012882:	f7ed fd03 	bl	800028c <__adddf3>
 8012886:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801288a:	4602      	mov	r2, r0
 801288c:	460b      	mov	r3, r1
 801288e:	4640      	mov	r0, r8
 8012890:	4649      	mov	r1, r9
 8012892:	f7ed fcf9 	bl	8000288 <__aeabi_dsub>
 8012896:	4632      	mov	r2, r6
 8012898:	463b      	mov	r3, r7
 801289a:	f7ed fcf7 	bl	800028c <__adddf3>
 801289e:	ed9d 7b08 	vldr	d7, [sp, #32]
 80128a2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80128a6:	ed8a 7b00 	vstr	d7, [sl]
 80128aa:	e76e      	b.n	801278a <__kernel_rem_pio2+0x50a>
 80128ac:	e9d4 8900 	ldrd	r8, r9, [r4]
 80128b0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80128b4:	4640      	mov	r0, r8
 80128b6:	4632      	mov	r2, r6
 80128b8:	463b      	mov	r3, r7
 80128ba:	4649      	mov	r1, r9
 80128bc:	f7ed fce6 	bl	800028c <__adddf3>
 80128c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128c4:	4602      	mov	r2, r0
 80128c6:	460b      	mov	r3, r1
 80128c8:	4640      	mov	r0, r8
 80128ca:	4649      	mov	r1, r9
 80128cc:	f7ed fcdc 	bl	8000288 <__aeabi_dsub>
 80128d0:	4632      	mov	r2, r6
 80128d2:	463b      	mov	r3, r7
 80128d4:	f7ed fcda 	bl	800028c <__adddf3>
 80128d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80128dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80128e0:	ed84 7b00 	vstr	d7, [r4]
 80128e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80128e8:	e755      	b.n	8012796 <__kernel_rem_pio2+0x516>
 80128ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80128ee:	f7ed fccd 	bl	800028c <__adddf3>
 80128f2:	3d01      	subs	r5, #1
 80128f4:	e759      	b.n	80127aa <__kernel_rem_pio2+0x52a>
 80128f6:	9b01      	ldr	r3, [sp, #4]
 80128f8:	9a01      	ldr	r2, [sp, #4]
 80128fa:	601d      	str	r5, [r3, #0]
 80128fc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8012900:	605c      	str	r4, [r3, #4]
 8012902:	609f      	str	r7, [r3, #8]
 8012904:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8012908:	60d3      	str	r3, [r2, #12]
 801290a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801290e:	6110      	str	r0, [r2, #16]
 8012910:	6153      	str	r3, [r2, #20]
 8012912:	e728      	b.n	8012766 <__kernel_rem_pio2+0x4e6>
 8012914:	41700000 	.word	0x41700000
 8012918:	3e700000 	.word	0x3e700000
 801291c:	00000000 	.word	0x00000000

08012920 <__kernel_sin>:
 8012920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012924:	ed2d 8b04 	vpush	{d8-d9}
 8012928:	eeb0 8a41 	vmov.f32	s16, s2
 801292c:	eef0 8a61 	vmov.f32	s17, s3
 8012930:	ec55 4b10 	vmov	r4, r5, d0
 8012934:	b083      	sub	sp, #12
 8012936:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801293a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801293e:	9001      	str	r0, [sp, #4]
 8012940:	da06      	bge.n	8012950 <__kernel_sin+0x30>
 8012942:	ee10 0a10 	vmov	r0, s0
 8012946:	4629      	mov	r1, r5
 8012948:	f7ee f906 	bl	8000b58 <__aeabi_d2iz>
 801294c:	2800      	cmp	r0, #0
 801294e:	d051      	beq.n	80129f4 <__kernel_sin+0xd4>
 8012950:	4622      	mov	r2, r4
 8012952:	462b      	mov	r3, r5
 8012954:	4620      	mov	r0, r4
 8012956:	4629      	mov	r1, r5
 8012958:	f7ed fe4e 	bl	80005f8 <__aeabi_dmul>
 801295c:	4682      	mov	sl, r0
 801295e:	468b      	mov	fp, r1
 8012960:	4602      	mov	r2, r0
 8012962:	460b      	mov	r3, r1
 8012964:	4620      	mov	r0, r4
 8012966:	4629      	mov	r1, r5
 8012968:	f7ed fe46 	bl	80005f8 <__aeabi_dmul>
 801296c:	a341      	add	r3, pc, #260	; (adr r3, 8012a74 <__kernel_sin+0x154>)
 801296e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012972:	4680      	mov	r8, r0
 8012974:	4689      	mov	r9, r1
 8012976:	4650      	mov	r0, sl
 8012978:	4659      	mov	r1, fp
 801297a:	f7ed fe3d 	bl	80005f8 <__aeabi_dmul>
 801297e:	a33f      	add	r3, pc, #252	; (adr r3, 8012a7c <__kernel_sin+0x15c>)
 8012980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012984:	f7ed fc80 	bl	8000288 <__aeabi_dsub>
 8012988:	4652      	mov	r2, sl
 801298a:	465b      	mov	r3, fp
 801298c:	f7ed fe34 	bl	80005f8 <__aeabi_dmul>
 8012990:	a33c      	add	r3, pc, #240	; (adr r3, 8012a84 <__kernel_sin+0x164>)
 8012992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012996:	f7ed fc79 	bl	800028c <__adddf3>
 801299a:	4652      	mov	r2, sl
 801299c:	465b      	mov	r3, fp
 801299e:	f7ed fe2b 	bl	80005f8 <__aeabi_dmul>
 80129a2:	a33a      	add	r3, pc, #232	; (adr r3, 8012a8c <__kernel_sin+0x16c>)
 80129a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129a8:	f7ed fc6e 	bl	8000288 <__aeabi_dsub>
 80129ac:	4652      	mov	r2, sl
 80129ae:	465b      	mov	r3, fp
 80129b0:	f7ed fe22 	bl	80005f8 <__aeabi_dmul>
 80129b4:	a337      	add	r3, pc, #220	; (adr r3, 8012a94 <__kernel_sin+0x174>)
 80129b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ba:	f7ed fc67 	bl	800028c <__adddf3>
 80129be:	9b01      	ldr	r3, [sp, #4]
 80129c0:	4606      	mov	r6, r0
 80129c2:	460f      	mov	r7, r1
 80129c4:	b9eb      	cbnz	r3, 8012a02 <__kernel_sin+0xe2>
 80129c6:	4602      	mov	r2, r0
 80129c8:	460b      	mov	r3, r1
 80129ca:	4650      	mov	r0, sl
 80129cc:	4659      	mov	r1, fp
 80129ce:	f7ed fe13 	bl	80005f8 <__aeabi_dmul>
 80129d2:	a325      	add	r3, pc, #148	; (adr r3, 8012a68 <__kernel_sin+0x148>)
 80129d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129d8:	f7ed fc56 	bl	8000288 <__aeabi_dsub>
 80129dc:	4642      	mov	r2, r8
 80129de:	464b      	mov	r3, r9
 80129e0:	f7ed fe0a 	bl	80005f8 <__aeabi_dmul>
 80129e4:	4602      	mov	r2, r0
 80129e6:	460b      	mov	r3, r1
 80129e8:	4620      	mov	r0, r4
 80129ea:	4629      	mov	r1, r5
 80129ec:	f7ed fc4e 	bl	800028c <__adddf3>
 80129f0:	4604      	mov	r4, r0
 80129f2:	460d      	mov	r5, r1
 80129f4:	ec45 4b10 	vmov	d0, r4, r5
 80129f8:	b003      	add	sp, #12
 80129fa:	ecbd 8b04 	vpop	{d8-d9}
 80129fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a02:	4b1b      	ldr	r3, [pc, #108]	; (8012a70 <__kernel_sin+0x150>)
 8012a04:	ec51 0b18 	vmov	r0, r1, d8
 8012a08:	2200      	movs	r2, #0
 8012a0a:	f7ed fdf5 	bl	80005f8 <__aeabi_dmul>
 8012a0e:	4632      	mov	r2, r6
 8012a10:	ec41 0b19 	vmov	d9, r0, r1
 8012a14:	463b      	mov	r3, r7
 8012a16:	4640      	mov	r0, r8
 8012a18:	4649      	mov	r1, r9
 8012a1a:	f7ed fded 	bl	80005f8 <__aeabi_dmul>
 8012a1e:	4602      	mov	r2, r0
 8012a20:	460b      	mov	r3, r1
 8012a22:	ec51 0b19 	vmov	r0, r1, d9
 8012a26:	f7ed fc2f 	bl	8000288 <__aeabi_dsub>
 8012a2a:	4652      	mov	r2, sl
 8012a2c:	465b      	mov	r3, fp
 8012a2e:	f7ed fde3 	bl	80005f8 <__aeabi_dmul>
 8012a32:	ec53 2b18 	vmov	r2, r3, d8
 8012a36:	f7ed fc27 	bl	8000288 <__aeabi_dsub>
 8012a3a:	a30b      	add	r3, pc, #44	; (adr r3, 8012a68 <__kernel_sin+0x148>)
 8012a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a40:	4606      	mov	r6, r0
 8012a42:	460f      	mov	r7, r1
 8012a44:	4640      	mov	r0, r8
 8012a46:	4649      	mov	r1, r9
 8012a48:	f7ed fdd6 	bl	80005f8 <__aeabi_dmul>
 8012a4c:	4602      	mov	r2, r0
 8012a4e:	460b      	mov	r3, r1
 8012a50:	4630      	mov	r0, r6
 8012a52:	4639      	mov	r1, r7
 8012a54:	f7ed fc1a 	bl	800028c <__adddf3>
 8012a58:	4602      	mov	r2, r0
 8012a5a:	460b      	mov	r3, r1
 8012a5c:	4620      	mov	r0, r4
 8012a5e:	4629      	mov	r1, r5
 8012a60:	f7ed fc12 	bl	8000288 <__aeabi_dsub>
 8012a64:	e7c4      	b.n	80129f0 <__kernel_sin+0xd0>
 8012a66:	bf00      	nop
 8012a68:	55555549 	.word	0x55555549
 8012a6c:	3fc55555 	.word	0x3fc55555
 8012a70:	3fe00000 	.word	0x3fe00000
 8012a74:	5acfd57c 	.word	0x5acfd57c
 8012a78:	3de5d93a 	.word	0x3de5d93a
 8012a7c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012a80:	3e5ae5e6 	.word	0x3e5ae5e6
 8012a84:	57b1fe7d 	.word	0x57b1fe7d
 8012a88:	3ec71de3 	.word	0x3ec71de3
 8012a8c:	19c161d5 	.word	0x19c161d5
 8012a90:	3f2a01a0 	.word	0x3f2a01a0
 8012a94:	1110f8a6 	.word	0x1110f8a6
 8012a98:	3f811111 	.word	0x3f811111

08012a9c <__kernel_cosf>:
 8012a9c:	ee10 3a10 	vmov	r3, s0
 8012aa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012aa4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8012aa8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8012aac:	da05      	bge.n	8012aba <__kernel_cosf+0x1e>
 8012aae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012ab2:	ee17 2a90 	vmov	r2, s15
 8012ab6:	2a00      	cmp	r2, #0
 8012ab8:	d03d      	beq.n	8012b36 <__kernel_cosf+0x9a>
 8012aba:	ee60 5a00 	vmul.f32	s11, s0, s0
 8012abe:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8012b3c <__kernel_cosf+0xa0>
 8012ac2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8012b40 <__kernel_cosf+0xa4>
 8012ac6:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8012b44 <__kernel_cosf+0xa8>
 8012aca:	4a1f      	ldr	r2, [pc, #124]	; (8012b48 <__kernel_cosf+0xac>)
 8012acc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8012ad0:	4293      	cmp	r3, r2
 8012ad2:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8012b4c <__kernel_cosf+0xb0>
 8012ad6:	eee7 7a25 	vfma.f32	s15, s14, s11
 8012ada:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8012b50 <__kernel_cosf+0xb4>
 8012ade:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8012ae2:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8012b54 <__kernel_cosf+0xb8>
 8012ae6:	eee7 7a25 	vfma.f32	s15, s14, s11
 8012aea:	eeb0 7a66 	vmov.f32	s14, s13
 8012aee:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8012af2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8012af6:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8012afa:	ee67 6a25 	vmul.f32	s13, s14, s11
 8012afe:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8012b02:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012b06:	dc04      	bgt.n	8012b12 <__kernel_cosf+0x76>
 8012b08:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8012b0c:	ee36 0a47 	vsub.f32	s0, s12, s14
 8012b10:	4770      	bx	lr
 8012b12:	4a11      	ldr	r2, [pc, #68]	; (8012b58 <__kernel_cosf+0xbc>)
 8012b14:	4293      	cmp	r3, r2
 8012b16:	bfda      	itte	le
 8012b18:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8012b1c:	ee06 3a90 	vmovle	s13, r3
 8012b20:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8012b24:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012b28:	ee36 0a66 	vsub.f32	s0, s12, s13
 8012b2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b30:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012b34:	4770      	bx	lr
 8012b36:	eeb0 0a46 	vmov.f32	s0, s12
 8012b3a:	4770      	bx	lr
 8012b3c:	ad47d74e 	.word	0xad47d74e
 8012b40:	310f74f6 	.word	0x310f74f6
 8012b44:	3d2aaaab 	.word	0x3d2aaaab
 8012b48:	3e999999 	.word	0x3e999999
 8012b4c:	b493f27c 	.word	0xb493f27c
 8012b50:	37d00d01 	.word	0x37d00d01
 8012b54:	bab60b61 	.word	0xbab60b61
 8012b58:	3f480000 	.word	0x3f480000

08012b5c <__kernel_rem_pio2f>:
 8012b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b60:	ed2d 8b04 	vpush	{d8-d9}
 8012b64:	b0d9      	sub	sp, #356	; 0x164
 8012b66:	4688      	mov	r8, r1
 8012b68:	9002      	str	r0, [sp, #8]
 8012b6a:	49bb      	ldr	r1, [pc, #748]	; (8012e58 <__kernel_rem_pio2f+0x2fc>)
 8012b6c:	9866      	ldr	r0, [sp, #408]	; 0x198
 8012b6e:	9301      	str	r3, [sp, #4]
 8012b70:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8012b74:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8012b78:	1e59      	subs	r1, r3, #1
 8012b7a:	1d13      	adds	r3, r2, #4
 8012b7c:	db27      	blt.n	8012bce <__kernel_rem_pio2f+0x72>
 8012b7e:	f1b2 0b03 	subs.w	fp, r2, #3
 8012b82:	bf48      	it	mi
 8012b84:	f102 0b04 	addmi.w	fp, r2, #4
 8012b88:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8012b8c:	1c45      	adds	r5, r0, #1
 8012b8e:	00ec      	lsls	r4, r5, #3
 8012b90:	1a47      	subs	r7, r0, r1
 8012b92:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012b96:	9403      	str	r4, [sp, #12]
 8012b98:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8012b9c:	eb0a 0c01 	add.w	ip, sl, r1
 8012ba0:	ae1c      	add	r6, sp, #112	; 0x70
 8012ba2:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8012ba6:	2400      	movs	r4, #0
 8012ba8:	4564      	cmp	r4, ip
 8012baa:	dd12      	ble.n	8012bd2 <__kernel_rem_pio2f+0x76>
 8012bac:	9b01      	ldr	r3, [sp, #4]
 8012bae:	ac1c      	add	r4, sp, #112	; 0x70
 8012bb0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8012bb4:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8012bb8:	f04f 0c00 	mov.w	ip, #0
 8012bbc:	45d4      	cmp	ip, sl
 8012bbe:	dc27      	bgt.n	8012c10 <__kernel_rem_pio2f+0xb4>
 8012bc0:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8012bc4:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012bc8:	4627      	mov	r7, r4
 8012bca:	2600      	movs	r6, #0
 8012bcc:	e016      	b.n	8012bfc <__kernel_rem_pio2f+0xa0>
 8012bce:	2000      	movs	r0, #0
 8012bd0:	e7dc      	b.n	8012b8c <__kernel_rem_pio2f+0x30>
 8012bd2:	42e7      	cmn	r7, r4
 8012bd4:	bf5d      	ittte	pl
 8012bd6:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8012bda:	ee07 3a90 	vmovpl	s15, r3
 8012bde:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8012be2:	eef0 7a47 	vmovmi.f32	s15, s14
 8012be6:	ece6 7a01 	vstmia	r6!, {s15}
 8012bea:	3401      	adds	r4, #1
 8012bec:	e7dc      	b.n	8012ba8 <__kernel_rem_pio2f+0x4c>
 8012bee:	ecf9 6a01 	vldmia	r9!, {s13}
 8012bf2:	ed97 7a00 	vldr	s14, [r7]
 8012bf6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012bfa:	3601      	adds	r6, #1
 8012bfc:	428e      	cmp	r6, r1
 8012bfe:	f1a7 0704 	sub.w	r7, r7, #4
 8012c02:	ddf4      	ble.n	8012bee <__kernel_rem_pio2f+0x92>
 8012c04:	eceb 7a01 	vstmia	fp!, {s15}
 8012c08:	f10c 0c01 	add.w	ip, ip, #1
 8012c0c:	3404      	adds	r4, #4
 8012c0e:	e7d5      	b.n	8012bbc <__kernel_rem_pio2f+0x60>
 8012c10:	ab08      	add	r3, sp, #32
 8012c12:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8012c16:	eddf 8a93 	vldr	s17, [pc, #588]	; 8012e64 <__kernel_rem_pio2f+0x308>
 8012c1a:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8012e60 <__kernel_rem_pio2f+0x304>
 8012c1e:	9304      	str	r3, [sp, #16]
 8012c20:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8012c24:	4656      	mov	r6, sl
 8012c26:	00b3      	lsls	r3, r6, #2
 8012c28:	9305      	str	r3, [sp, #20]
 8012c2a:	ab58      	add	r3, sp, #352	; 0x160
 8012c2c:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8012c30:	ac08      	add	r4, sp, #32
 8012c32:	ab44      	add	r3, sp, #272	; 0x110
 8012c34:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8012c38:	46a4      	mov	ip, r4
 8012c3a:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8012c3e:	4637      	mov	r7, r6
 8012c40:	2f00      	cmp	r7, #0
 8012c42:	f1a0 0004 	sub.w	r0, r0, #4
 8012c46:	dc4f      	bgt.n	8012ce8 <__kernel_rem_pio2f+0x18c>
 8012c48:	4628      	mov	r0, r5
 8012c4a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8012c4e:	f000 fc07 	bl	8013460 <scalbnf>
 8012c52:	eeb0 8a40 	vmov.f32	s16, s0
 8012c56:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8012c5a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8012c5e:	f000 fbbd 	bl	80133dc <floorf>
 8012c62:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8012c66:	eea0 8a67 	vfms.f32	s16, s0, s15
 8012c6a:	2d00      	cmp	r5, #0
 8012c6c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012c70:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8012c74:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8012c78:	ee17 9a90 	vmov	r9, s15
 8012c7c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8012c80:	dd44      	ble.n	8012d0c <__kernel_rem_pio2f+0x1b0>
 8012c82:	f106 3cff 	add.w	ip, r6, #4294967295
 8012c86:	ab08      	add	r3, sp, #32
 8012c88:	f1c5 0e08 	rsb	lr, r5, #8
 8012c8c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8012c90:	fa47 f00e 	asr.w	r0, r7, lr
 8012c94:	4481      	add	r9, r0
 8012c96:	fa00 f00e 	lsl.w	r0, r0, lr
 8012c9a:	1a3f      	subs	r7, r7, r0
 8012c9c:	f1c5 0007 	rsb	r0, r5, #7
 8012ca0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8012ca4:	4107      	asrs	r7, r0
 8012ca6:	2f00      	cmp	r7, #0
 8012ca8:	dd3f      	ble.n	8012d2a <__kernel_rem_pio2f+0x1ce>
 8012caa:	f04f 0e00 	mov.w	lr, #0
 8012cae:	f109 0901 	add.w	r9, r9, #1
 8012cb2:	4673      	mov	r3, lr
 8012cb4:	4576      	cmp	r6, lr
 8012cb6:	dc6b      	bgt.n	8012d90 <__kernel_rem_pio2f+0x234>
 8012cb8:	2d00      	cmp	r5, #0
 8012cba:	dd04      	ble.n	8012cc6 <__kernel_rem_pio2f+0x16a>
 8012cbc:	2d01      	cmp	r5, #1
 8012cbe:	d078      	beq.n	8012db2 <__kernel_rem_pio2f+0x256>
 8012cc0:	2d02      	cmp	r5, #2
 8012cc2:	f000 8081 	beq.w	8012dc8 <__kernel_rem_pio2f+0x26c>
 8012cc6:	2f02      	cmp	r7, #2
 8012cc8:	d12f      	bne.n	8012d2a <__kernel_rem_pio2f+0x1ce>
 8012cca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012cce:	ee30 8a48 	vsub.f32	s16, s0, s16
 8012cd2:	b353      	cbz	r3, 8012d2a <__kernel_rem_pio2f+0x1ce>
 8012cd4:	4628      	mov	r0, r5
 8012cd6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8012cda:	f000 fbc1 	bl	8013460 <scalbnf>
 8012cde:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012ce2:	ee38 8a40 	vsub.f32	s16, s16, s0
 8012ce6:	e020      	b.n	8012d2a <__kernel_rem_pio2f+0x1ce>
 8012ce8:	ee60 7a28 	vmul.f32	s15, s0, s17
 8012cec:	3f01      	subs	r7, #1
 8012cee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012cf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cf6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8012cfa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012cfe:	ecac 0a01 	vstmia	ip!, {s0}
 8012d02:	ed90 0a00 	vldr	s0, [r0]
 8012d06:	ee37 0a80 	vadd.f32	s0, s15, s0
 8012d0a:	e799      	b.n	8012c40 <__kernel_rem_pio2f+0xe4>
 8012d0c:	d105      	bne.n	8012d1a <__kernel_rem_pio2f+0x1be>
 8012d0e:	1e70      	subs	r0, r6, #1
 8012d10:	ab08      	add	r3, sp, #32
 8012d12:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8012d16:	11ff      	asrs	r7, r7, #7
 8012d18:	e7c5      	b.n	8012ca6 <__kernel_rem_pio2f+0x14a>
 8012d1a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012d1e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d26:	da31      	bge.n	8012d8c <__kernel_rem_pio2f+0x230>
 8012d28:	2700      	movs	r7, #0
 8012d2a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d32:	f040 809b 	bne.w	8012e6c <__kernel_rem_pio2f+0x310>
 8012d36:	1e74      	subs	r4, r6, #1
 8012d38:	46a4      	mov	ip, r4
 8012d3a:	2000      	movs	r0, #0
 8012d3c:	45d4      	cmp	ip, sl
 8012d3e:	da4a      	bge.n	8012dd6 <__kernel_rem_pio2f+0x27a>
 8012d40:	2800      	cmp	r0, #0
 8012d42:	d07a      	beq.n	8012e3a <__kernel_rem_pio2f+0x2de>
 8012d44:	ab08      	add	r3, sp, #32
 8012d46:	3d08      	subs	r5, #8
 8012d48:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	f000 8081 	beq.w	8012e54 <__kernel_rem_pio2f+0x2f8>
 8012d52:	4628      	mov	r0, r5
 8012d54:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012d58:	00a5      	lsls	r5, r4, #2
 8012d5a:	f000 fb81 	bl	8013460 <scalbnf>
 8012d5e:	aa44      	add	r2, sp, #272	; 0x110
 8012d60:	1d2b      	adds	r3, r5, #4
 8012d62:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8012e64 <__kernel_rem_pio2f+0x308>
 8012d66:	18d1      	adds	r1, r2, r3
 8012d68:	4622      	mov	r2, r4
 8012d6a:	2a00      	cmp	r2, #0
 8012d6c:	f280 80ae 	bge.w	8012ecc <__kernel_rem_pio2f+0x370>
 8012d70:	4622      	mov	r2, r4
 8012d72:	2a00      	cmp	r2, #0
 8012d74:	f2c0 80cc 	blt.w	8012f10 <__kernel_rem_pio2f+0x3b4>
 8012d78:	a944      	add	r1, sp, #272	; 0x110
 8012d7a:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8012d7e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8012e5c <__kernel_rem_pio2f+0x300>
 8012d82:	eddf 7a39 	vldr	s15, [pc, #228]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012d86:	2000      	movs	r0, #0
 8012d88:	1aa1      	subs	r1, r4, r2
 8012d8a:	e0b6      	b.n	8012efa <__kernel_rem_pio2f+0x39e>
 8012d8c:	2702      	movs	r7, #2
 8012d8e:	e78c      	b.n	8012caa <__kernel_rem_pio2f+0x14e>
 8012d90:	6820      	ldr	r0, [r4, #0]
 8012d92:	b94b      	cbnz	r3, 8012da8 <__kernel_rem_pio2f+0x24c>
 8012d94:	b118      	cbz	r0, 8012d9e <__kernel_rem_pio2f+0x242>
 8012d96:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8012d9a:	6020      	str	r0, [r4, #0]
 8012d9c:	2001      	movs	r0, #1
 8012d9e:	f10e 0e01 	add.w	lr, lr, #1
 8012da2:	3404      	adds	r4, #4
 8012da4:	4603      	mov	r3, r0
 8012da6:	e785      	b.n	8012cb4 <__kernel_rem_pio2f+0x158>
 8012da8:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8012dac:	6020      	str	r0, [r4, #0]
 8012dae:	4618      	mov	r0, r3
 8012db0:	e7f5      	b.n	8012d9e <__kernel_rem_pio2f+0x242>
 8012db2:	1e74      	subs	r4, r6, #1
 8012db4:	a808      	add	r0, sp, #32
 8012db6:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8012dba:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8012dbe:	f10d 0c20 	add.w	ip, sp, #32
 8012dc2:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8012dc6:	e77e      	b.n	8012cc6 <__kernel_rem_pio2f+0x16a>
 8012dc8:	1e74      	subs	r4, r6, #1
 8012dca:	a808      	add	r0, sp, #32
 8012dcc:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8012dd0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8012dd4:	e7f3      	b.n	8012dbe <__kernel_rem_pio2f+0x262>
 8012dd6:	ab08      	add	r3, sp, #32
 8012dd8:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8012ddc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012de0:	4318      	orrs	r0, r3
 8012de2:	e7ab      	b.n	8012d3c <__kernel_rem_pio2f+0x1e0>
 8012de4:	f10c 0c01 	add.w	ip, ip, #1
 8012de8:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8012dec:	2c00      	cmp	r4, #0
 8012dee:	d0f9      	beq.n	8012de4 <__kernel_rem_pio2f+0x288>
 8012df0:	9b05      	ldr	r3, [sp, #20]
 8012df2:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8012df6:	eb0d 0003 	add.w	r0, sp, r3
 8012dfa:	9b01      	ldr	r3, [sp, #4]
 8012dfc:	18f4      	adds	r4, r6, r3
 8012dfe:	ab1c      	add	r3, sp, #112	; 0x70
 8012e00:	1c77      	adds	r7, r6, #1
 8012e02:	384c      	subs	r0, #76	; 0x4c
 8012e04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012e08:	4466      	add	r6, ip
 8012e0a:	42be      	cmp	r6, r7
 8012e0c:	f6ff af0b 	blt.w	8012c26 <__kernel_rem_pio2f+0xca>
 8012e10:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8012e14:	f8dd e008 	ldr.w	lr, [sp, #8]
 8012e18:	ee07 3a90 	vmov	s15, r3
 8012e1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012e20:	f04f 0c00 	mov.w	ip, #0
 8012e24:	ece4 7a01 	vstmia	r4!, {s15}
 8012e28:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012e2c:	46a1      	mov	r9, r4
 8012e2e:	458c      	cmp	ip, r1
 8012e30:	dd07      	ble.n	8012e42 <__kernel_rem_pio2f+0x2e6>
 8012e32:	ece0 7a01 	vstmia	r0!, {s15}
 8012e36:	3701      	adds	r7, #1
 8012e38:	e7e7      	b.n	8012e0a <__kernel_rem_pio2f+0x2ae>
 8012e3a:	9804      	ldr	r0, [sp, #16]
 8012e3c:	f04f 0c01 	mov.w	ip, #1
 8012e40:	e7d2      	b.n	8012de8 <__kernel_rem_pio2f+0x28c>
 8012e42:	ecfe 6a01 	vldmia	lr!, {s13}
 8012e46:	ed39 7a01 	vldmdb	r9!, {s14}
 8012e4a:	f10c 0c01 	add.w	ip, ip, #1
 8012e4e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012e52:	e7ec      	b.n	8012e2e <__kernel_rem_pio2f+0x2d2>
 8012e54:	3c01      	subs	r4, #1
 8012e56:	e775      	b.n	8012d44 <__kernel_rem_pio2f+0x1e8>
 8012e58:	08016c34 	.word	0x08016c34
 8012e5c:	08016c08 	.word	0x08016c08
 8012e60:	43800000 	.word	0x43800000
 8012e64:	3b800000 	.word	0x3b800000
 8012e68:	00000000 	.word	0x00000000
 8012e6c:	9b03      	ldr	r3, [sp, #12]
 8012e6e:	eeb0 0a48 	vmov.f32	s0, s16
 8012e72:	1a98      	subs	r0, r3, r2
 8012e74:	f000 faf4 	bl	8013460 <scalbnf>
 8012e78:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8012e60 <__kernel_rem_pio2f+0x304>
 8012e7c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e84:	db19      	blt.n	8012eba <__kernel_rem_pio2f+0x35e>
 8012e86:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8012e64 <__kernel_rem_pio2f+0x308>
 8012e8a:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012e8e:	aa08      	add	r2, sp, #32
 8012e90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012e94:	1c74      	adds	r4, r6, #1
 8012e96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012e9a:	3508      	adds	r5, #8
 8012e9c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012ea0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012ea4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012ea8:	ee10 3a10 	vmov	r3, s0
 8012eac:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8012eb0:	ee17 3a90 	vmov	r3, s15
 8012eb4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012eb8:	e74b      	b.n	8012d52 <__kernel_rem_pio2f+0x1f6>
 8012eba:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012ebe:	aa08      	add	r2, sp, #32
 8012ec0:	ee10 3a10 	vmov	r3, s0
 8012ec4:	4634      	mov	r4, r6
 8012ec6:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8012eca:	e742      	b.n	8012d52 <__kernel_rem_pio2f+0x1f6>
 8012ecc:	a808      	add	r0, sp, #32
 8012ece:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8012ed2:	9001      	str	r0, [sp, #4]
 8012ed4:	ee07 0a90 	vmov	s15, r0
 8012ed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012edc:	3a01      	subs	r2, #1
 8012ede:	ee67 7a80 	vmul.f32	s15, s15, s0
 8012ee2:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012ee6:	ed61 7a01 	vstmdb	r1!, {s15}
 8012eea:	e73e      	b.n	8012d6a <__kernel_rem_pio2f+0x20e>
 8012eec:	ecfc 6a01 	vldmia	ip!, {s13}
 8012ef0:	ecb6 7a01 	vldmia	r6!, {s14}
 8012ef4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012ef8:	3001      	adds	r0, #1
 8012efa:	4550      	cmp	r0, sl
 8012efc:	dc01      	bgt.n	8012f02 <__kernel_rem_pio2f+0x3a6>
 8012efe:	4288      	cmp	r0, r1
 8012f00:	ddf4      	ble.n	8012eec <__kernel_rem_pio2f+0x390>
 8012f02:	a858      	add	r0, sp, #352	; 0x160
 8012f04:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012f08:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8012f0c:	3a01      	subs	r2, #1
 8012f0e:	e730      	b.n	8012d72 <__kernel_rem_pio2f+0x216>
 8012f10:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8012f12:	2a02      	cmp	r2, #2
 8012f14:	dc09      	bgt.n	8012f2a <__kernel_rem_pio2f+0x3ce>
 8012f16:	2a00      	cmp	r2, #0
 8012f18:	dc2a      	bgt.n	8012f70 <__kernel_rem_pio2f+0x414>
 8012f1a:	d043      	beq.n	8012fa4 <__kernel_rem_pio2f+0x448>
 8012f1c:	f009 0007 	and.w	r0, r9, #7
 8012f20:	b059      	add	sp, #356	; 0x164
 8012f22:	ecbd 8b04 	vpop	{d8-d9}
 8012f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f2a:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8012f2c:	2b03      	cmp	r3, #3
 8012f2e:	d1f5      	bne.n	8012f1c <__kernel_rem_pio2f+0x3c0>
 8012f30:	ab30      	add	r3, sp, #192	; 0xc0
 8012f32:	442b      	add	r3, r5
 8012f34:	461a      	mov	r2, r3
 8012f36:	4619      	mov	r1, r3
 8012f38:	4620      	mov	r0, r4
 8012f3a:	2800      	cmp	r0, #0
 8012f3c:	f1a1 0104 	sub.w	r1, r1, #4
 8012f40:	dc51      	bgt.n	8012fe6 <__kernel_rem_pio2f+0x48a>
 8012f42:	4621      	mov	r1, r4
 8012f44:	2901      	cmp	r1, #1
 8012f46:	f1a2 0204 	sub.w	r2, r2, #4
 8012f4a:	dc5c      	bgt.n	8013006 <__kernel_rem_pio2f+0x4aa>
 8012f4c:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012f50:	3304      	adds	r3, #4
 8012f52:	2c01      	cmp	r4, #1
 8012f54:	dc67      	bgt.n	8013026 <__kernel_rem_pio2f+0x4ca>
 8012f56:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8012f5a:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8012f5e:	2f00      	cmp	r7, #0
 8012f60:	d167      	bne.n	8013032 <__kernel_rem_pio2f+0x4d6>
 8012f62:	edc8 6a00 	vstr	s13, [r8]
 8012f66:	ed88 7a01 	vstr	s14, [r8, #4]
 8012f6a:	edc8 7a02 	vstr	s15, [r8, #8]
 8012f6e:	e7d5      	b.n	8012f1c <__kernel_rem_pio2f+0x3c0>
 8012f70:	aa30      	add	r2, sp, #192	; 0xc0
 8012f72:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012f76:	4413      	add	r3, r2
 8012f78:	4622      	mov	r2, r4
 8012f7a:	2a00      	cmp	r2, #0
 8012f7c:	da24      	bge.n	8012fc8 <__kernel_rem_pio2f+0x46c>
 8012f7e:	b34f      	cbz	r7, 8012fd4 <__kernel_rem_pio2f+0x478>
 8012f80:	eef1 7a47 	vneg.f32	s15, s14
 8012f84:	edc8 7a00 	vstr	s15, [r8]
 8012f88:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8012f8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012f90:	aa31      	add	r2, sp, #196	; 0xc4
 8012f92:	2301      	movs	r3, #1
 8012f94:	429c      	cmp	r4, r3
 8012f96:	da20      	bge.n	8012fda <__kernel_rem_pio2f+0x47e>
 8012f98:	b10f      	cbz	r7, 8012f9e <__kernel_rem_pio2f+0x442>
 8012f9a:	eef1 7a67 	vneg.f32	s15, s15
 8012f9e:	edc8 7a01 	vstr	s15, [r8, #4]
 8012fa2:	e7bb      	b.n	8012f1c <__kernel_rem_pio2f+0x3c0>
 8012fa4:	aa30      	add	r2, sp, #192	; 0xc0
 8012fa6:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8012e68 <__kernel_rem_pio2f+0x30c>
 8012faa:	4413      	add	r3, r2
 8012fac:	2c00      	cmp	r4, #0
 8012fae:	da05      	bge.n	8012fbc <__kernel_rem_pio2f+0x460>
 8012fb0:	b10f      	cbz	r7, 8012fb6 <__kernel_rem_pio2f+0x45a>
 8012fb2:	eef1 7a67 	vneg.f32	s15, s15
 8012fb6:	edc8 7a00 	vstr	s15, [r8]
 8012fba:	e7af      	b.n	8012f1c <__kernel_rem_pio2f+0x3c0>
 8012fbc:	ed33 7a01 	vldmdb	r3!, {s14}
 8012fc0:	3c01      	subs	r4, #1
 8012fc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012fc6:	e7f1      	b.n	8012fac <__kernel_rem_pio2f+0x450>
 8012fc8:	ed73 7a01 	vldmdb	r3!, {s15}
 8012fcc:	3a01      	subs	r2, #1
 8012fce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012fd2:	e7d2      	b.n	8012f7a <__kernel_rem_pio2f+0x41e>
 8012fd4:	eef0 7a47 	vmov.f32	s15, s14
 8012fd8:	e7d4      	b.n	8012f84 <__kernel_rem_pio2f+0x428>
 8012fda:	ecb2 7a01 	vldmia	r2!, {s14}
 8012fde:	3301      	adds	r3, #1
 8012fe0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012fe4:	e7d6      	b.n	8012f94 <__kernel_rem_pio2f+0x438>
 8012fe6:	edd1 7a00 	vldr	s15, [r1]
 8012fea:	edd1 6a01 	vldr	s13, [r1, #4]
 8012fee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012ff2:	3801      	subs	r0, #1
 8012ff4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012ff8:	ed81 7a00 	vstr	s14, [r1]
 8012ffc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013000:	edc1 7a01 	vstr	s15, [r1, #4]
 8013004:	e799      	b.n	8012f3a <__kernel_rem_pio2f+0x3de>
 8013006:	edd2 7a00 	vldr	s15, [r2]
 801300a:	edd2 6a01 	vldr	s13, [r2, #4]
 801300e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013012:	3901      	subs	r1, #1
 8013014:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013018:	ed82 7a00 	vstr	s14, [r2]
 801301c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013020:	edc2 7a01 	vstr	s15, [r2, #4]
 8013024:	e78e      	b.n	8012f44 <__kernel_rem_pio2f+0x3e8>
 8013026:	ed33 7a01 	vldmdb	r3!, {s14}
 801302a:	3c01      	subs	r4, #1
 801302c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013030:	e78f      	b.n	8012f52 <__kernel_rem_pio2f+0x3f6>
 8013032:	eef1 6a66 	vneg.f32	s13, s13
 8013036:	eeb1 7a47 	vneg.f32	s14, s14
 801303a:	edc8 6a00 	vstr	s13, [r8]
 801303e:	ed88 7a01 	vstr	s14, [r8, #4]
 8013042:	eef1 7a67 	vneg.f32	s15, s15
 8013046:	e790      	b.n	8012f6a <__kernel_rem_pio2f+0x40e>

08013048 <__kernel_sinf>:
 8013048:	ee10 3a10 	vmov	r3, s0
 801304c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013050:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8013054:	da04      	bge.n	8013060 <__kernel_sinf+0x18>
 8013056:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801305a:	ee17 3a90 	vmov	r3, s15
 801305e:	b35b      	cbz	r3, 80130b8 <__kernel_sinf+0x70>
 8013060:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013064:	eddf 7a15 	vldr	s15, [pc, #84]	; 80130bc <__kernel_sinf+0x74>
 8013068:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80130c0 <__kernel_sinf+0x78>
 801306c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013070:	eddf 7a14 	vldr	s15, [pc, #80]	; 80130c4 <__kernel_sinf+0x7c>
 8013074:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013078:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80130c8 <__kernel_sinf+0x80>
 801307c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013080:	eddf 7a12 	vldr	s15, [pc, #72]	; 80130cc <__kernel_sinf+0x84>
 8013084:	ee60 6a07 	vmul.f32	s13, s0, s14
 8013088:	eee6 7a07 	vfma.f32	s15, s12, s14
 801308c:	b930      	cbnz	r0, 801309c <__kernel_sinf+0x54>
 801308e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80130d0 <__kernel_sinf+0x88>
 8013092:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013096:	eea6 0a26 	vfma.f32	s0, s12, s13
 801309a:	4770      	bx	lr
 801309c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80130a0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80130a4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80130a8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80130ac:	eddf 7a09 	vldr	s15, [pc, #36]	; 80130d4 <__kernel_sinf+0x8c>
 80130b0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80130b4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80130b8:	4770      	bx	lr
 80130ba:	bf00      	nop
 80130bc:	2f2ec9d3 	.word	0x2f2ec9d3
 80130c0:	b2d72f34 	.word	0xb2d72f34
 80130c4:	3638ef1b 	.word	0x3638ef1b
 80130c8:	b9500d01 	.word	0xb9500d01
 80130cc:	3c088889 	.word	0x3c088889
 80130d0:	be2aaaab 	.word	0xbe2aaaab
 80130d4:	3e2aaaab 	.word	0x3e2aaaab

080130d8 <with_errno>:
 80130d8:	b570      	push	{r4, r5, r6, lr}
 80130da:	4604      	mov	r4, r0
 80130dc:	460d      	mov	r5, r1
 80130de:	4616      	mov	r6, r2
 80130e0:	f000 fa30 	bl	8013544 <__errno>
 80130e4:	4629      	mov	r1, r5
 80130e6:	6006      	str	r6, [r0, #0]
 80130e8:	4620      	mov	r0, r4
 80130ea:	bd70      	pop	{r4, r5, r6, pc}

080130ec <xflow>:
 80130ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80130ee:	4614      	mov	r4, r2
 80130f0:	461d      	mov	r5, r3
 80130f2:	b108      	cbz	r0, 80130f8 <xflow+0xc>
 80130f4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80130f8:	e9cd 2300 	strd	r2, r3, [sp]
 80130fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013100:	4620      	mov	r0, r4
 8013102:	4629      	mov	r1, r5
 8013104:	f7ed fa78 	bl	80005f8 <__aeabi_dmul>
 8013108:	2222      	movs	r2, #34	; 0x22
 801310a:	b003      	add	sp, #12
 801310c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013110:	f7ff bfe2 	b.w	80130d8 <with_errno>

08013114 <__math_uflow>:
 8013114:	b508      	push	{r3, lr}
 8013116:	2200      	movs	r2, #0
 8013118:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801311c:	f7ff ffe6 	bl	80130ec <xflow>
 8013120:	ec41 0b10 	vmov	d0, r0, r1
 8013124:	bd08      	pop	{r3, pc}

08013126 <__math_oflow>:
 8013126:	b508      	push	{r3, lr}
 8013128:	2200      	movs	r2, #0
 801312a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801312e:	f7ff ffdd 	bl	80130ec <xflow>
 8013132:	ec41 0b10 	vmov	d0, r0, r1
 8013136:	bd08      	pop	{r3, pc}

08013138 <with_errnof>:
 8013138:	b513      	push	{r0, r1, r4, lr}
 801313a:	4604      	mov	r4, r0
 801313c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013140:	f000 fa00 	bl	8013544 <__errno>
 8013144:	ed9d 0a01 	vldr	s0, [sp, #4]
 8013148:	6004      	str	r4, [r0, #0]
 801314a:	b002      	add	sp, #8
 801314c:	bd10      	pop	{r4, pc}

0801314e <xflowf>:
 801314e:	b130      	cbz	r0, 801315e <xflowf+0x10>
 8013150:	eef1 7a40 	vneg.f32	s15, s0
 8013154:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013158:	2022      	movs	r0, #34	; 0x22
 801315a:	f7ff bfed 	b.w	8013138 <with_errnof>
 801315e:	eef0 7a40 	vmov.f32	s15, s0
 8013162:	e7f7      	b.n	8013154 <xflowf+0x6>

08013164 <__math_uflowf>:
 8013164:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801316c <__math_uflowf+0x8>
 8013168:	f7ff bff1 	b.w	801314e <xflowf>
 801316c:	10000000 	.word	0x10000000

08013170 <__math_oflowf>:
 8013170:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013178 <__math_oflowf+0x8>
 8013174:	f7ff bfeb 	b.w	801314e <xflowf>
 8013178:	70000000 	.word	0x70000000

0801317c <fabs>:
 801317c:	ec51 0b10 	vmov	r0, r1, d0
 8013180:	ee10 2a10 	vmov	r2, s0
 8013184:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013188:	ec43 2b10 	vmov	d0, r2, r3
 801318c:	4770      	bx	lr

0801318e <finite>:
 801318e:	b082      	sub	sp, #8
 8013190:	ed8d 0b00 	vstr	d0, [sp]
 8013194:	9801      	ldr	r0, [sp, #4]
 8013196:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801319a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801319e:	0fc0      	lsrs	r0, r0, #31
 80131a0:	b002      	add	sp, #8
 80131a2:	4770      	bx	lr
 80131a4:	0000      	movs	r0, r0
	...

080131a8 <floor>:
 80131a8:	ec51 0b10 	vmov	r0, r1, d0
 80131ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80131b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80131b8:	2e13      	cmp	r6, #19
 80131ba:	ee10 5a10 	vmov	r5, s0
 80131be:	ee10 8a10 	vmov	r8, s0
 80131c2:	460c      	mov	r4, r1
 80131c4:	dc32      	bgt.n	801322c <floor+0x84>
 80131c6:	2e00      	cmp	r6, #0
 80131c8:	da14      	bge.n	80131f4 <floor+0x4c>
 80131ca:	a333      	add	r3, pc, #204	; (adr r3, 8013298 <floor+0xf0>)
 80131cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131d0:	f7ed f85c 	bl	800028c <__adddf3>
 80131d4:	2200      	movs	r2, #0
 80131d6:	2300      	movs	r3, #0
 80131d8:	f7ed fc9e 	bl	8000b18 <__aeabi_dcmpgt>
 80131dc:	b138      	cbz	r0, 80131ee <floor+0x46>
 80131de:	2c00      	cmp	r4, #0
 80131e0:	da57      	bge.n	8013292 <floor+0xea>
 80131e2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80131e6:	431d      	orrs	r5, r3
 80131e8:	d001      	beq.n	80131ee <floor+0x46>
 80131ea:	4c2d      	ldr	r4, [pc, #180]	; (80132a0 <floor+0xf8>)
 80131ec:	2500      	movs	r5, #0
 80131ee:	4621      	mov	r1, r4
 80131f0:	4628      	mov	r0, r5
 80131f2:	e025      	b.n	8013240 <floor+0x98>
 80131f4:	4f2b      	ldr	r7, [pc, #172]	; (80132a4 <floor+0xfc>)
 80131f6:	4137      	asrs	r7, r6
 80131f8:	ea01 0307 	and.w	r3, r1, r7
 80131fc:	4303      	orrs	r3, r0
 80131fe:	d01f      	beq.n	8013240 <floor+0x98>
 8013200:	a325      	add	r3, pc, #148	; (adr r3, 8013298 <floor+0xf0>)
 8013202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013206:	f7ed f841 	bl	800028c <__adddf3>
 801320a:	2200      	movs	r2, #0
 801320c:	2300      	movs	r3, #0
 801320e:	f7ed fc83 	bl	8000b18 <__aeabi_dcmpgt>
 8013212:	2800      	cmp	r0, #0
 8013214:	d0eb      	beq.n	80131ee <floor+0x46>
 8013216:	2c00      	cmp	r4, #0
 8013218:	bfbe      	ittt	lt
 801321a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801321e:	fa43 f606 	asrlt.w	r6, r3, r6
 8013222:	19a4      	addlt	r4, r4, r6
 8013224:	ea24 0407 	bic.w	r4, r4, r7
 8013228:	2500      	movs	r5, #0
 801322a:	e7e0      	b.n	80131ee <floor+0x46>
 801322c:	2e33      	cmp	r6, #51	; 0x33
 801322e:	dd0b      	ble.n	8013248 <floor+0xa0>
 8013230:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013234:	d104      	bne.n	8013240 <floor+0x98>
 8013236:	ee10 2a10 	vmov	r2, s0
 801323a:	460b      	mov	r3, r1
 801323c:	f7ed f826 	bl	800028c <__adddf3>
 8013240:	ec41 0b10 	vmov	d0, r0, r1
 8013244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013248:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801324c:	f04f 33ff 	mov.w	r3, #4294967295
 8013250:	fa23 f707 	lsr.w	r7, r3, r7
 8013254:	4207      	tst	r7, r0
 8013256:	d0f3      	beq.n	8013240 <floor+0x98>
 8013258:	a30f      	add	r3, pc, #60	; (adr r3, 8013298 <floor+0xf0>)
 801325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801325e:	f7ed f815 	bl	800028c <__adddf3>
 8013262:	2200      	movs	r2, #0
 8013264:	2300      	movs	r3, #0
 8013266:	f7ed fc57 	bl	8000b18 <__aeabi_dcmpgt>
 801326a:	2800      	cmp	r0, #0
 801326c:	d0bf      	beq.n	80131ee <floor+0x46>
 801326e:	2c00      	cmp	r4, #0
 8013270:	da02      	bge.n	8013278 <floor+0xd0>
 8013272:	2e14      	cmp	r6, #20
 8013274:	d103      	bne.n	801327e <floor+0xd6>
 8013276:	3401      	adds	r4, #1
 8013278:	ea25 0507 	bic.w	r5, r5, r7
 801327c:	e7b7      	b.n	80131ee <floor+0x46>
 801327e:	2301      	movs	r3, #1
 8013280:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8013284:	fa03 f606 	lsl.w	r6, r3, r6
 8013288:	4435      	add	r5, r6
 801328a:	4545      	cmp	r5, r8
 801328c:	bf38      	it	cc
 801328e:	18e4      	addcc	r4, r4, r3
 8013290:	e7f2      	b.n	8013278 <floor+0xd0>
 8013292:	2500      	movs	r5, #0
 8013294:	462c      	mov	r4, r5
 8013296:	e7aa      	b.n	80131ee <floor+0x46>
 8013298:	8800759c 	.word	0x8800759c
 801329c:	7e37e43c 	.word	0x7e37e43c
 80132a0:	bff00000 	.word	0xbff00000
 80132a4:	000fffff 	.word	0x000fffff

080132a8 <scalbn>:
 80132a8:	b570      	push	{r4, r5, r6, lr}
 80132aa:	ec55 4b10 	vmov	r4, r5, d0
 80132ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80132b2:	4606      	mov	r6, r0
 80132b4:	462b      	mov	r3, r5
 80132b6:	b99a      	cbnz	r2, 80132e0 <scalbn+0x38>
 80132b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80132bc:	4323      	orrs	r3, r4
 80132be:	d036      	beq.n	801332e <scalbn+0x86>
 80132c0:	4b39      	ldr	r3, [pc, #228]	; (80133a8 <scalbn+0x100>)
 80132c2:	4629      	mov	r1, r5
 80132c4:	ee10 0a10 	vmov	r0, s0
 80132c8:	2200      	movs	r2, #0
 80132ca:	f7ed f995 	bl	80005f8 <__aeabi_dmul>
 80132ce:	4b37      	ldr	r3, [pc, #220]	; (80133ac <scalbn+0x104>)
 80132d0:	429e      	cmp	r6, r3
 80132d2:	4604      	mov	r4, r0
 80132d4:	460d      	mov	r5, r1
 80132d6:	da10      	bge.n	80132fa <scalbn+0x52>
 80132d8:	a32b      	add	r3, pc, #172	; (adr r3, 8013388 <scalbn+0xe0>)
 80132da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132de:	e03a      	b.n	8013356 <scalbn+0xae>
 80132e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80132e4:	428a      	cmp	r2, r1
 80132e6:	d10c      	bne.n	8013302 <scalbn+0x5a>
 80132e8:	ee10 2a10 	vmov	r2, s0
 80132ec:	4620      	mov	r0, r4
 80132ee:	4629      	mov	r1, r5
 80132f0:	f7ec ffcc 	bl	800028c <__adddf3>
 80132f4:	4604      	mov	r4, r0
 80132f6:	460d      	mov	r5, r1
 80132f8:	e019      	b.n	801332e <scalbn+0x86>
 80132fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80132fe:	460b      	mov	r3, r1
 8013300:	3a36      	subs	r2, #54	; 0x36
 8013302:	4432      	add	r2, r6
 8013304:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013308:	428a      	cmp	r2, r1
 801330a:	dd08      	ble.n	801331e <scalbn+0x76>
 801330c:	2d00      	cmp	r5, #0
 801330e:	a120      	add	r1, pc, #128	; (adr r1, 8013390 <scalbn+0xe8>)
 8013310:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013314:	da1c      	bge.n	8013350 <scalbn+0xa8>
 8013316:	a120      	add	r1, pc, #128	; (adr r1, 8013398 <scalbn+0xf0>)
 8013318:	e9d1 0100 	ldrd	r0, r1, [r1]
 801331c:	e018      	b.n	8013350 <scalbn+0xa8>
 801331e:	2a00      	cmp	r2, #0
 8013320:	dd08      	ble.n	8013334 <scalbn+0x8c>
 8013322:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013326:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801332a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801332e:	ec45 4b10 	vmov	d0, r4, r5
 8013332:	bd70      	pop	{r4, r5, r6, pc}
 8013334:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013338:	da19      	bge.n	801336e <scalbn+0xc6>
 801333a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801333e:	429e      	cmp	r6, r3
 8013340:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8013344:	dd0a      	ble.n	801335c <scalbn+0xb4>
 8013346:	a112      	add	r1, pc, #72	; (adr r1, 8013390 <scalbn+0xe8>)
 8013348:	e9d1 0100 	ldrd	r0, r1, [r1]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d1e2      	bne.n	8013316 <scalbn+0x6e>
 8013350:	a30f      	add	r3, pc, #60	; (adr r3, 8013390 <scalbn+0xe8>)
 8013352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013356:	f7ed f94f 	bl	80005f8 <__aeabi_dmul>
 801335a:	e7cb      	b.n	80132f4 <scalbn+0x4c>
 801335c:	a10a      	add	r1, pc, #40	; (adr r1, 8013388 <scalbn+0xe0>)
 801335e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013362:	2b00      	cmp	r3, #0
 8013364:	d0b8      	beq.n	80132d8 <scalbn+0x30>
 8013366:	a10e      	add	r1, pc, #56	; (adr r1, 80133a0 <scalbn+0xf8>)
 8013368:	e9d1 0100 	ldrd	r0, r1, [r1]
 801336c:	e7b4      	b.n	80132d8 <scalbn+0x30>
 801336e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013372:	3236      	adds	r2, #54	; 0x36
 8013374:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013378:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801337c:	4620      	mov	r0, r4
 801337e:	4b0c      	ldr	r3, [pc, #48]	; (80133b0 <scalbn+0x108>)
 8013380:	2200      	movs	r2, #0
 8013382:	e7e8      	b.n	8013356 <scalbn+0xae>
 8013384:	f3af 8000 	nop.w
 8013388:	c2f8f359 	.word	0xc2f8f359
 801338c:	01a56e1f 	.word	0x01a56e1f
 8013390:	8800759c 	.word	0x8800759c
 8013394:	7e37e43c 	.word	0x7e37e43c
 8013398:	8800759c 	.word	0x8800759c
 801339c:	fe37e43c 	.word	0xfe37e43c
 80133a0:	c2f8f359 	.word	0xc2f8f359
 80133a4:	81a56e1f 	.word	0x81a56e1f
 80133a8:	43500000 	.word	0x43500000
 80133ac:	ffff3cb0 	.word	0xffff3cb0
 80133b0:	3c900000 	.word	0x3c900000

080133b4 <fabsf>:
 80133b4:	ee10 3a10 	vmov	r3, s0
 80133b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80133bc:	ee00 3a10 	vmov	s0, r3
 80133c0:	4770      	bx	lr

080133c2 <finitef>:
 80133c2:	b082      	sub	sp, #8
 80133c4:	ed8d 0a01 	vstr	s0, [sp, #4]
 80133c8:	9801      	ldr	r0, [sp, #4]
 80133ca:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80133ce:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80133d2:	bfac      	ite	ge
 80133d4:	2000      	movge	r0, #0
 80133d6:	2001      	movlt	r0, #1
 80133d8:	b002      	add	sp, #8
 80133da:	4770      	bx	lr

080133dc <floorf>:
 80133dc:	ee10 3a10 	vmov	r3, s0
 80133e0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80133e4:	3a7f      	subs	r2, #127	; 0x7f
 80133e6:	2a16      	cmp	r2, #22
 80133e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80133ec:	dc2a      	bgt.n	8013444 <floorf+0x68>
 80133ee:	2a00      	cmp	r2, #0
 80133f0:	da11      	bge.n	8013416 <floorf+0x3a>
 80133f2:	eddf 7a18 	vldr	s15, [pc, #96]	; 8013454 <floorf+0x78>
 80133f6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80133fa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80133fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013402:	dd05      	ble.n	8013410 <floorf+0x34>
 8013404:	2b00      	cmp	r3, #0
 8013406:	da23      	bge.n	8013450 <floorf+0x74>
 8013408:	4a13      	ldr	r2, [pc, #76]	; (8013458 <floorf+0x7c>)
 801340a:	2900      	cmp	r1, #0
 801340c:	bf18      	it	ne
 801340e:	4613      	movne	r3, r2
 8013410:	ee00 3a10 	vmov	s0, r3
 8013414:	4770      	bx	lr
 8013416:	4911      	ldr	r1, [pc, #68]	; (801345c <floorf+0x80>)
 8013418:	4111      	asrs	r1, r2
 801341a:	420b      	tst	r3, r1
 801341c:	d0fa      	beq.n	8013414 <floorf+0x38>
 801341e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8013454 <floorf+0x78>
 8013422:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013426:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801342a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801342e:	ddef      	ble.n	8013410 <floorf+0x34>
 8013430:	2b00      	cmp	r3, #0
 8013432:	bfbe      	ittt	lt
 8013434:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8013438:	fa40 f202 	asrlt.w	r2, r0, r2
 801343c:	189b      	addlt	r3, r3, r2
 801343e:	ea23 0301 	bic.w	r3, r3, r1
 8013442:	e7e5      	b.n	8013410 <floorf+0x34>
 8013444:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013448:	d3e4      	bcc.n	8013414 <floorf+0x38>
 801344a:	ee30 0a00 	vadd.f32	s0, s0, s0
 801344e:	4770      	bx	lr
 8013450:	2300      	movs	r3, #0
 8013452:	e7dd      	b.n	8013410 <floorf+0x34>
 8013454:	7149f2ca 	.word	0x7149f2ca
 8013458:	bf800000 	.word	0xbf800000
 801345c:	007fffff 	.word	0x007fffff

08013460 <scalbnf>:
 8013460:	ee10 3a10 	vmov	r3, s0
 8013464:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8013468:	d025      	beq.n	80134b6 <scalbnf+0x56>
 801346a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801346e:	d302      	bcc.n	8013476 <scalbnf+0x16>
 8013470:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013474:	4770      	bx	lr
 8013476:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801347a:	d122      	bne.n	80134c2 <scalbnf+0x62>
 801347c:	4b2a      	ldr	r3, [pc, #168]	; (8013528 <scalbnf+0xc8>)
 801347e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801352c <scalbnf+0xcc>
 8013482:	4298      	cmp	r0, r3
 8013484:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013488:	db16      	blt.n	80134b8 <scalbnf+0x58>
 801348a:	ee10 3a10 	vmov	r3, s0
 801348e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013492:	3a19      	subs	r2, #25
 8013494:	4402      	add	r2, r0
 8013496:	2afe      	cmp	r2, #254	; 0xfe
 8013498:	dd15      	ble.n	80134c6 <scalbnf+0x66>
 801349a:	ee10 3a10 	vmov	r3, s0
 801349e:	eddf 7a24 	vldr	s15, [pc, #144]	; 8013530 <scalbnf+0xd0>
 80134a2:	eddf 6a24 	vldr	s13, [pc, #144]	; 8013534 <scalbnf+0xd4>
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	eeb0 7a67 	vmov.f32	s14, s15
 80134ac:	bfb8      	it	lt
 80134ae:	eef0 7a66 	vmovlt.f32	s15, s13
 80134b2:	ee27 0a27 	vmul.f32	s0, s14, s15
 80134b6:	4770      	bx	lr
 80134b8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8013538 <scalbnf+0xd8>
 80134bc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80134c0:	4770      	bx	lr
 80134c2:	0dd2      	lsrs	r2, r2, #23
 80134c4:	e7e6      	b.n	8013494 <scalbnf+0x34>
 80134c6:	2a00      	cmp	r2, #0
 80134c8:	dd06      	ble.n	80134d8 <scalbnf+0x78>
 80134ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80134ce:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80134d2:	ee00 3a10 	vmov	s0, r3
 80134d6:	4770      	bx	lr
 80134d8:	f112 0f16 	cmn.w	r2, #22
 80134dc:	da1a      	bge.n	8013514 <scalbnf+0xb4>
 80134de:	f24c 3350 	movw	r3, #50000	; 0xc350
 80134e2:	4298      	cmp	r0, r3
 80134e4:	ee10 3a10 	vmov	r3, s0
 80134e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80134ec:	dd0a      	ble.n	8013504 <scalbnf+0xa4>
 80134ee:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8013530 <scalbnf+0xd0>
 80134f2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8013534 <scalbnf+0xd4>
 80134f6:	eef0 7a40 	vmov.f32	s15, s0
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	bf18      	it	ne
 80134fe:	eeb0 0a47 	vmovne.f32	s0, s14
 8013502:	e7db      	b.n	80134bc <scalbnf+0x5c>
 8013504:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8013538 <scalbnf+0xd8>
 8013508:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801353c <scalbnf+0xdc>
 801350c:	eef0 7a40 	vmov.f32	s15, s0
 8013510:	2b00      	cmp	r3, #0
 8013512:	e7f3      	b.n	80134fc <scalbnf+0x9c>
 8013514:	3219      	adds	r2, #25
 8013516:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801351a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801351e:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013540 <scalbnf+0xe0>
 8013522:	ee07 3a10 	vmov	s14, r3
 8013526:	e7c4      	b.n	80134b2 <scalbnf+0x52>
 8013528:	ffff3cb0 	.word	0xffff3cb0
 801352c:	4c000000 	.word	0x4c000000
 8013530:	7149f2ca 	.word	0x7149f2ca
 8013534:	f149f2ca 	.word	0xf149f2ca
 8013538:	0da24260 	.word	0x0da24260
 801353c:	8da24260 	.word	0x8da24260
 8013540:	33000000 	.word	0x33000000

08013544 <__errno>:
 8013544:	4b01      	ldr	r3, [pc, #4]	; (801354c <__errno+0x8>)
 8013546:	6818      	ldr	r0, [r3, #0]
 8013548:	4770      	bx	lr
 801354a:	bf00      	nop
 801354c:	20000088 	.word	0x20000088

08013550 <__libc_init_array>:
 8013550:	b570      	push	{r4, r5, r6, lr}
 8013552:	4d0d      	ldr	r5, [pc, #52]	; (8013588 <__libc_init_array+0x38>)
 8013554:	4c0d      	ldr	r4, [pc, #52]	; (801358c <__libc_init_array+0x3c>)
 8013556:	1b64      	subs	r4, r4, r5
 8013558:	10a4      	asrs	r4, r4, #2
 801355a:	2600      	movs	r6, #0
 801355c:	42a6      	cmp	r6, r4
 801355e:	d109      	bne.n	8013574 <__libc_init_array+0x24>
 8013560:	4d0b      	ldr	r5, [pc, #44]	; (8013590 <__libc_init_array+0x40>)
 8013562:	4c0c      	ldr	r4, [pc, #48]	; (8013594 <__libc_init_array+0x44>)
 8013564:	f001 fa18 	bl	8014998 <_init>
 8013568:	1b64      	subs	r4, r4, r5
 801356a:	10a4      	asrs	r4, r4, #2
 801356c:	2600      	movs	r6, #0
 801356e:	42a6      	cmp	r6, r4
 8013570:	d105      	bne.n	801357e <__libc_init_array+0x2e>
 8013572:	bd70      	pop	{r4, r5, r6, pc}
 8013574:	f855 3b04 	ldr.w	r3, [r5], #4
 8013578:	4798      	blx	r3
 801357a:	3601      	adds	r6, #1
 801357c:	e7ee      	b.n	801355c <__libc_init_array+0xc>
 801357e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013582:	4798      	blx	r3
 8013584:	3601      	adds	r6, #1
 8013586:	e7f2      	b.n	801356e <__libc_init_array+0x1e>
 8013588:	08016ce0 	.word	0x08016ce0
 801358c:	08016ce0 	.word	0x08016ce0
 8013590:	08016ce0 	.word	0x08016ce0
 8013594:	08016ce4 	.word	0x08016ce4

08013598 <malloc>:
 8013598:	4b02      	ldr	r3, [pc, #8]	; (80135a4 <malloc+0xc>)
 801359a:	4601      	mov	r1, r0
 801359c:	6818      	ldr	r0, [r3, #0]
 801359e:	f000 b87f 	b.w	80136a0 <_malloc_r>
 80135a2:	bf00      	nop
 80135a4:	20000088 	.word	0x20000088

080135a8 <free>:
 80135a8:	4b02      	ldr	r3, [pc, #8]	; (80135b4 <free+0xc>)
 80135aa:	4601      	mov	r1, r0
 80135ac:	6818      	ldr	r0, [r3, #0]
 80135ae:	f000 b80b 	b.w	80135c8 <_free_r>
 80135b2:	bf00      	nop
 80135b4:	20000088 	.word	0x20000088

080135b8 <memset>:
 80135b8:	4402      	add	r2, r0
 80135ba:	4603      	mov	r3, r0
 80135bc:	4293      	cmp	r3, r2
 80135be:	d100      	bne.n	80135c2 <memset+0xa>
 80135c0:	4770      	bx	lr
 80135c2:	f803 1b01 	strb.w	r1, [r3], #1
 80135c6:	e7f9      	b.n	80135bc <memset+0x4>

080135c8 <_free_r>:
 80135c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80135ca:	2900      	cmp	r1, #0
 80135cc:	d044      	beq.n	8013658 <_free_r+0x90>
 80135ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80135d2:	9001      	str	r0, [sp, #4]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	f1a1 0404 	sub.w	r4, r1, #4
 80135da:	bfb8      	it	lt
 80135dc:	18e4      	addlt	r4, r4, r3
 80135de:	f000 fc79 	bl	8013ed4 <__malloc_lock>
 80135e2:	4a1e      	ldr	r2, [pc, #120]	; (801365c <_free_r+0x94>)
 80135e4:	9801      	ldr	r0, [sp, #4]
 80135e6:	6813      	ldr	r3, [r2, #0]
 80135e8:	b933      	cbnz	r3, 80135f8 <_free_r+0x30>
 80135ea:	6063      	str	r3, [r4, #4]
 80135ec:	6014      	str	r4, [r2, #0]
 80135ee:	b003      	add	sp, #12
 80135f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80135f4:	f000 bc74 	b.w	8013ee0 <__malloc_unlock>
 80135f8:	42a3      	cmp	r3, r4
 80135fa:	d908      	bls.n	801360e <_free_r+0x46>
 80135fc:	6825      	ldr	r5, [r4, #0]
 80135fe:	1961      	adds	r1, r4, r5
 8013600:	428b      	cmp	r3, r1
 8013602:	bf01      	itttt	eq
 8013604:	6819      	ldreq	r1, [r3, #0]
 8013606:	685b      	ldreq	r3, [r3, #4]
 8013608:	1949      	addeq	r1, r1, r5
 801360a:	6021      	streq	r1, [r4, #0]
 801360c:	e7ed      	b.n	80135ea <_free_r+0x22>
 801360e:	461a      	mov	r2, r3
 8013610:	685b      	ldr	r3, [r3, #4]
 8013612:	b10b      	cbz	r3, 8013618 <_free_r+0x50>
 8013614:	42a3      	cmp	r3, r4
 8013616:	d9fa      	bls.n	801360e <_free_r+0x46>
 8013618:	6811      	ldr	r1, [r2, #0]
 801361a:	1855      	adds	r5, r2, r1
 801361c:	42a5      	cmp	r5, r4
 801361e:	d10b      	bne.n	8013638 <_free_r+0x70>
 8013620:	6824      	ldr	r4, [r4, #0]
 8013622:	4421      	add	r1, r4
 8013624:	1854      	adds	r4, r2, r1
 8013626:	42a3      	cmp	r3, r4
 8013628:	6011      	str	r1, [r2, #0]
 801362a:	d1e0      	bne.n	80135ee <_free_r+0x26>
 801362c:	681c      	ldr	r4, [r3, #0]
 801362e:	685b      	ldr	r3, [r3, #4]
 8013630:	6053      	str	r3, [r2, #4]
 8013632:	4421      	add	r1, r4
 8013634:	6011      	str	r1, [r2, #0]
 8013636:	e7da      	b.n	80135ee <_free_r+0x26>
 8013638:	d902      	bls.n	8013640 <_free_r+0x78>
 801363a:	230c      	movs	r3, #12
 801363c:	6003      	str	r3, [r0, #0]
 801363e:	e7d6      	b.n	80135ee <_free_r+0x26>
 8013640:	6825      	ldr	r5, [r4, #0]
 8013642:	1961      	adds	r1, r4, r5
 8013644:	428b      	cmp	r3, r1
 8013646:	bf04      	itt	eq
 8013648:	6819      	ldreq	r1, [r3, #0]
 801364a:	685b      	ldreq	r3, [r3, #4]
 801364c:	6063      	str	r3, [r4, #4]
 801364e:	bf04      	itt	eq
 8013650:	1949      	addeq	r1, r1, r5
 8013652:	6021      	streq	r1, [r4, #0]
 8013654:	6054      	str	r4, [r2, #4]
 8013656:	e7ca      	b.n	80135ee <_free_r+0x26>
 8013658:	b003      	add	sp, #12
 801365a:	bd30      	pop	{r4, r5, pc}
 801365c:	20005a50 	.word	0x20005a50

08013660 <sbrk_aligned>:
 8013660:	b570      	push	{r4, r5, r6, lr}
 8013662:	4e0e      	ldr	r6, [pc, #56]	; (801369c <sbrk_aligned+0x3c>)
 8013664:	460c      	mov	r4, r1
 8013666:	6831      	ldr	r1, [r6, #0]
 8013668:	4605      	mov	r5, r0
 801366a:	b911      	cbnz	r1, 8013672 <sbrk_aligned+0x12>
 801366c:	f000 f91a 	bl	80138a4 <_sbrk_r>
 8013670:	6030      	str	r0, [r6, #0]
 8013672:	4621      	mov	r1, r4
 8013674:	4628      	mov	r0, r5
 8013676:	f000 f915 	bl	80138a4 <_sbrk_r>
 801367a:	1c43      	adds	r3, r0, #1
 801367c:	d00a      	beq.n	8013694 <sbrk_aligned+0x34>
 801367e:	1cc4      	adds	r4, r0, #3
 8013680:	f024 0403 	bic.w	r4, r4, #3
 8013684:	42a0      	cmp	r0, r4
 8013686:	d007      	beq.n	8013698 <sbrk_aligned+0x38>
 8013688:	1a21      	subs	r1, r4, r0
 801368a:	4628      	mov	r0, r5
 801368c:	f000 f90a 	bl	80138a4 <_sbrk_r>
 8013690:	3001      	adds	r0, #1
 8013692:	d101      	bne.n	8013698 <sbrk_aligned+0x38>
 8013694:	f04f 34ff 	mov.w	r4, #4294967295
 8013698:	4620      	mov	r0, r4
 801369a:	bd70      	pop	{r4, r5, r6, pc}
 801369c:	20005a54 	.word	0x20005a54

080136a0 <_malloc_r>:
 80136a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136a4:	1ccd      	adds	r5, r1, #3
 80136a6:	f025 0503 	bic.w	r5, r5, #3
 80136aa:	3508      	adds	r5, #8
 80136ac:	2d0c      	cmp	r5, #12
 80136ae:	bf38      	it	cc
 80136b0:	250c      	movcc	r5, #12
 80136b2:	2d00      	cmp	r5, #0
 80136b4:	4607      	mov	r7, r0
 80136b6:	db01      	blt.n	80136bc <_malloc_r+0x1c>
 80136b8:	42a9      	cmp	r1, r5
 80136ba:	d905      	bls.n	80136c8 <_malloc_r+0x28>
 80136bc:	230c      	movs	r3, #12
 80136be:	603b      	str	r3, [r7, #0]
 80136c0:	2600      	movs	r6, #0
 80136c2:	4630      	mov	r0, r6
 80136c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136c8:	4e2e      	ldr	r6, [pc, #184]	; (8013784 <_malloc_r+0xe4>)
 80136ca:	f000 fc03 	bl	8013ed4 <__malloc_lock>
 80136ce:	6833      	ldr	r3, [r6, #0]
 80136d0:	461c      	mov	r4, r3
 80136d2:	bb34      	cbnz	r4, 8013722 <_malloc_r+0x82>
 80136d4:	4629      	mov	r1, r5
 80136d6:	4638      	mov	r0, r7
 80136d8:	f7ff ffc2 	bl	8013660 <sbrk_aligned>
 80136dc:	1c43      	adds	r3, r0, #1
 80136de:	4604      	mov	r4, r0
 80136e0:	d14d      	bne.n	801377e <_malloc_r+0xde>
 80136e2:	6834      	ldr	r4, [r6, #0]
 80136e4:	4626      	mov	r6, r4
 80136e6:	2e00      	cmp	r6, #0
 80136e8:	d140      	bne.n	801376c <_malloc_r+0xcc>
 80136ea:	6823      	ldr	r3, [r4, #0]
 80136ec:	4631      	mov	r1, r6
 80136ee:	4638      	mov	r0, r7
 80136f0:	eb04 0803 	add.w	r8, r4, r3
 80136f4:	f000 f8d6 	bl	80138a4 <_sbrk_r>
 80136f8:	4580      	cmp	r8, r0
 80136fa:	d13a      	bne.n	8013772 <_malloc_r+0xd2>
 80136fc:	6821      	ldr	r1, [r4, #0]
 80136fe:	3503      	adds	r5, #3
 8013700:	1a6d      	subs	r5, r5, r1
 8013702:	f025 0503 	bic.w	r5, r5, #3
 8013706:	3508      	adds	r5, #8
 8013708:	2d0c      	cmp	r5, #12
 801370a:	bf38      	it	cc
 801370c:	250c      	movcc	r5, #12
 801370e:	4629      	mov	r1, r5
 8013710:	4638      	mov	r0, r7
 8013712:	f7ff ffa5 	bl	8013660 <sbrk_aligned>
 8013716:	3001      	adds	r0, #1
 8013718:	d02b      	beq.n	8013772 <_malloc_r+0xd2>
 801371a:	6823      	ldr	r3, [r4, #0]
 801371c:	442b      	add	r3, r5
 801371e:	6023      	str	r3, [r4, #0]
 8013720:	e00e      	b.n	8013740 <_malloc_r+0xa0>
 8013722:	6822      	ldr	r2, [r4, #0]
 8013724:	1b52      	subs	r2, r2, r5
 8013726:	d41e      	bmi.n	8013766 <_malloc_r+0xc6>
 8013728:	2a0b      	cmp	r2, #11
 801372a:	d916      	bls.n	801375a <_malloc_r+0xba>
 801372c:	1961      	adds	r1, r4, r5
 801372e:	42a3      	cmp	r3, r4
 8013730:	6025      	str	r5, [r4, #0]
 8013732:	bf18      	it	ne
 8013734:	6059      	strne	r1, [r3, #4]
 8013736:	6863      	ldr	r3, [r4, #4]
 8013738:	bf08      	it	eq
 801373a:	6031      	streq	r1, [r6, #0]
 801373c:	5162      	str	r2, [r4, r5]
 801373e:	604b      	str	r3, [r1, #4]
 8013740:	4638      	mov	r0, r7
 8013742:	f104 060b 	add.w	r6, r4, #11
 8013746:	f000 fbcb 	bl	8013ee0 <__malloc_unlock>
 801374a:	f026 0607 	bic.w	r6, r6, #7
 801374e:	1d23      	adds	r3, r4, #4
 8013750:	1af2      	subs	r2, r6, r3
 8013752:	d0b6      	beq.n	80136c2 <_malloc_r+0x22>
 8013754:	1b9b      	subs	r3, r3, r6
 8013756:	50a3      	str	r3, [r4, r2]
 8013758:	e7b3      	b.n	80136c2 <_malloc_r+0x22>
 801375a:	6862      	ldr	r2, [r4, #4]
 801375c:	42a3      	cmp	r3, r4
 801375e:	bf0c      	ite	eq
 8013760:	6032      	streq	r2, [r6, #0]
 8013762:	605a      	strne	r2, [r3, #4]
 8013764:	e7ec      	b.n	8013740 <_malloc_r+0xa0>
 8013766:	4623      	mov	r3, r4
 8013768:	6864      	ldr	r4, [r4, #4]
 801376a:	e7b2      	b.n	80136d2 <_malloc_r+0x32>
 801376c:	4634      	mov	r4, r6
 801376e:	6876      	ldr	r6, [r6, #4]
 8013770:	e7b9      	b.n	80136e6 <_malloc_r+0x46>
 8013772:	230c      	movs	r3, #12
 8013774:	603b      	str	r3, [r7, #0]
 8013776:	4638      	mov	r0, r7
 8013778:	f000 fbb2 	bl	8013ee0 <__malloc_unlock>
 801377c:	e7a1      	b.n	80136c2 <_malloc_r+0x22>
 801377e:	6025      	str	r5, [r4, #0]
 8013780:	e7de      	b.n	8013740 <_malloc_r+0xa0>
 8013782:	bf00      	nop
 8013784:	20005a50 	.word	0x20005a50

08013788 <iprintf>:
 8013788:	b40f      	push	{r0, r1, r2, r3}
 801378a:	4b0a      	ldr	r3, [pc, #40]	; (80137b4 <iprintf+0x2c>)
 801378c:	b513      	push	{r0, r1, r4, lr}
 801378e:	681c      	ldr	r4, [r3, #0]
 8013790:	b124      	cbz	r4, 801379c <iprintf+0x14>
 8013792:	69a3      	ldr	r3, [r4, #24]
 8013794:	b913      	cbnz	r3, 801379c <iprintf+0x14>
 8013796:	4620      	mov	r0, r4
 8013798:	f000 fa96 	bl	8013cc8 <__sinit>
 801379c:	ab05      	add	r3, sp, #20
 801379e:	9a04      	ldr	r2, [sp, #16]
 80137a0:	68a1      	ldr	r1, [r4, #8]
 80137a2:	9301      	str	r3, [sp, #4]
 80137a4:	4620      	mov	r0, r4
 80137a6:	f000 fd27 	bl	80141f8 <_vfiprintf_r>
 80137aa:	b002      	add	sp, #8
 80137ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80137b0:	b004      	add	sp, #16
 80137b2:	4770      	bx	lr
 80137b4:	20000088 	.word	0x20000088

080137b8 <_puts_r>:
 80137b8:	b570      	push	{r4, r5, r6, lr}
 80137ba:	460e      	mov	r6, r1
 80137bc:	4605      	mov	r5, r0
 80137be:	b118      	cbz	r0, 80137c8 <_puts_r+0x10>
 80137c0:	6983      	ldr	r3, [r0, #24]
 80137c2:	b90b      	cbnz	r3, 80137c8 <_puts_r+0x10>
 80137c4:	f000 fa80 	bl	8013cc8 <__sinit>
 80137c8:	69ab      	ldr	r3, [r5, #24]
 80137ca:	68ac      	ldr	r4, [r5, #8]
 80137cc:	b913      	cbnz	r3, 80137d4 <_puts_r+0x1c>
 80137ce:	4628      	mov	r0, r5
 80137d0:	f000 fa7a 	bl	8013cc8 <__sinit>
 80137d4:	4b2c      	ldr	r3, [pc, #176]	; (8013888 <_puts_r+0xd0>)
 80137d6:	429c      	cmp	r4, r3
 80137d8:	d120      	bne.n	801381c <_puts_r+0x64>
 80137da:	686c      	ldr	r4, [r5, #4]
 80137dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80137de:	07db      	lsls	r3, r3, #31
 80137e0:	d405      	bmi.n	80137ee <_puts_r+0x36>
 80137e2:	89a3      	ldrh	r3, [r4, #12]
 80137e4:	0598      	lsls	r0, r3, #22
 80137e6:	d402      	bmi.n	80137ee <_puts_r+0x36>
 80137e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80137ea:	f000 fb0b 	bl	8013e04 <__retarget_lock_acquire_recursive>
 80137ee:	89a3      	ldrh	r3, [r4, #12]
 80137f0:	0719      	lsls	r1, r3, #28
 80137f2:	d51d      	bpl.n	8013830 <_puts_r+0x78>
 80137f4:	6923      	ldr	r3, [r4, #16]
 80137f6:	b1db      	cbz	r3, 8013830 <_puts_r+0x78>
 80137f8:	3e01      	subs	r6, #1
 80137fa:	68a3      	ldr	r3, [r4, #8]
 80137fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013800:	3b01      	subs	r3, #1
 8013802:	60a3      	str	r3, [r4, #8]
 8013804:	bb39      	cbnz	r1, 8013856 <_puts_r+0x9e>
 8013806:	2b00      	cmp	r3, #0
 8013808:	da38      	bge.n	801387c <_puts_r+0xc4>
 801380a:	4622      	mov	r2, r4
 801380c:	210a      	movs	r1, #10
 801380e:	4628      	mov	r0, r5
 8013810:	f000 f880 	bl	8013914 <__swbuf_r>
 8013814:	3001      	adds	r0, #1
 8013816:	d011      	beq.n	801383c <_puts_r+0x84>
 8013818:	250a      	movs	r5, #10
 801381a:	e011      	b.n	8013840 <_puts_r+0x88>
 801381c:	4b1b      	ldr	r3, [pc, #108]	; (801388c <_puts_r+0xd4>)
 801381e:	429c      	cmp	r4, r3
 8013820:	d101      	bne.n	8013826 <_puts_r+0x6e>
 8013822:	68ac      	ldr	r4, [r5, #8]
 8013824:	e7da      	b.n	80137dc <_puts_r+0x24>
 8013826:	4b1a      	ldr	r3, [pc, #104]	; (8013890 <_puts_r+0xd8>)
 8013828:	429c      	cmp	r4, r3
 801382a:	bf08      	it	eq
 801382c:	68ec      	ldreq	r4, [r5, #12]
 801382e:	e7d5      	b.n	80137dc <_puts_r+0x24>
 8013830:	4621      	mov	r1, r4
 8013832:	4628      	mov	r0, r5
 8013834:	f000 f8c0 	bl	80139b8 <__swsetup_r>
 8013838:	2800      	cmp	r0, #0
 801383a:	d0dd      	beq.n	80137f8 <_puts_r+0x40>
 801383c:	f04f 35ff 	mov.w	r5, #4294967295
 8013840:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013842:	07da      	lsls	r2, r3, #31
 8013844:	d405      	bmi.n	8013852 <_puts_r+0x9a>
 8013846:	89a3      	ldrh	r3, [r4, #12]
 8013848:	059b      	lsls	r3, r3, #22
 801384a:	d402      	bmi.n	8013852 <_puts_r+0x9a>
 801384c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801384e:	f000 fada 	bl	8013e06 <__retarget_lock_release_recursive>
 8013852:	4628      	mov	r0, r5
 8013854:	bd70      	pop	{r4, r5, r6, pc}
 8013856:	2b00      	cmp	r3, #0
 8013858:	da04      	bge.n	8013864 <_puts_r+0xac>
 801385a:	69a2      	ldr	r2, [r4, #24]
 801385c:	429a      	cmp	r2, r3
 801385e:	dc06      	bgt.n	801386e <_puts_r+0xb6>
 8013860:	290a      	cmp	r1, #10
 8013862:	d004      	beq.n	801386e <_puts_r+0xb6>
 8013864:	6823      	ldr	r3, [r4, #0]
 8013866:	1c5a      	adds	r2, r3, #1
 8013868:	6022      	str	r2, [r4, #0]
 801386a:	7019      	strb	r1, [r3, #0]
 801386c:	e7c5      	b.n	80137fa <_puts_r+0x42>
 801386e:	4622      	mov	r2, r4
 8013870:	4628      	mov	r0, r5
 8013872:	f000 f84f 	bl	8013914 <__swbuf_r>
 8013876:	3001      	adds	r0, #1
 8013878:	d1bf      	bne.n	80137fa <_puts_r+0x42>
 801387a:	e7df      	b.n	801383c <_puts_r+0x84>
 801387c:	6823      	ldr	r3, [r4, #0]
 801387e:	250a      	movs	r5, #10
 8013880:	1c5a      	adds	r2, r3, #1
 8013882:	6022      	str	r2, [r4, #0]
 8013884:	701d      	strb	r5, [r3, #0]
 8013886:	e7db      	b.n	8013840 <_puts_r+0x88>
 8013888:	08016c64 	.word	0x08016c64
 801388c:	08016c84 	.word	0x08016c84
 8013890:	08016c44 	.word	0x08016c44

08013894 <puts>:
 8013894:	4b02      	ldr	r3, [pc, #8]	; (80138a0 <puts+0xc>)
 8013896:	4601      	mov	r1, r0
 8013898:	6818      	ldr	r0, [r3, #0]
 801389a:	f7ff bf8d 	b.w	80137b8 <_puts_r>
 801389e:	bf00      	nop
 80138a0:	20000088 	.word	0x20000088

080138a4 <_sbrk_r>:
 80138a4:	b538      	push	{r3, r4, r5, lr}
 80138a6:	4d06      	ldr	r5, [pc, #24]	; (80138c0 <_sbrk_r+0x1c>)
 80138a8:	2300      	movs	r3, #0
 80138aa:	4604      	mov	r4, r0
 80138ac:	4608      	mov	r0, r1
 80138ae:	602b      	str	r3, [r5, #0]
 80138b0:	f7ef fd6a 	bl	8003388 <_sbrk>
 80138b4:	1c43      	adds	r3, r0, #1
 80138b6:	d102      	bne.n	80138be <_sbrk_r+0x1a>
 80138b8:	682b      	ldr	r3, [r5, #0]
 80138ba:	b103      	cbz	r3, 80138be <_sbrk_r+0x1a>
 80138bc:	6023      	str	r3, [r4, #0]
 80138be:	bd38      	pop	{r3, r4, r5, pc}
 80138c0:	20005a5c 	.word	0x20005a5c

080138c4 <siprintf>:
 80138c4:	b40e      	push	{r1, r2, r3}
 80138c6:	b500      	push	{lr}
 80138c8:	b09c      	sub	sp, #112	; 0x70
 80138ca:	ab1d      	add	r3, sp, #116	; 0x74
 80138cc:	9002      	str	r0, [sp, #8]
 80138ce:	9006      	str	r0, [sp, #24]
 80138d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80138d4:	4809      	ldr	r0, [pc, #36]	; (80138fc <siprintf+0x38>)
 80138d6:	9107      	str	r1, [sp, #28]
 80138d8:	9104      	str	r1, [sp, #16]
 80138da:	4909      	ldr	r1, [pc, #36]	; (8013900 <siprintf+0x3c>)
 80138dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80138e0:	9105      	str	r1, [sp, #20]
 80138e2:	6800      	ldr	r0, [r0, #0]
 80138e4:	9301      	str	r3, [sp, #4]
 80138e6:	a902      	add	r1, sp, #8
 80138e8:	f000 fb5c 	bl	8013fa4 <_svfiprintf_r>
 80138ec:	9b02      	ldr	r3, [sp, #8]
 80138ee:	2200      	movs	r2, #0
 80138f0:	701a      	strb	r2, [r3, #0]
 80138f2:	b01c      	add	sp, #112	; 0x70
 80138f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80138f8:	b003      	add	sp, #12
 80138fa:	4770      	bx	lr
 80138fc:	20000088 	.word	0x20000088
 8013900:	ffff0208 	.word	0xffff0208

08013904 <strcpy>:
 8013904:	4603      	mov	r3, r0
 8013906:	f811 2b01 	ldrb.w	r2, [r1], #1
 801390a:	f803 2b01 	strb.w	r2, [r3], #1
 801390e:	2a00      	cmp	r2, #0
 8013910:	d1f9      	bne.n	8013906 <strcpy+0x2>
 8013912:	4770      	bx	lr

08013914 <__swbuf_r>:
 8013914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013916:	460e      	mov	r6, r1
 8013918:	4614      	mov	r4, r2
 801391a:	4605      	mov	r5, r0
 801391c:	b118      	cbz	r0, 8013926 <__swbuf_r+0x12>
 801391e:	6983      	ldr	r3, [r0, #24]
 8013920:	b90b      	cbnz	r3, 8013926 <__swbuf_r+0x12>
 8013922:	f000 f9d1 	bl	8013cc8 <__sinit>
 8013926:	4b21      	ldr	r3, [pc, #132]	; (80139ac <__swbuf_r+0x98>)
 8013928:	429c      	cmp	r4, r3
 801392a:	d12b      	bne.n	8013984 <__swbuf_r+0x70>
 801392c:	686c      	ldr	r4, [r5, #4]
 801392e:	69a3      	ldr	r3, [r4, #24]
 8013930:	60a3      	str	r3, [r4, #8]
 8013932:	89a3      	ldrh	r3, [r4, #12]
 8013934:	071a      	lsls	r2, r3, #28
 8013936:	d52f      	bpl.n	8013998 <__swbuf_r+0x84>
 8013938:	6923      	ldr	r3, [r4, #16]
 801393a:	b36b      	cbz	r3, 8013998 <__swbuf_r+0x84>
 801393c:	6923      	ldr	r3, [r4, #16]
 801393e:	6820      	ldr	r0, [r4, #0]
 8013940:	1ac0      	subs	r0, r0, r3
 8013942:	6963      	ldr	r3, [r4, #20]
 8013944:	b2f6      	uxtb	r6, r6
 8013946:	4283      	cmp	r3, r0
 8013948:	4637      	mov	r7, r6
 801394a:	dc04      	bgt.n	8013956 <__swbuf_r+0x42>
 801394c:	4621      	mov	r1, r4
 801394e:	4628      	mov	r0, r5
 8013950:	f000 f926 	bl	8013ba0 <_fflush_r>
 8013954:	bb30      	cbnz	r0, 80139a4 <__swbuf_r+0x90>
 8013956:	68a3      	ldr	r3, [r4, #8]
 8013958:	3b01      	subs	r3, #1
 801395a:	60a3      	str	r3, [r4, #8]
 801395c:	6823      	ldr	r3, [r4, #0]
 801395e:	1c5a      	adds	r2, r3, #1
 8013960:	6022      	str	r2, [r4, #0]
 8013962:	701e      	strb	r6, [r3, #0]
 8013964:	6963      	ldr	r3, [r4, #20]
 8013966:	3001      	adds	r0, #1
 8013968:	4283      	cmp	r3, r0
 801396a:	d004      	beq.n	8013976 <__swbuf_r+0x62>
 801396c:	89a3      	ldrh	r3, [r4, #12]
 801396e:	07db      	lsls	r3, r3, #31
 8013970:	d506      	bpl.n	8013980 <__swbuf_r+0x6c>
 8013972:	2e0a      	cmp	r6, #10
 8013974:	d104      	bne.n	8013980 <__swbuf_r+0x6c>
 8013976:	4621      	mov	r1, r4
 8013978:	4628      	mov	r0, r5
 801397a:	f000 f911 	bl	8013ba0 <_fflush_r>
 801397e:	b988      	cbnz	r0, 80139a4 <__swbuf_r+0x90>
 8013980:	4638      	mov	r0, r7
 8013982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013984:	4b0a      	ldr	r3, [pc, #40]	; (80139b0 <__swbuf_r+0x9c>)
 8013986:	429c      	cmp	r4, r3
 8013988:	d101      	bne.n	801398e <__swbuf_r+0x7a>
 801398a:	68ac      	ldr	r4, [r5, #8]
 801398c:	e7cf      	b.n	801392e <__swbuf_r+0x1a>
 801398e:	4b09      	ldr	r3, [pc, #36]	; (80139b4 <__swbuf_r+0xa0>)
 8013990:	429c      	cmp	r4, r3
 8013992:	bf08      	it	eq
 8013994:	68ec      	ldreq	r4, [r5, #12]
 8013996:	e7ca      	b.n	801392e <__swbuf_r+0x1a>
 8013998:	4621      	mov	r1, r4
 801399a:	4628      	mov	r0, r5
 801399c:	f000 f80c 	bl	80139b8 <__swsetup_r>
 80139a0:	2800      	cmp	r0, #0
 80139a2:	d0cb      	beq.n	801393c <__swbuf_r+0x28>
 80139a4:	f04f 37ff 	mov.w	r7, #4294967295
 80139a8:	e7ea      	b.n	8013980 <__swbuf_r+0x6c>
 80139aa:	bf00      	nop
 80139ac:	08016c64 	.word	0x08016c64
 80139b0:	08016c84 	.word	0x08016c84
 80139b4:	08016c44 	.word	0x08016c44

080139b8 <__swsetup_r>:
 80139b8:	4b32      	ldr	r3, [pc, #200]	; (8013a84 <__swsetup_r+0xcc>)
 80139ba:	b570      	push	{r4, r5, r6, lr}
 80139bc:	681d      	ldr	r5, [r3, #0]
 80139be:	4606      	mov	r6, r0
 80139c0:	460c      	mov	r4, r1
 80139c2:	b125      	cbz	r5, 80139ce <__swsetup_r+0x16>
 80139c4:	69ab      	ldr	r3, [r5, #24]
 80139c6:	b913      	cbnz	r3, 80139ce <__swsetup_r+0x16>
 80139c8:	4628      	mov	r0, r5
 80139ca:	f000 f97d 	bl	8013cc8 <__sinit>
 80139ce:	4b2e      	ldr	r3, [pc, #184]	; (8013a88 <__swsetup_r+0xd0>)
 80139d0:	429c      	cmp	r4, r3
 80139d2:	d10f      	bne.n	80139f4 <__swsetup_r+0x3c>
 80139d4:	686c      	ldr	r4, [r5, #4]
 80139d6:	89a3      	ldrh	r3, [r4, #12]
 80139d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80139dc:	0719      	lsls	r1, r3, #28
 80139de:	d42c      	bmi.n	8013a3a <__swsetup_r+0x82>
 80139e0:	06dd      	lsls	r5, r3, #27
 80139e2:	d411      	bmi.n	8013a08 <__swsetup_r+0x50>
 80139e4:	2309      	movs	r3, #9
 80139e6:	6033      	str	r3, [r6, #0]
 80139e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80139ec:	81a3      	strh	r3, [r4, #12]
 80139ee:	f04f 30ff 	mov.w	r0, #4294967295
 80139f2:	e03e      	b.n	8013a72 <__swsetup_r+0xba>
 80139f4:	4b25      	ldr	r3, [pc, #148]	; (8013a8c <__swsetup_r+0xd4>)
 80139f6:	429c      	cmp	r4, r3
 80139f8:	d101      	bne.n	80139fe <__swsetup_r+0x46>
 80139fa:	68ac      	ldr	r4, [r5, #8]
 80139fc:	e7eb      	b.n	80139d6 <__swsetup_r+0x1e>
 80139fe:	4b24      	ldr	r3, [pc, #144]	; (8013a90 <__swsetup_r+0xd8>)
 8013a00:	429c      	cmp	r4, r3
 8013a02:	bf08      	it	eq
 8013a04:	68ec      	ldreq	r4, [r5, #12]
 8013a06:	e7e6      	b.n	80139d6 <__swsetup_r+0x1e>
 8013a08:	0758      	lsls	r0, r3, #29
 8013a0a:	d512      	bpl.n	8013a32 <__swsetup_r+0x7a>
 8013a0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013a0e:	b141      	cbz	r1, 8013a22 <__swsetup_r+0x6a>
 8013a10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013a14:	4299      	cmp	r1, r3
 8013a16:	d002      	beq.n	8013a1e <__swsetup_r+0x66>
 8013a18:	4630      	mov	r0, r6
 8013a1a:	f7ff fdd5 	bl	80135c8 <_free_r>
 8013a1e:	2300      	movs	r3, #0
 8013a20:	6363      	str	r3, [r4, #52]	; 0x34
 8013a22:	89a3      	ldrh	r3, [r4, #12]
 8013a24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013a28:	81a3      	strh	r3, [r4, #12]
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	6063      	str	r3, [r4, #4]
 8013a2e:	6923      	ldr	r3, [r4, #16]
 8013a30:	6023      	str	r3, [r4, #0]
 8013a32:	89a3      	ldrh	r3, [r4, #12]
 8013a34:	f043 0308 	orr.w	r3, r3, #8
 8013a38:	81a3      	strh	r3, [r4, #12]
 8013a3a:	6923      	ldr	r3, [r4, #16]
 8013a3c:	b94b      	cbnz	r3, 8013a52 <__swsetup_r+0x9a>
 8013a3e:	89a3      	ldrh	r3, [r4, #12]
 8013a40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013a48:	d003      	beq.n	8013a52 <__swsetup_r+0x9a>
 8013a4a:	4621      	mov	r1, r4
 8013a4c:	4630      	mov	r0, r6
 8013a4e:	f000 fa01 	bl	8013e54 <__smakebuf_r>
 8013a52:	89a0      	ldrh	r0, [r4, #12]
 8013a54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013a58:	f010 0301 	ands.w	r3, r0, #1
 8013a5c:	d00a      	beq.n	8013a74 <__swsetup_r+0xbc>
 8013a5e:	2300      	movs	r3, #0
 8013a60:	60a3      	str	r3, [r4, #8]
 8013a62:	6963      	ldr	r3, [r4, #20]
 8013a64:	425b      	negs	r3, r3
 8013a66:	61a3      	str	r3, [r4, #24]
 8013a68:	6923      	ldr	r3, [r4, #16]
 8013a6a:	b943      	cbnz	r3, 8013a7e <__swsetup_r+0xc6>
 8013a6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013a70:	d1ba      	bne.n	80139e8 <__swsetup_r+0x30>
 8013a72:	bd70      	pop	{r4, r5, r6, pc}
 8013a74:	0781      	lsls	r1, r0, #30
 8013a76:	bf58      	it	pl
 8013a78:	6963      	ldrpl	r3, [r4, #20]
 8013a7a:	60a3      	str	r3, [r4, #8]
 8013a7c:	e7f4      	b.n	8013a68 <__swsetup_r+0xb0>
 8013a7e:	2000      	movs	r0, #0
 8013a80:	e7f7      	b.n	8013a72 <__swsetup_r+0xba>
 8013a82:	bf00      	nop
 8013a84:	20000088 	.word	0x20000088
 8013a88:	08016c64 	.word	0x08016c64
 8013a8c:	08016c84 	.word	0x08016c84
 8013a90:	08016c44 	.word	0x08016c44

08013a94 <__sflush_r>:
 8013a94:	898a      	ldrh	r2, [r1, #12]
 8013a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a9a:	4605      	mov	r5, r0
 8013a9c:	0710      	lsls	r0, r2, #28
 8013a9e:	460c      	mov	r4, r1
 8013aa0:	d458      	bmi.n	8013b54 <__sflush_r+0xc0>
 8013aa2:	684b      	ldr	r3, [r1, #4]
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	dc05      	bgt.n	8013ab4 <__sflush_r+0x20>
 8013aa8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	dc02      	bgt.n	8013ab4 <__sflush_r+0x20>
 8013aae:	2000      	movs	r0, #0
 8013ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ab4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013ab6:	2e00      	cmp	r6, #0
 8013ab8:	d0f9      	beq.n	8013aae <__sflush_r+0x1a>
 8013aba:	2300      	movs	r3, #0
 8013abc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ac0:	682f      	ldr	r7, [r5, #0]
 8013ac2:	602b      	str	r3, [r5, #0]
 8013ac4:	d032      	beq.n	8013b2c <__sflush_r+0x98>
 8013ac6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013ac8:	89a3      	ldrh	r3, [r4, #12]
 8013aca:	075a      	lsls	r2, r3, #29
 8013acc:	d505      	bpl.n	8013ada <__sflush_r+0x46>
 8013ace:	6863      	ldr	r3, [r4, #4]
 8013ad0:	1ac0      	subs	r0, r0, r3
 8013ad2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013ad4:	b10b      	cbz	r3, 8013ada <__sflush_r+0x46>
 8013ad6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013ad8:	1ac0      	subs	r0, r0, r3
 8013ada:	2300      	movs	r3, #0
 8013adc:	4602      	mov	r2, r0
 8013ade:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013ae0:	6a21      	ldr	r1, [r4, #32]
 8013ae2:	4628      	mov	r0, r5
 8013ae4:	47b0      	blx	r6
 8013ae6:	1c43      	adds	r3, r0, #1
 8013ae8:	89a3      	ldrh	r3, [r4, #12]
 8013aea:	d106      	bne.n	8013afa <__sflush_r+0x66>
 8013aec:	6829      	ldr	r1, [r5, #0]
 8013aee:	291d      	cmp	r1, #29
 8013af0:	d82c      	bhi.n	8013b4c <__sflush_r+0xb8>
 8013af2:	4a2a      	ldr	r2, [pc, #168]	; (8013b9c <__sflush_r+0x108>)
 8013af4:	40ca      	lsrs	r2, r1
 8013af6:	07d6      	lsls	r6, r2, #31
 8013af8:	d528      	bpl.n	8013b4c <__sflush_r+0xb8>
 8013afa:	2200      	movs	r2, #0
 8013afc:	6062      	str	r2, [r4, #4]
 8013afe:	04d9      	lsls	r1, r3, #19
 8013b00:	6922      	ldr	r2, [r4, #16]
 8013b02:	6022      	str	r2, [r4, #0]
 8013b04:	d504      	bpl.n	8013b10 <__sflush_r+0x7c>
 8013b06:	1c42      	adds	r2, r0, #1
 8013b08:	d101      	bne.n	8013b0e <__sflush_r+0x7a>
 8013b0a:	682b      	ldr	r3, [r5, #0]
 8013b0c:	b903      	cbnz	r3, 8013b10 <__sflush_r+0x7c>
 8013b0e:	6560      	str	r0, [r4, #84]	; 0x54
 8013b10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013b12:	602f      	str	r7, [r5, #0]
 8013b14:	2900      	cmp	r1, #0
 8013b16:	d0ca      	beq.n	8013aae <__sflush_r+0x1a>
 8013b18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013b1c:	4299      	cmp	r1, r3
 8013b1e:	d002      	beq.n	8013b26 <__sflush_r+0x92>
 8013b20:	4628      	mov	r0, r5
 8013b22:	f7ff fd51 	bl	80135c8 <_free_r>
 8013b26:	2000      	movs	r0, #0
 8013b28:	6360      	str	r0, [r4, #52]	; 0x34
 8013b2a:	e7c1      	b.n	8013ab0 <__sflush_r+0x1c>
 8013b2c:	6a21      	ldr	r1, [r4, #32]
 8013b2e:	2301      	movs	r3, #1
 8013b30:	4628      	mov	r0, r5
 8013b32:	47b0      	blx	r6
 8013b34:	1c41      	adds	r1, r0, #1
 8013b36:	d1c7      	bne.n	8013ac8 <__sflush_r+0x34>
 8013b38:	682b      	ldr	r3, [r5, #0]
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	d0c4      	beq.n	8013ac8 <__sflush_r+0x34>
 8013b3e:	2b1d      	cmp	r3, #29
 8013b40:	d001      	beq.n	8013b46 <__sflush_r+0xb2>
 8013b42:	2b16      	cmp	r3, #22
 8013b44:	d101      	bne.n	8013b4a <__sflush_r+0xb6>
 8013b46:	602f      	str	r7, [r5, #0]
 8013b48:	e7b1      	b.n	8013aae <__sflush_r+0x1a>
 8013b4a:	89a3      	ldrh	r3, [r4, #12]
 8013b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013b50:	81a3      	strh	r3, [r4, #12]
 8013b52:	e7ad      	b.n	8013ab0 <__sflush_r+0x1c>
 8013b54:	690f      	ldr	r7, [r1, #16]
 8013b56:	2f00      	cmp	r7, #0
 8013b58:	d0a9      	beq.n	8013aae <__sflush_r+0x1a>
 8013b5a:	0793      	lsls	r3, r2, #30
 8013b5c:	680e      	ldr	r6, [r1, #0]
 8013b5e:	bf08      	it	eq
 8013b60:	694b      	ldreq	r3, [r1, #20]
 8013b62:	600f      	str	r7, [r1, #0]
 8013b64:	bf18      	it	ne
 8013b66:	2300      	movne	r3, #0
 8013b68:	eba6 0807 	sub.w	r8, r6, r7
 8013b6c:	608b      	str	r3, [r1, #8]
 8013b6e:	f1b8 0f00 	cmp.w	r8, #0
 8013b72:	dd9c      	ble.n	8013aae <__sflush_r+0x1a>
 8013b74:	6a21      	ldr	r1, [r4, #32]
 8013b76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013b78:	4643      	mov	r3, r8
 8013b7a:	463a      	mov	r2, r7
 8013b7c:	4628      	mov	r0, r5
 8013b7e:	47b0      	blx	r6
 8013b80:	2800      	cmp	r0, #0
 8013b82:	dc06      	bgt.n	8013b92 <__sflush_r+0xfe>
 8013b84:	89a3      	ldrh	r3, [r4, #12]
 8013b86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013b8a:	81a3      	strh	r3, [r4, #12]
 8013b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8013b90:	e78e      	b.n	8013ab0 <__sflush_r+0x1c>
 8013b92:	4407      	add	r7, r0
 8013b94:	eba8 0800 	sub.w	r8, r8, r0
 8013b98:	e7e9      	b.n	8013b6e <__sflush_r+0xda>
 8013b9a:	bf00      	nop
 8013b9c:	20400001 	.word	0x20400001

08013ba0 <_fflush_r>:
 8013ba0:	b538      	push	{r3, r4, r5, lr}
 8013ba2:	690b      	ldr	r3, [r1, #16]
 8013ba4:	4605      	mov	r5, r0
 8013ba6:	460c      	mov	r4, r1
 8013ba8:	b913      	cbnz	r3, 8013bb0 <_fflush_r+0x10>
 8013baa:	2500      	movs	r5, #0
 8013bac:	4628      	mov	r0, r5
 8013bae:	bd38      	pop	{r3, r4, r5, pc}
 8013bb0:	b118      	cbz	r0, 8013bba <_fflush_r+0x1a>
 8013bb2:	6983      	ldr	r3, [r0, #24]
 8013bb4:	b90b      	cbnz	r3, 8013bba <_fflush_r+0x1a>
 8013bb6:	f000 f887 	bl	8013cc8 <__sinit>
 8013bba:	4b14      	ldr	r3, [pc, #80]	; (8013c0c <_fflush_r+0x6c>)
 8013bbc:	429c      	cmp	r4, r3
 8013bbe:	d11b      	bne.n	8013bf8 <_fflush_r+0x58>
 8013bc0:	686c      	ldr	r4, [r5, #4]
 8013bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d0ef      	beq.n	8013baa <_fflush_r+0xa>
 8013bca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013bcc:	07d0      	lsls	r0, r2, #31
 8013bce:	d404      	bmi.n	8013bda <_fflush_r+0x3a>
 8013bd0:	0599      	lsls	r1, r3, #22
 8013bd2:	d402      	bmi.n	8013bda <_fflush_r+0x3a>
 8013bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013bd6:	f000 f915 	bl	8013e04 <__retarget_lock_acquire_recursive>
 8013bda:	4628      	mov	r0, r5
 8013bdc:	4621      	mov	r1, r4
 8013bde:	f7ff ff59 	bl	8013a94 <__sflush_r>
 8013be2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013be4:	07da      	lsls	r2, r3, #31
 8013be6:	4605      	mov	r5, r0
 8013be8:	d4e0      	bmi.n	8013bac <_fflush_r+0xc>
 8013bea:	89a3      	ldrh	r3, [r4, #12]
 8013bec:	059b      	lsls	r3, r3, #22
 8013bee:	d4dd      	bmi.n	8013bac <_fflush_r+0xc>
 8013bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013bf2:	f000 f908 	bl	8013e06 <__retarget_lock_release_recursive>
 8013bf6:	e7d9      	b.n	8013bac <_fflush_r+0xc>
 8013bf8:	4b05      	ldr	r3, [pc, #20]	; (8013c10 <_fflush_r+0x70>)
 8013bfa:	429c      	cmp	r4, r3
 8013bfc:	d101      	bne.n	8013c02 <_fflush_r+0x62>
 8013bfe:	68ac      	ldr	r4, [r5, #8]
 8013c00:	e7df      	b.n	8013bc2 <_fflush_r+0x22>
 8013c02:	4b04      	ldr	r3, [pc, #16]	; (8013c14 <_fflush_r+0x74>)
 8013c04:	429c      	cmp	r4, r3
 8013c06:	bf08      	it	eq
 8013c08:	68ec      	ldreq	r4, [r5, #12]
 8013c0a:	e7da      	b.n	8013bc2 <_fflush_r+0x22>
 8013c0c:	08016c64 	.word	0x08016c64
 8013c10:	08016c84 	.word	0x08016c84
 8013c14:	08016c44 	.word	0x08016c44

08013c18 <std>:
 8013c18:	2300      	movs	r3, #0
 8013c1a:	b510      	push	{r4, lr}
 8013c1c:	4604      	mov	r4, r0
 8013c1e:	e9c0 3300 	strd	r3, r3, [r0]
 8013c22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013c26:	6083      	str	r3, [r0, #8]
 8013c28:	8181      	strh	r1, [r0, #12]
 8013c2a:	6643      	str	r3, [r0, #100]	; 0x64
 8013c2c:	81c2      	strh	r2, [r0, #14]
 8013c2e:	6183      	str	r3, [r0, #24]
 8013c30:	4619      	mov	r1, r3
 8013c32:	2208      	movs	r2, #8
 8013c34:	305c      	adds	r0, #92	; 0x5c
 8013c36:	f7ff fcbf 	bl	80135b8 <memset>
 8013c3a:	4b05      	ldr	r3, [pc, #20]	; (8013c50 <std+0x38>)
 8013c3c:	6263      	str	r3, [r4, #36]	; 0x24
 8013c3e:	4b05      	ldr	r3, [pc, #20]	; (8013c54 <std+0x3c>)
 8013c40:	62a3      	str	r3, [r4, #40]	; 0x28
 8013c42:	4b05      	ldr	r3, [pc, #20]	; (8013c58 <std+0x40>)
 8013c44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013c46:	4b05      	ldr	r3, [pc, #20]	; (8013c5c <std+0x44>)
 8013c48:	6224      	str	r4, [r4, #32]
 8013c4a:	6323      	str	r3, [r4, #48]	; 0x30
 8013c4c:	bd10      	pop	{r4, pc}
 8013c4e:	bf00      	nop
 8013c50:	08014781 	.word	0x08014781
 8013c54:	080147a3 	.word	0x080147a3
 8013c58:	080147db 	.word	0x080147db
 8013c5c:	080147ff 	.word	0x080147ff

08013c60 <_cleanup_r>:
 8013c60:	4901      	ldr	r1, [pc, #4]	; (8013c68 <_cleanup_r+0x8>)
 8013c62:	f000 b8af 	b.w	8013dc4 <_fwalk_reent>
 8013c66:	bf00      	nop
 8013c68:	08013ba1 	.word	0x08013ba1

08013c6c <__sfmoreglue>:
 8013c6c:	b570      	push	{r4, r5, r6, lr}
 8013c6e:	2268      	movs	r2, #104	; 0x68
 8013c70:	1e4d      	subs	r5, r1, #1
 8013c72:	4355      	muls	r5, r2
 8013c74:	460e      	mov	r6, r1
 8013c76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013c7a:	f7ff fd11 	bl	80136a0 <_malloc_r>
 8013c7e:	4604      	mov	r4, r0
 8013c80:	b140      	cbz	r0, 8013c94 <__sfmoreglue+0x28>
 8013c82:	2100      	movs	r1, #0
 8013c84:	e9c0 1600 	strd	r1, r6, [r0]
 8013c88:	300c      	adds	r0, #12
 8013c8a:	60a0      	str	r0, [r4, #8]
 8013c8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013c90:	f7ff fc92 	bl	80135b8 <memset>
 8013c94:	4620      	mov	r0, r4
 8013c96:	bd70      	pop	{r4, r5, r6, pc}

08013c98 <__sfp_lock_acquire>:
 8013c98:	4801      	ldr	r0, [pc, #4]	; (8013ca0 <__sfp_lock_acquire+0x8>)
 8013c9a:	f000 b8b3 	b.w	8013e04 <__retarget_lock_acquire_recursive>
 8013c9e:	bf00      	nop
 8013ca0:	20005a59 	.word	0x20005a59

08013ca4 <__sfp_lock_release>:
 8013ca4:	4801      	ldr	r0, [pc, #4]	; (8013cac <__sfp_lock_release+0x8>)
 8013ca6:	f000 b8ae 	b.w	8013e06 <__retarget_lock_release_recursive>
 8013caa:	bf00      	nop
 8013cac:	20005a59 	.word	0x20005a59

08013cb0 <__sinit_lock_acquire>:
 8013cb0:	4801      	ldr	r0, [pc, #4]	; (8013cb8 <__sinit_lock_acquire+0x8>)
 8013cb2:	f000 b8a7 	b.w	8013e04 <__retarget_lock_acquire_recursive>
 8013cb6:	bf00      	nop
 8013cb8:	20005a5a 	.word	0x20005a5a

08013cbc <__sinit_lock_release>:
 8013cbc:	4801      	ldr	r0, [pc, #4]	; (8013cc4 <__sinit_lock_release+0x8>)
 8013cbe:	f000 b8a2 	b.w	8013e06 <__retarget_lock_release_recursive>
 8013cc2:	bf00      	nop
 8013cc4:	20005a5a 	.word	0x20005a5a

08013cc8 <__sinit>:
 8013cc8:	b510      	push	{r4, lr}
 8013cca:	4604      	mov	r4, r0
 8013ccc:	f7ff fff0 	bl	8013cb0 <__sinit_lock_acquire>
 8013cd0:	69a3      	ldr	r3, [r4, #24]
 8013cd2:	b11b      	cbz	r3, 8013cdc <__sinit+0x14>
 8013cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013cd8:	f7ff bff0 	b.w	8013cbc <__sinit_lock_release>
 8013cdc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013ce0:	6523      	str	r3, [r4, #80]	; 0x50
 8013ce2:	4b13      	ldr	r3, [pc, #76]	; (8013d30 <__sinit+0x68>)
 8013ce4:	4a13      	ldr	r2, [pc, #76]	; (8013d34 <__sinit+0x6c>)
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	62a2      	str	r2, [r4, #40]	; 0x28
 8013cea:	42a3      	cmp	r3, r4
 8013cec:	bf04      	itt	eq
 8013cee:	2301      	moveq	r3, #1
 8013cf0:	61a3      	streq	r3, [r4, #24]
 8013cf2:	4620      	mov	r0, r4
 8013cf4:	f000 f820 	bl	8013d38 <__sfp>
 8013cf8:	6060      	str	r0, [r4, #4]
 8013cfa:	4620      	mov	r0, r4
 8013cfc:	f000 f81c 	bl	8013d38 <__sfp>
 8013d00:	60a0      	str	r0, [r4, #8]
 8013d02:	4620      	mov	r0, r4
 8013d04:	f000 f818 	bl	8013d38 <__sfp>
 8013d08:	2200      	movs	r2, #0
 8013d0a:	60e0      	str	r0, [r4, #12]
 8013d0c:	2104      	movs	r1, #4
 8013d0e:	6860      	ldr	r0, [r4, #4]
 8013d10:	f7ff ff82 	bl	8013c18 <std>
 8013d14:	68a0      	ldr	r0, [r4, #8]
 8013d16:	2201      	movs	r2, #1
 8013d18:	2109      	movs	r1, #9
 8013d1a:	f7ff ff7d 	bl	8013c18 <std>
 8013d1e:	68e0      	ldr	r0, [r4, #12]
 8013d20:	2202      	movs	r2, #2
 8013d22:	2112      	movs	r1, #18
 8013d24:	f7ff ff78 	bl	8013c18 <std>
 8013d28:	2301      	movs	r3, #1
 8013d2a:	61a3      	str	r3, [r4, #24]
 8013d2c:	e7d2      	b.n	8013cd4 <__sinit+0xc>
 8013d2e:	bf00      	nop
 8013d30:	08016c40 	.word	0x08016c40
 8013d34:	08013c61 	.word	0x08013c61

08013d38 <__sfp>:
 8013d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d3a:	4607      	mov	r7, r0
 8013d3c:	f7ff ffac 	bl	8013c98 <__sfp_lock_acquire>
 8013d40:	4b1e      	ldr	r3, [pc, #120]	; (8013dbc <__sfp+0x84>)
 8013d42:	681e      	ldr	r6, [r3, #0]
 8013d44:	69b3      	ldr	r3, [r6, #24]
 8013d46:	b913      	cbnz	r3, 8013d4e <__sfp+0x16>
 8013d48:	4630      	mov	r0, r6
 8013d4a:	f7ff ffbd 	bl	8013cc8 <__sinit>
 8013d4e:	3648      	adds	r6, #72	; 0x48
 8013d50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013d54:	3b01      	subs	r3, #1
 8013d56:	d503      	bpl.n	8013d60 <__sfp+0x28>
 8013d58:	6833      	ldr	r3, [r6, #0]
 8013d5a:	b30b      	cbz	r3, 8013da0 <__sfp+0x68>
 8013d5c:	6836      	ldr	r6, [r6, #0]
 8013d5e:	e7f7      	b.n	8013d50 <__sfp+0x18>
 8013d60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013d64:	b9d5      	cbnz	r5, 8013d9c <__sfp+0x64>
 8013d66:	4b16      	ldr	r3, [pc, #88]	; (8013dc0 <__sfp+0x88>)
 8013d68:	60e3      	str	r3, [r4, #12]
 8013d6a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013d6e:	6665      	str	r5, [r4, #100]	; 0x64
 8013d70:	f000 f847 	bl	8013e02 <__retarget_lock_init_recursive>
 8013d74:	f7ff ff96 	bl	8013ca4 <__sfp_lock_release>
 8013d78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013d7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013d80:	6025      	str	r5, [r4, #0]
 8013d82:	61a5      	str	r5, [r4, #24]
 8013d84:	2208      	movs	r2, #8
 8013d86:	4629      	mov	r1, r5
 8013d88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013d8c:	f7ff fc14 	bl	80135b8 <memset>
 8013d90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013d94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013d98:	4620      	mov	r0, r4
 8013d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d9c:	3468      	adds	r4, #104	; 0x68
 8013d9e:	e7d9      	b.n	8013d54 <__sfp+0x1c>
 8013da0:	2104      	movs	r1, #4
 8013da2:	4638      	mov	r0, r7
 8013da4:	f7ff ff62 	bl	8013c6c <__sfmoreglue>
 8013da8:	4604      	mov	r4, r0
 8013daa:	6030      	str	r0, [r6, #0]
 8013dac:	2800      	cmp	r0, #0
 8013dae:	d1d5      	bne.n	8013d5c <__sfp+0x24>
 8013db0:	f7ff ff78 	bl	8013ca4 <__sfp_lock_release>
 8013db4:	230c      	movs	r3, #12
 8013db6:	603b      	str	r3, [r7, #0]
 8013db8:	e7ee      	b.n	8013d98 <__sfp+0x60>
 8013dba:	bf00      	nop
 8013dbc:	08016c40 	.word	0x08016c40
 8013dc0:	ffff0001 	.word	0xffff0001

08013dc4 <_fwalk_reent>:
 8013dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013dc8:	4606      	mov	r6, r0
 8013dca:	4688      	mov	r8, r1
 8013dcc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013dd0:	2700      	movs	r7, #0
 8013dd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013dd6:	f1b9 0901 	subs.w	r9, r9, #1
 8013dda:	d505      	bpl.n	8013de8 <_fwalk_reent+0x24>
 8013ddc:	6824      	ldr	r4, [r4, #0]
 8013dde:	2c00      	cmp	r4, #0
 8013de0:	d1f7      	bne.n	8013dd2 <_fwalk_reent+0xe>
 8013de2:	4638      	mov	r0, r7
 8013de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013de8:	89ab      	ldrh	r3, [r5, #12]
 8013dea:	2b01      	cmp	r3, #1
 8013dec:	d907      	bls.n	8013dfe <_fwalk_reent+0x3a>
 8013dee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013df2:	3301      	adds	r3, #1
 8013df4:	d003      	beq.n	8013dfe <_fwalk_reent+0x3a>
 8013df6:	4629      	mov	r1, r5
 8013df8:	4630      	mov	r0, r6
 8013dfa:	47c0      	blx	r8
 8013dfc:	4307      	orrs	r7, r0
 8013dfe:	3568      	adds	r5, #104	; 0x68
 8013e00:	e7e9      	b.n	8013dd6 <_fwalk_reent+0x12>

08013e02 <__retarget_lock_init_recursive>:
 8013e02:	4770      	bx	lr

08013e04 <__retarget_lock_acquire_recursive>:
 8013e04:	4770      	bx	lr

08013e06 <__retarget_lock_release_recursive>:
 8013e06:	4770      	bx	lr

08013e08 <__swhatbuf_r>:
 8013e08:	b570      	push	{r4, r5, r6, lr}
 8013e0a:	460e      	mov	r6, r1
 8013e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e10:	2900      	cmp	r1, #0
 8013e12:	b096      	sub	sp, #88	; 0x58
 8013e14:	4614      	mov	r4, r2
 8013e16:	461d      	mov	r5, r3
 8013e18:	da08      	bge.n	8013e2c <__swhatbuf_r+0x24>
 8013e1a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013e1e:	2200      	movs	r2, #0
 8013e20:	602a      	str	r2, [r5, #0]
 8013e22:	061a      	lsls	r2, r3, #24
 8013e24:	d410      	bmi.n	8013e48 <__swhatbuf_r+0x40>
 8013e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013e2a:	e00e      	b.n	8013e4a <__swhatbuf_r+0x42>
 8013e2c:	466a      	mov	r2, sp
 8013e2e:	f000 fd0d 	bl	801484c <_fstat_r>
 8013e32:	2800      	cmp	r0, #0
 8013e34:	dbf1      	blt.n	8013e1a <__swhatbuf_r+0x12>
 8013e36:	9a01      	ldr	r2, [sp, #4]
 8013e38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013e3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013e40:	425a      	negs	r2, r3
 8013e42:	415a      	adcs	r2, r3
 8013e44:	602a      	str	r2, [r5, #0]
 8013e46:	e7ee      	b.n	8013e26 <__swhatbuf_r+0x1e>
 8013e48:	2340      	movs	r3, #64	; 0x40
 8013e4a:	2000      	movs	r0, #0
 8013e4c:	6023      	str	r3, [r4, #0]
 8013e4e:	b016      	add	sp, #88	; 0x58
 8013e50:	bd70      	pop	{r4, r5, r6, pc}
	...

08013e54 <__smakebuf_r>:
 8013e54:	898b      	ldrh	r3, [r1, #12]
 8013e56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013e58:	079d      	lsls	r5, r3, #30
 8013e5a:	4606      	mov	r6, r0
 8013e5c:	460c      	mov	r4, r1
 8013e5e:	d507      	bpl.n	8013e70 <__smakebuf_r+0x1c>
 8013e60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013e64:	6023      	str	r3, [r4, #0]
 8013e66:	6123      	str	r3, [r4, #16]
 8013e68:	2301      	movs	r3, #1
 8013e6a:	6163      	str	r3, [r4, #20]
 8013e6c:	b002      	add	sp, #8
 8013e6e:	bd70      	pop	{r4, r5, r6, pc}
 8013e70:	ab01      	add	r3, sp, #4
 8013e72:	466a      	mov	r2, sp
 8013e74:	f7ff ffc8 	bl	8013e08 <__swhatbuf_r>
 8013e78:	9900      	ldr	r1, [sp, #0]
 8013e7a:	4605      	mov	r5, r0
 8013e7c:	4630      	mov	r0, r6
 8013e7e:	f7ff fc0f 	bl	80136a0 <_malloc_r>
 8013e82:	b948      	cbnz	r0, 8013e98 <__smakebuf_r+0x44>
 8013e84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e88:	059a      	lsls	r2, r3, #22
 8013e8a:	d4ef      	bmi.n	8013e6c <__smakebuf_r+0x18>
 8013e8c:	f023 0303 	bic.w	r3, r3, #3
 8013e90:	f043 0302 	orr.w	r3, r3, #2
 8013e94:	81a3      	strh	r3, [r4, #12]
 8013e96:	e7e3      	b.n	8013e60 <__smakebuf_r+0xc>
 8013e98:	4b0d      	ldr	r3, [pc, #52]	; (8013ed0 <__smakebuf_r+0x7c>)
 8013e9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8013e9c:	89a3      	ldrh	r3, [r4, #12]
 8013e9e:	6020      	str	r0, [r4, #0]
 8013ea0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013ea4:	81a3      	strh	r3, [r4, #12]
 8013ea6:	9b00      	ldr	r3, [sp, #0]
 8013ea8:	6163      	str	r3, [r4, #20]
 8013eaa:	9b01      	ldr	r3, [sp, #4]
 8013eac:	6120      	str	r0, [r4, #16]
 8013eae:	b15b      	cbz	r3, 8013ec8 <__smakebuf_r+0x74>
 8013eb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013eb4:	4630      	mov	r0, r6
 8013eb6:	f000 fcdb 	bl	8014870 <_isatty_r>
 8013eba:	b128      	cbz	r0, 8013ec8 <__smakebuf_r+0x74>
 8013ebc:	89a3      	ldrh	r3, [r4, #12]
 8013ebe:	f023 0303 	bic.w	r3, r3, #3
 8013ec2:	f043 0301 	orr.w	r3, r3, #1
 8013ec6:	81a3      	strh	r3, [r4, #12]
 8013ec8:	89a0      	ldrh	r0, [r4, #12]
 8013eca:	4305      	orrs	r5, r0
 8013ecc:	81a5      	strh	r5, [r4, #12]
 8013ece:	e7cd      	b.n	8013e6c <__smakebuf_r+0x18>
 8013ed0:	08013c61 	.word	0x08013c61

08013ed4 <__malloc_lock>:
 8013ed4:	4801      	ldr	r0, [pc, #4]	; (8013edc <__malloc_lock+0x8>)
 8013ed6:	f7ff bf95 	b.w	8013e04 <__retarget_lock_acquire_recursive>
 8013eda:	bf00      	nop
 8013edc:	20005a58 	.word	0x20005a58

08013ee0 <__malloc_unlock>:
 8013ee0:	4801      	ldr	r0, [pc, #4]	; (8013ee8 <__malloc_unlock+0x8>)
 8013ee2:	f7ff bf90 	b.w	8013e06 <__retarget_lock_release_recursive>
 8013ee6:	bf00      	nop
 8013ee8:	20005a58 	.word	0x20005a58

08013eec <__ssputs_r>:
 8013eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ef0:	688e      	ldr	r6, [r1, #8]
 8013ef2:	429e      	cmp	r6, r3
 8013ef4:	4682      	mov	sl, r0
 8013ef6:	460c      	mov	r4, r1
 8013ef8:	4690      	mov	r8, r2
 8013efa:	461f      	mov	r7, r3
 8013efc:	d838      	bhi.n	8013f70 <__ssputs_r+0x84>
 8013efe:	898a      	ldrh	r2, [r1, #12]
 8013f00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013f04:	d032      	beq.n	8013f6c <__ssputs_r+0x80>
 8013f06:	6825      	ldr	r5, [r4, #0]
 8013f08:	6909      	ldr	r1, [r1, #16]
 8013f0a:	eba5 0901 	sub.w	r9, r5, r1
 8013f0e:	6965      	ldr	r5, [r4, #20]
 8013f10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013f14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013f18:	3301      	adds	r3, #1
 8013f1a:	444b      	add	r3, r9
 8013f1c:	106d      	asrs	r5, r5, #1
 8013f1e:	429d      	cmp	r5, r3
 8013f20:	bf38      	it	cc
 8013f22:	461d      	movcc	r5, r3
 8013f24:	0553      	lsls	r3, r2, #21
 8013f26:	d531      	bpl.n	8013f8c <__ssputs_r+0xa0>
 8013f28:	4629      	mov	r1, r5
 8013f2a:	f7ff fbb9 	bl	80136a0 <_malloc_r>
 8013f2e:	4606      	mov	r6, r0
 8013f30:	b950      	cbnz	r0, 8013f48 <__ssputs_r+0x5c>
 8013f32:	230c      	movs	r3, #12
 8013f34:	f8ca 3000 	str.w	r3, [sl]
 8013f38:	89a3      	ldrh	r3, [r4, #12]
 8013f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f3e:	81a3      	strh	r3, [r4, #12]
 8013f40:	f04f 30ff 	mov.w	r0, #4294967295
 8013f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f48:	6921      	ldr	r1, [r4, #16]
 8013f4a:	464a      	mov	r2, r9
 8013f4c:	f000 fcb2 	bl	80148b4 <memcpy>
 8013f50:	89a3      	ldrh	r3, [r4, #12]
 8013f52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013f56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013f5a:	81a3      	strh	r3, [r4, #12]
 8013f5c:	6126      	str	r6, [r4, #16]
 8013f5e:	6165      	str	r5, [r4, #20]
 8013f60:	444e      	add	r6, r9
 8013f62:	eba5 0509 	sub.w	r5, r5, r9
 8013f66:	6026      	str	r6, [r4, #0]
 8013f68:	60a5      	str	r5, [r4, #8]
 8013f6a:	463e      	mov	r6, r7
 8013f6c:	42be      	cmp	r6, r7
 8013f6e:	d900      	bls.n	8013f72 <__ssputs_r+0x86>
 8013f70:	463e      	mov	r6, r7
 8013f72:	6820      	ldr	r0, [r4, #0]
 8013f74:	4632      	mov	r2, r6
 8013f76:	4641      	mov	r1, r8
 8013f78:	f000 fcaa 	bl	80148d0 <memmove>
 8013f7c:	68a3      	ldr	r3, [r4, #8]
 8013f7e:	1b9b      	subs	r3, r3, r6
 8013f80:	60a3      	str	r3, [r4, #8]
 8013f82:	6823      	ldr	r3, [r4, #0]
 8013f84:	4433      	add	r3, r6
 8013f86:	6023      	str	r3, [r4, #0]
 8013f88:	2000      	movs	r0, #0
 8013f8a:	e7db      	b.n	8013f44 <__ssputs_r+0x58>
 8013f8c:	462a      	mov	r2, r5
 8013f8e:	f000 fcb9 	bl	8014904 <_realloc_r>
 8013f92:	4606      	mov	r6, r0
 8013f94:	2800      	cmp	r0, #0
 8013f96:	d1e1      	bne.n	8013f5c <__ssputs_r+0x70>
 8013f98:	6921      	ldr	r1, [r4, #16]
 8013f9a:	4650      	mov	r0, sl
 8013f9c:	f7ff fb14 	bl	80135c8 <_free_r>
 8013fa0:	e7c7      	b.n	8013f32 <__ssputs_r+0x46>
	...

08013fa4 <_svfiprintf_r>:
 8013fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fa8:	4698      	mov	r8, r3
 8013faa:	898b      	ldrh	r3, [r1, #12]
 8013fac:	061b      	lsls	r3, r3, #24
 8013fae:	b09d      	sub	sp, #116	; 0x74
 8013fb0:	4607      	mov	r7, r0
 8013fb2:	460d      	mov	r5, r1
 8013fb4:	4614      	mov	r4, r2
 8013fb6:	d50e      	bpl.n	8013fd6 <_svfiprintf_r+0x32>
 8013fb8:	690b      	ldr	r3, [r1, #16]
 8013fba:	b963      	cbnz	r3, 8013fd6 <_svfiprintf_r+0x32>
 8013fbc:	2140      	movs	r1, #64	; 0x40
 8013fbe:	f7ff fb6f 	bl	80136a0 <_malloc_r>
 8013fc2:	6028      	str	r0, [r5, #0]
 8013fc4:	6128      	str	r0, [r5, #16]
 8013fc6:	b920      	cbnz	r0, 8013fd2 <_svfiprintf_r+0x2e>
 8013fc8:	230c      	movs	r3, #12
 8013fca:	603b      	str	r3, [r7, #0]
 8013fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8013fd0:	e0d1      	b.n	8014176 <_svfiprintf_r+0x1d2>
 8013fd2:	2340      	movs	r3, #64	; 0x40
 8013fd4:	616b      	str	r3, [r5, #20]
 8013fd6:	2300      	movs	r3, #0
 8013fd8:	9309      	str	r3, [sp, #36]	; 0x24
 8013fda:	2320      	movs	r3, #32
 8013fdc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013fe0:	f8cd 800c 	str.w	r8, [sp, #12]
 8013fe4:	2330      	movs	r3, #48	; 0x30
 8013fe6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014190 <_svfiprintf_r+0x1ec>
 8013fea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013fee:	f04f 0901 	mov.w	r9, #1
 8013ff2:	4623      	mov	r3, r4
 8013ff4:	469a      	mov	sl, r3
 8013ff6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013ffa:	b10a      	cbz	r2, 8014000 <_svfiprintf_r+0x5c>
 8013ffc:	2a25      	cmp	r2, #37	; 0x25
 8013ffe:	d1f9      	bne.n	8013ff4 <_svfiprintf_r+0x50>
 8014000:	ebba 0b04 	subs.w	fp, sl, r4
 8014004:	d00b      	beq.n	801401e <_svfiprintf_r+0x7a>
 8014006:	465b      	mov	r3, fp
 8014008:	4622      	mov	r2, r4
 801400a:	4629      	mov	r1, r5
 801400c:	4638      	mov	r0, r7
 801400e:	f7ff ff6d 	bl	8013eec <__ssputs_r>
 8014012:	3001      	adds	r0, #1
 8014014:	f000 80aa 	beq.w	801416c <_svfiprintf_r+0x1c8>
 8014018:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801401a:	445a      	add	r2, fp
 801401c:	9209      	str	r2, [sp, #36]	; 0x24
 801401e:	f89a 3000 	ldrb.w	r3, [sl]
 8014022:	2b00      	cmp	r3, #0
 8014024:	f000 80a2 	beq.w	801416c <_svfiprintf_r+0x1c8>
 8014028:	2300      	movs	r3, #0
 801402a:	f04f 32ff 	mov.w	r2, #4294967295
 801402e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014032:	f10a 0a01 	add.w	sl, sl, #1
 8014036:	9304      	str	r3, [sp, #16]
 8014038:	9307      	str	r3, [sp, #28]
 801403a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801403e:	931a      	str	r3, [sp, #104]	; 0x68
 8014040:	4654      	mov	r4, sl
 8014042:	2205      	movs	r2, #5
 8014044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014048:	4851      	ldr	r0, [pc, #324]	; (8014190 <_svfiprintf_r+0x1ec>)
 801404a:	f7ec f8c9 	bl	80001e0 <memchr>
 801404e:	9a04      	ldr	r2, [sp, #16]
 8014050:	b9d8      	cbnz	r0, 801408a <_svfiprintf_r+0xe6>
 8014052:	06d0      	lsls	r0, r2, #27
 8014054:	bf44      	itt	mi
 8014056:	2320      	movmi	r3, #32
 8014058:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801405c:	0711      	lsls	r1, r2, #28
 801405e:	bf44      	itt	mi
 8014060:	232b      	movmi	r3, #43	; 0x2b
 8014062:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014066:	f89a 3000 	ldrb.w	r3, [sl]
 801406a:	2b2a      	cmp	r3, #42	; 0x2a
 801406c:	d015      	beq.n	801409a <_svfiprintf_r+0xf6>
 801406e:	9a07      	ldr	r2, [sp, #28]
 8014070:	4654      	mov	r4, sl
 8014072:	2000      	movs	r0, #0
 8014074:	f04f 0c0a 	mov.w	ip, #10
 8014078:	4621      	mov	r1, r4
 801407a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801407e:	3b30      	subs	r3, #48	; 0x30
 8014080:	2b09      	cmp	r3, #9
 8014082:	d94e      	bls.n	8014122 <_svfiprintf_r+0x17e>
 8014084:	b1b0      	cbz	r0, 80140b4 <_svfiprintf_r+0x110>
 8014086:	9207      	str	r2, [sp, #28]
 8014088:	e014      	b.n	80140b4 <_svfiprintf_r+0x110>
 801408a:	eba0 0308 	sub.w	r3, r0, r8
 801408e:	fa09 f303 	lsl.w	r3, r9, r3
 8014092:	4313      	orrs	r3, r2
 8014094:	9304      	str	r3, [sp, #16]
 8014096:	46a2      	mov	sl, r4
 8014098:	e7d2      	b.n	8014040 <_svfiprintf_r+0x9c>
 801409a:	9b03      	ldr	r3, [sp, #12]
 801409c:	1d19      	adds	r1, r3, #4
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	9103      	str	r1, [sp, #12]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	bfbb      	ittet	lt
 80140a6:	425b      	neglt	r3, r3
 80140a8:	f042 0202 	orrlt.w	r2, r2, #2
 80140ac:	9307      	strge	r3, [sp, #28]
 80140ae:	9307      	strlt	r3, [sp, #28]
 80140b0:	bfb8      	it	lt
 80140b2:	9204      	strlt	r2, [sp, #16]
 80140b4:	7823      	ldrb	r3, [r4, #0]
 80140b6:	2b2e      	cmp	r3, #46	; 0x2e
 80140b8:	d10c      	bne.n	80140d4 <_svfiprintf_r+0x130>
 80140ba:	7863      	ldrb	r3, [r4, #1]
 80140bc:	2b2a      	cmp	r3, #42	; 0x2a
 80140be:	d135      	bne.n	801412c <_svfiprintf_r+0x188>
 80140c0:	9b03      	ldr	r3, [sp, #12]
 80140c2:	1d1a      	adds	r2, r3, #4
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	9203      	str	r2, [sp, #12]
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	bfb8      	it	lt
 80140cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80140d0:	3402      	adds	r4, #2
 80140d2:	9305      	str	r3, [sp, #20]
 80140d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80141a0 <_svfiprintf_r+0x1fc>
 80140d8:	7821      	ldrb	r1, [r4, #0]
 80140da:	2203      	movs	r2, #3
 80140dc:	4650      	mov	r0, sl
 80140de:	f7ec f87f 	bl	80001e0 <memchr>
 80140e2:	b140      	cbz	r0, 80140f6 <_svfiprintf_r+0x152>
 80140e4:	2340      	movs	r3, #64	; 0x40
 80140e6:	eba0 000a 	sub.w	r0, r0, sl
 80140ea:	fa03 f000 	lsl.w	r0, r3, r0
 80140ee:	9b04      	ldr	r3, [sp, #16]
 80140f0:	4303      	orrs	r3, r0
 80140f2:	3401      	adds	r4, #1
 80140f4:	9304      	str	r3, [sp, #16]
 80140f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140fa:	4826      	ldr	r0, [pc, #152]	; (8014194 <_svfiprintf_r+0x1f0>)
 80140fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014100:	2206      	movs	r2, #6
 8014102:	f7ec f86d 	bl	80001e0 <memchr>
 8014106:	2800      	cmp	r0, #0
 8014108:	d038      	beq.n	801417c <_svfiprintf_r+0x1d8>
 801410a:	4b23      	ldr	r3, [pc, #140]	; (8014198 <_svfiprintf_r+0x1f4>)
 801410c:	bb1b      	cbnz	r3, 8014156 <_svfiprintf_r+0x1b2>
 801410e:	9b03      	ldr	r3, [sp, #12]
 8014110:	3307      	adds	r3, #7
 8014112:	f023 0307 	bic.w	r3, r3, #7
 8014116:	3308      	adds	r3, #8
 8014118:	9303      	str	r3, [sp, #12]
 801411a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801411c:	4433      	add	r3, r6
 801411e:	9309      	str	r3, [sp, #36]	; 0x24
 8014120:	e767      	b.n	8013ff2 <_svfiprintf_r+0x4e>
 8014122:	fb0c 3202 	mla	r2, ip, r2, r3
 8014126:	460c      	mov	r4, r1
 8014128:	2001      	movs	r0, #1
 801412a:	e7a5      	b.n	8014078 <_svfiprintf_r+0xd4>
 801412c:	2300      	movs	r3, #0
 801412e:	3401      	adds	r4, #1
 8014130:	9305      	str	r3, [sp, #20]
 8014132:	4619      	mov	r1, r3
 8014134:	f04f 0c0a 	mov.w	ip, #10
 8014138:	4620      	mov	r0, r4
 801413a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801413e:	3a30      	subs	r2, #48	; 0x30
 8014140:	2a09      	cmp	r2, #9
 8014142:	d903      	bls.n	801414c <_svfiprintf_r+0x1a8>
 8014144:	2b00      	cmp	r3, #0
 8014146:	d0c5      	beq.n	80140d4 <_svfiprintf_r+0x130>
 8014148:	9105      	str	r1, [sp, #20]
 801414a:	e7c3      	b.n	80140d4 <_svfiprintf_r+0x130>
 801414c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014150:	4604      	mov	r4, r0
 8014152:	2301      	movs	r3, #1
 8014154:	e7f0      	b.n	8014138 <_svfiprintf_r+0x194>
 8014156:	ab03      	add	r3, sp, #12
 8014158:	9300      	str	r3, [sp, #0]
 801415a:	462a      	mov	r2, r5
 801415c:	4b0f      	ldr	r3, [pc, #60]	; (801419c <_svfiprintf_r+0x1f8>)
 801415e:	a904      	add	r1, sp, #16
 8014160:	4638      	mov	r0, r7
 8014162:	f3af 8000 	nop.w
 8014166:	1c42      	adds	r2, r0, #1
 8014168:	4606      	mov	r6, r0
 801416a:	d1d6      	bne.n	801411a <_svfiprintf_r+0x176>
 801416c:	89ab      	ldrh	r3, [r5, #12]
 801416e:	065b      	lsls	r3, r3, #25
 8014170:	f53f af2c 	bmi.w	8013fcc <_svfiprintf_r+0x28>
 8014174:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014176:	b01d      	add	sp, #116	; 0x74
 8014178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801417c:	ab03      	add	r3, sp, #12
 801417e:	9300      	str	r3, [sp, #0]
 8014180:	462a      	mov	r2, r5
 8014182:	4b06      	ldr	r3, [pc, #24]	; (801419c <_svfiprintf_r+0x1f8>)
 8014184:	a904      	add	r1, sp, #16
 8014186:	4638      	mov	r0, r7
 8014188:	f000 f9d4 	bl	8014534 <_printf_i>
 801418c:	e7eb      	b.n	8014166 <_svfiprintf_r+0x1c2>
 801418e:	bf00      	nop
 8014190:	08016ca4 	.word	0x08016ca4
 8014194:	08016cae 	.word	0x08016cae
 8014198:	00000000 	.word	0x00000000
 801419c:	08013eed 	.word	0x08013eed
 80141a0:	08016caa 	.word	0x08016caa

080141a4 <__sfputc_r>:
 80141a4:	6893      	ldr	r3, [r2, #8]
 80141a6:	3b01      	subs	r3, #1
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	b410      	push	{r4}
 80141ac:	6093      	str	r3, [r2, #8]
 80141ae:	da08      	bge.n	80141c2 <__sfputc_r+0x1e>
 80141b0:	6994      	ldr	r4, [r2, #24]
 80141b2:	42a3      	cmp	r3, r4
 80141b4:	db01      	blt.n	80141ba <__sfputc_r+0x16>
 80141b6:	290a      	cmp	r1, #10
 80141b8:	d103      	bne.n	80141c2 <__sfputc_r+0x1e>
 80141ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80141be:	f7ff bba9 	b.w	8013914 <__swbuf_r>
 80141c2:	6813      	ldr	r3, [r2, #0]
 80141c4:	1c58      	adds	r0, r3, #1
 80141c6:	6010      	str	r0, [r2, #0]
 80141c8:	7019      	strb	r1, [r3, #0]
 80141ca:	4608      	mov	r0, r1
 80141cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80141d0:	4770      	bx	lr

080141d2 <__sfputs_r>:
 80141d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80141d4:	4606      	mov	r6, r0
 80141d6:	460f      	mov	r7, r1
 80141d8:	4614      	mov	r4, r2
 80141da:	18d5      	adds	r5, r2, r3
 80141dc:	42ac      	cmp	r4, r5
 80141de:	d101      	bne.n	80141e4 <__sfputs_r+0x12>
 80141e0:	2000      	movs	r0, #0
 80141e2:	e007      	b.n	80141f4 <__sfputs_r+0x22>
 80141e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80141e8:	463a      	mov	r2, r7
 80141ea:	4630      	mov	r0, r6
 80141ec:	f7ff ffda 	bl	80141a4 <__sfputc_r>
 80141f0:	1c43      	adds	r3, r0, #1
 80141f2:	d1f3      	bne.n	80141dc <__sfputs_r+0xa>
 80141f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080141f8 <_vfiprintf_r>:
 80141f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141fc:	460d      	mov	r5, r1
 80141fe:	b09d      	sub	sp, #116	; 0x74
 8014200:	4614      	mov	r4, r2
 8014202:	4698      	mov	r8, r3
 8014204:	4606      	mov	r6, r0
 8014206:	b118      	cbz	r0, 8014210 <_vfiprintf_r+0x18>
 8014208:	6983      	ldr	r3, [r0, #24]
 801420a:	b90b      	cbnz	r3, 8014210 <_vfiprintf_r+0x18>
 801420c:	f7ff fd5c 	bl	8013cc8 <__sinit>
 8014210:	4b89      	ldr	r3, [pc, #548]	; (8014438 <_vfiprintf_r+0x240>)
 8014212:	429d      	cmp	r5, r3
 8014214:	d11b      	bne.n	801424e <_vfiprintf_r+0x56>
 8014216:	6875      	ldr	r5, [r6, #4]
 8014218:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801421a:	07d9      	lsls	r1, r3, #31
 801421c:	d405      	bmi.n	801422a <_vfiprintf_r+0x32>
 801421e:	89ab      	ldrh	r3, [r5, #12]
 8014220:	059a      	lsls	r2, r3, #22
 8014222:	d402      	bmi.n	801422a <_vfiprintf_r+0x32>
 8014224:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014226:	f7ff fded 	bl	8013e04 <__retarget_lock_acquire_recursive>
 801422a:	89ab      	ldrh	r3, [r5, #12]
 801422c:	071b      	lsls	r3, r3, #28
 801422e:	d501      	bpl.n	8014234 <_vfiprintf_r+0x3c>
 8014230:	692b      	ldr	r3, [r5, #16]
 8014232:	b9eb      	cbnz	r3, 8014270 <_vfiprintf_r+0x78>
 8014234:	4629      	mov	r1, r5
 8014236:	4630      	mov	r0, r6
 8014238:	f7ff fbbe 	bl	80139b8 <__swsetup_r>
 801423c:	b1c0      	cbz	r0, 8014270 <_vfiprintf_r+0x78>
 801423e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014240:	07dc      	lsls	r4, r3, #31
 8014242:	d50e      	bpl.n	8014262 <_vfiprintf_r+0x6a>
 8014244:	f04f 30ff 	mov.w	r0, #4294967295
 8014248:	b01d      	add	sp, #116	; 0x74
 801424a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801424e:	4b7b      	ldr	r3, [pc, #492]	; (801443c <_vfiprintf_r+0x244>)
 8014250:	429d      	cmp	r5, r3
 8014252:	d101      	bne.n	8014258 <_vfiprintf_r+0x60>
 8014254:	68b5      	ldr	r5, [r6, #8]
 8014256:	e7df      	b.n	8014218 <_vfiprintf_r+0x20>
 8014258:	4b79      	ldr	r3, [pc, #484]	; (8014440 <_vfiprintf_r+0x248>)
 801425a:	429d      	cmp	r5, r3
 801425c:	bf08      	it	eq
 801425e:	68f5      	ldreq	r5, [r6, #12]
 8014260:	e7da      	b.n	8014218 <_vfiprintf_r+0x20>
 8014262:	89ab      	ldrh	r3, [r5, #12]
 8014264:	0598      	lsls	r0, r3, #22
 8014266:	d4ed      	bmi.n	8014244 <_vfiprintf_r+0x4c>
 8014268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801426a:	f7ff fdcc 	bl	8013e06 <__retarget_lock_release_recursive>
 801426e:	e7e9      	b.n	8014244 <_vfiprintf_r+0x4c>
 8014270:	2300      	movs	r3, #0
 8014272:	9309      	str	r3, [sp, #36]	; 0x24
 8014274:	2320      	movs	r3, #32
 8014276:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801427a:	f8cd 800c 	str.w	r8, [sp, #12]
 801427e:	2330      	movs	r3, #48	; 0x30
 8014280:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014444 <_vfiprintf_r+0x24c>
 8014284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014288:	f04f 0901 	mov.w	r9, #1
 801428c:	4623      	mov	r3, r4
 801428e:	469a      	mov	sl, r3
 8014290:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014294:	b10a      	cbz	r2, 801429a <_vfiprintf_r+0xa2>
 8014296:	2a25      	cmp	r2, #37	; 0x25
 8014298:	d1f9      	bne.n	801428e <_vfiprintf_r+0x96>
 801429a:	ebba 0b04 	subs.w	fp, sl, r4
 801429e:	d00b      	beq.n	80142b8 <_vfiprintf_r+0xc0>
 80142a0:	465b      	mov	r3, fp
 80142a2:	4622      	mov	r2, r4
 80142a4:	4629      	mov	r1, r5
 80142a6:	4630      	mov	r0, r6
 80142a8:	f7ff ff93 	bl	80141d2 <__sfputs_r>
 80142ac:	3001      	adds	r0, #1
 80142ae:	f000 80aa 	beq.w	8014406 <_vfiprintf_r+0x20e>
 80142b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80142b4:	445a      	add	r2, fp
 80142b6:	9209      	str	r2, [sp, #36]	; 0x24
 80142b8:	f89a 3000 	ldrb.w	r3, [sl]
 80142bc:	2b00      	cmp	r3, #0
 80142be:	f000 80a2 	beq.w	8014406 <_vfiprintf_r+0x20e>
 80142c2:	2300      	movs	r3, #0
 80142c4:	f04f 32ff 	mov.w	r2, #4294967295
 80142c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80142cc:	f10a 0a01 	add.w	sl, sl, #1
 80142d0:	9304      	str	r3, [sp, #16]
 80142d2:	9307      	str	r3, [sp, #28]
 80142d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80142d8:	931a      	str	r3, [sp, #104]	; 0x68
 80142da:	4654      	mov	r4, sl
 80142dc:	2205      	movs	r2, #5
 80142de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142e2:	4858      	ldr	r0, [pc, #352]	; (8014444 <_vfiprintf_r+0x24c>)
 80142e4:	f7eb ff7c 	bl	80001e0 <memchr>
 80142e8:	9a04      	ldr	r2, [sp, #16]
 80142ea:	b9d8      	cbnz	r0, 8014324 <_vfiprintf_r+0x12c>
 80142ec:	06d1      	lsls	r1, r2, #27
 80142ee:	bf44      	itt	mi
 80142f0:	2320      	movmi	r3, #32
 80142f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80142f6:	0713      	lsls	r3, r2, #28
 80142f8:	bf44      	itt	mi
 80142fa:	232b      	movmi	r3, #43	; 0x2b
 80142fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014300:	f89a 3000 	ldrb.w	r3, [sl]
 8014304:	2b2a      	cmp	r3, #42	; 0x2a
 8014306:	d015      	beq.n	8014334 <_vfiprintf_r+0x13c>
 8014308:	9a07      	ldr	r2, [sp, #28]
 801430a:	4654      	mov	r4, sl
 801430c:	2000      	movs	r0, #0
 801430e:	f04f 0c0a 	mov.w	ip, #10
 8014312:	4621      	mov	r1, r4
 8014314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014318:	3b30      	subs	r3, #48	; 0x30
 801431a:	2b09      	cmp	r3, #9
 801431c:	d94e      	bls.n	80143bc <_vfiprintf_r+0x1c4>
 801431e:	b1b0      	cbz	r0, 801434e <_vfiprintf_r+0x156>
 8014320:	9207      	str	r2, [sp, #28]
 8014322:	e014      	b.n	801434e <_vfiprintf_r+0x156>
 8014324:	eba0 0308 	sub.w	r3, r0, r8
 8014328:	fa09 f303 	lsl.w	r3, r9, r3
 801432c:	4313      	orrs	r3, r2
 801432e:	9304      	str	r3, [sp, #16]
 8014330:	46a2      	mov	sl, r4
 8014332:	e7d2      	b.n	80142da <_vfiprintf_r+0xe2>
 8014334:	9b03      	ldr	r3, [sp, #12]
 8014336:	1d19      	adds	r1, r3, #4
 8014338:	681b      	ldr	r3, [r3, #0]
 801433a:	9103      	str	r1, [sp, #12]
 801433c:	2b00      	cmp	r3, #0
 801433e:	bfbb      	ittet	lt
 8014340:	425b      	neglt	r3, r3
 8014342:	f042 0202 	orrlt.w	r2, r2, #2
 8014346:	9307      	strge	r3, [sp, #28]
 8014348:	9307      	strlt	r3, [sp, #28]
 801434a:	bfb8      	it	lt
 801434c:	9204      	strlt	r2, [sp, #16]
 801434e:	7823      	ldrb	r3, [r4, #0]
 8014350:	2b2e      	cmp	r3, #46	; 0x2e
 8014352:	d10c      	bne.n	801436e <_vfiprintf_r+0x176>
 8014354:	7863      	ldrb	r3, [r4, #1]
 8014356:	2b2a      	cmp	r3, #42	; 0x2a
 8014358:	d135      	bne.n	80143c6 <_vfiprintf_r+0x1ce>
 801435a:	9b03      	ldr	r3, [sp, #12]
 801435c:	1d1a      	adds	r2, r3, #4
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	9203      	str	r2, [sp, #12]
 8014362:	2b00      	cmp	r3, #0
 8014364:	bfb8      	it	lt
 8014366:	f04f 33ff 	movlt.w	r3, #4294967295
 801436a:	3402      	adds	r4, #2
 801436c:	9305      	str	r3, [sp, #20]
 801436e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014454 <_vfiprintf_r+0x25c>
 8014372:	7821      	ldrb	r1, [r4, #0]
 8014374:	2203      	movs	r2, #3
 8014376:	4650      	mov	r0, sl
 8014378:	f7eb ff32 	bl	80001e0 <memchr>
 801437c:	b140      	cbz	r0, 8014390 <_vfiprintf_r+0x198>
 801437e:	2340      	movs	r3, #64	; 0x40
 8014380:	eba0 000a 	sub.w	r0, r0, sl
 8014384:	fa03 f000 	lsl.w	r0, r3, r0
 8014388:	9b04      	ldr	r3, [sp, #16]
 801438a:	4303      	orrs	r3, r0
 801438c:	3401      	adds	r4, #1
 801438e:	9304      	str	r3, [sp, #16]
 8014390:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014394:	482c      	ldr	r0, [pc, #176]	; (8014448 <_vfiprintf_r+0x250>)
 8014396:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801439a:	2206      	movs	r2, #6
 801439c:	f7eb ff20 	bl	80001e0 <memchr>
 80143a0:	2800      	cmp	r0, #0
 80143a2:	d03f      	beq.n	8014424 <_vfiprintf_r+0x22c>
 80143a4:	4b29      	ldr	r3, [pc, #164]	; (801444c <_vfiprintf_r+0x254>)
 80143a6:	bb1b      	cbnz	r3, 80143f0 <_vfiprintf_r+0x1f8>
 80143a8:	9b03      	ldr	r3, [sp, #12]
 80143aa:	3307      	adds	r3, #7
 80143ac:	f023 0307 	bic.w	r3, r3, #7
 80143b0:	3308      	adds	r3, #8
 80143b2:	9303      	str	r3, [sp, #12]
 80143b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80143b6:	443b      	add	r3, r7
 80143b8:	9309      	str	r3, [sp, #36]	; 0x24
 80143ba:	e767      	b.n	801428c <_vfiprintf_r+0x94>
 80143bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80143c0:	460c      	mov	r4, r1
 80143c2:	2001      	movs	r0, #1
 80143c4:	e7a5      	b.n	8014312 <_vfiprintf_r+0x11a>
 80143c6:	2300      	movs	r3, #0
 80143c8:	3401      	adds	r4, #1
 80143ca:	9305      	str	r3, [sp, #20]
 80143cc:	4619      	mov	r1, r3
 80143ce:	f04f 0c0a 	mov.w	ip, #10
 80143d2:	4620      	mov	r0, r4
 80143d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80143d8:	3a30      	subs	r2, #48	; 0x30
 80143da:	2a09      	cmp	r2, #9
 80143dc:	d903      	bls.n	80143e6 <_vfiprintf_r+0x1ee>
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d0c5      	beq.n	801436e <_vfiprintf_r+0x176>
 80143e2:	9105      	str	r1, [sp, #20]
 80143e4:	e7c3      	b.n	801436e <_vfiprintf_r+0x176>
 80143e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80143ea:	4604      	mov	r4, r0
 80143ec:	2301      	movs	r3, #1
 80143ee:	e7f0      	b.n	80143d2 <_vfiprintf_r+0x1da>
 80143f0:	ab03      	add	r3, sp, #12
 80143f2:	9300      	str	r3, [sp, #0]
 80143f4:	462a      	mov	r2, r5
 80143f6:	4b16      	ldr	r3, [pc, #88]	; (8014450 <_vfiprintf_r+0x258>)
 80143f8:	a904      	add	r1, sp, #16
 80143fa:	4630      	mov	r0, r6
 80143fc:	f3af 8000 	nop.w
 8014400:	4607      	mov	r7, r0
 8014402:	1c78      	adds	r0, r7, #1
 8014404:	d1d6      	bne.n	80143b4 <_vfiprintf_r+0x1bc>
 8014406:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014408:	07d9      	lsls	r1, r3, #31
 801440a:	d405      	bmi.n	8014418 <_vfiprintf_r+0x220>
 801440c:	89ab      	ldrh	r3, [r5, #12]
 801440e:	059a      	lsls	r2, r3, #22
 8014410:	d402      	bmi.n	8014418 <_vfiprintf_r+0x220>
 8014412:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014414:	f7ff fcf7 	bl	8013e06 <__retarget_lock_release_recursive>
 8014418:	89ab      	ldrh	r3, [r5, #12]
 801441a:	065b      	lsls	r3, r3, #25
 801441c:	f53f af12 	bmi.w	8014244 <_vfiprintf_r+0x4c>
 8014420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014422:	e711      	b.n	8014248 <_vfiprintf_r+0x50>
 8014424:	ab03      	add	r3, sp, #12
 8014426:	9300      	str	r3, [sp, #0]
 8014428:	462a      	mov	r2, r5
 801442a:	4b09      	ldr	r3, [pc, #36]	; (8014450 <_vfiprintf_r+0x258>)
 801442c:	a904      	add	r1, sp, #16
 801442e:	4630      	mov	r0, r6
 8014430:	f000 f880 	bl	8014534 <_printf_i>
 8014434:	e7e4      	b.n	8014400 <_vfiprintf_r+0x208>
 8014436:	bf00      	nop
 8014438:	08016c64 	.word	0x08016c64
 801443c:	08016c84 	.word	0x08016c84
 8014440:	08016c44 	.word	0x08016c44
 8014444:	08016ca4 	.word	0x08016ca4
 8014448:	08016cae 	.word	0x08016cae
 801444c:	00000000 	.word	0x00000000
 8014450:	080141d3 	.word	0x080141d3
 8014454:	08016caa 	.word	0x08016caa

08014458 <_printf_common>:
 8014458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801445c:	4616      	mov	r6, r2
 801445e:	4699      	mov	r9, r3
 8014460:	688a      	ldr	r2, [r1, #8]
 8014462:	690b      	ldr	r3, [r1, #16]
 8014464:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014468:	4293      	cmp	r3, r2
 801446a:	bfb8      	it	lt
 801446c:	4613      	movlt	r3, r2
 801446e:	6033      	str	r3, [r6, #0]
 8014470:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014474:	4607      	mov	r7, r0
 8014476:	460c      	mov	r4, r1
 8014478:	b10a      	cbz	r2, 801447e <_printf_common+0x26>
 801447a:	3301      	adds	r3, #1
 801447c:	6033      	str	r3, [r6, #0]
 801447e:	6823      	ldr	r3, [r4, #0]
 8014480:	0699      	lsls	r1, r3, #26
 8014482:	bf42      	ittt	mi
 8014484:	6833      	ldrmi	r3, [r6, #0]
 8014486:	3302      	addmi	r3, #2
 8014488:	6033      	strmi	r3, [r6, #0]
 801448a:	6825      	ldr	r5, [r4, #0]
 801448c:	f015 0506 	ands.w	r5, r5, #6
 8014490:	d106      	bne.n	80144a0 <_printf_common+0x48>
 8014492:	f104 0a19 	add.w	sl, r4, #25
 8014496:	68e3      	ldr	r3, [r4, #12]
 8014498:	6832      	ldr	r2, [r6, #0]
 801449a:	1a9b      	subs	r3, r3, r2
 801449c:	42ab      	cmp	r3, r5
 801449e:	dc26      	bgt.n	80144ee <_printf_common+0x96>
 80144a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80144a4:	1e13      	subs	r3, r2, #0
 80144a6:	6822      	ldr	r2, [r4, #0]
 80144a8:	bf18      	it	ne
 80144aa:	2301      	movne	r3, #1
 80144ac:	0692      	lsls	r2, r2, #26
 80144ae:	d42b      	bmi.n	8014508 <_printf_common+0xb0>
 80144b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80144b4:	4649      	mov	r1, r9
 80144b6:	4638      	mov	r0, r7
 80144b8:	47c0      	blx	r8
 80144ba:	3001      	adds	r0, #1
 80144bc:	d01e      	beq.n	80144fc <_printf_common+0xa4>
 80144be:	6823      	ldr	r3, [r4, #0]
 80144c0:	68e5      	ldr	r5, [r4, #12]
 80144c2:	6832      	ldr	r2, [r6, #0]
 80144c4:	f003 0306 	and.w	r3, r3, #6
 80144c8:	2b04      	cmp	r3, #4
 80144ca:	bf08      	it	eq
 80144cc:	1aad      	subeq	r5, r5, r2
 80144ce:	68a3      	ldr	r3, [r4, #8]
 80144d0:	6922      	ldr	r2, [r4, #16]
 80144d2:	bf0c      	ite	eq
 80144d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80144d8:	2500      	movne	r5, #0
 80144da:	4293      	cmp	r3, r2
 80144dc:	bfc4      	itt	gt
 80144de:	1a9b      	subgt	r3, r3, r2
 80144e0:	18ed      	addgt	r5, r5, r3
 80144e2:	2600      	movs	r6, #0
 80144e4:	341a      	adds	r4, #26
 80144e6:	42b5      	cmp	r5, r6
 80144e8:	d11a      	bne.n	8014520 <_printf_common+0xc8>
 80144ea:	2000      	movs	r0, #0
 80144ec:	e008      	b.n	8014500 <_printf_common+0xa8>
 80144ee:	2301      	movs	r3, #1
 80144f0:	4652      	mov	r2, sl
 80144f2:	4649      	mov	r1, r9
 80144f4:	4638      	mov	r0, r7
 80144f6:	47c0      	blx	r8
 80144f8:	3001      	adds	r0, #1
 80144fa:	d103      	bne.n	8014504 <_printf_common+0xac>
 80144fc:	f04f 30ff 	mov.w	r0, #4294967295
 8014500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014504:	3501      	adds	r5, #1
 8014506:	e7c6      	b.n	8014496 <_printf_common+0x3e>
 8014508:	18e1      	adds	r1, r4, r3
 801450a:	1c5a      	adds	r2, r3, #1
 801450c:	2030      	movs	r0, #48	; 0x30
 801450e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014512:	4422      	add	r2, r4
 8014514:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014518:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801451c:	3302      	adds	r3, #2
 801451e:	e7c7      	b.n	80144b0 <_printf_common+0x58>
 8014520:	2301      	movs	r3, #1
 8014522:	4622      	mov	r2, r4
 8014524:	4649      	mov	r1, r9
 8014526:	4638      	mov	r0, r7
 8014528:	47c0      	blx	r8
 801452a:	3001      	adds	r0, #1
 801452c:	d0e6      	beq.n	80144fc <_printf_common+0xa4>
 801452e:	3601      	adds	r6, #1
 8014530:	e7d9      	b.n	80144e6 <_printf_common+0x8e>
	...

08014534 <_printf_i>:
 8014534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014538:	7e0f      	ldrb	r7, [r1, #24]
 801453a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801453c:	2f78      	cmp	r7, #120	; 0x78
 801453e:	4691      	mov	r9, r2
 8014540:	4680      	mov	r8, r0
 8014542:	460c      	mov	r4, r1
 8014544:	469a      	mov	sl, r3
 8014546:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801454a:	d807      	bhi.n	801455c <_printf_i+0x28>
 801454c:	2f62      	cmp	r7, #98	; 0x62
 801454e:	d80a      	bhi.n	8014566 <_printf_i+0x32>
 8014550:	2f00      	cmp	r7, #0
 8014552:	f000 80d8 	beq.w	8014706 <_printf_i+0x1d2>
 8014556:	2f58      	cmp	r7, #88	; 0x58
 8014558:	f000 80a3 	beq.w	80146a2 <_printf_i+0x16e>
 801455c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014560:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014564:	e03a      	b.n	80145dc <_printf_i+0xa8>
 8014566:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801456a:	2b15      	cmp	r3, #21
 801456c:	d8f6      	bhi.n	801455c <_printf_i+0x28>
 801456e:	a101      	add	r1, pc, #4	; (adr r1, 8014574 <_printf_i+0x40>)
 8014570:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014574:	080145cd 	.word	0x080145cd
 8014578:	080145e1 	.word	0x080145e1
 801457c:	0801455d 	.word	0x0801455d
 8014580:	0801455d 	.word	0x0801455d
 8014584:	0801455d 	.word	0x0801455d
 8014588:	0801455d 	.word	0x0801455d
 801458c:	080145e1 	.word	0x080145e1
 8014590:	0801455d 	.word	0x0801455d
 8014594:	0801455d 	.word	0x0801455d
 8014598:	0801455d 	.word	0x0801455d
 801459c:	0801455d 	.word	0x0801455d
 80145a0:	080146ed 	.word	0x080146ed
 80145a4:	08014611 	.word	0x08014611
 80145a8:	080146cf 	.word	0x080146cf
 80145ac:	0801455d 	.word	0x0801455d
 80145b0:	0801455d 	.word	0x0801455d
 80145b4:	0801470f 	.word	0x0801470f
 80145b8:	0801455d 	.word	0x0801455d
 80145bc:	08014611 	.word	0x08014611
 80145c0:	0801455d 	.word	0x0801455d
 80145c4:	0801455d 	.word	0x0801455d
 80145c8:	080146d7 	.word	0x080146d7
 80145cc:	682b      	ldr	r3, [r5, #0]
 80145ce:	1d1a      	adds	r2, r3, #4
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	602a      	str	r2, [r5, #0]
 80145d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80145d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80145dc:	2301      	movs	r3, #1
 80145de:	e0a3      	b.n	8014728 <_printf_i+0x1f4>
 80145e0:	6820      	ldr	r0, [r4, #0]
 80145e2:	6829      	ldr	r1, [r5, #0]
 80145e4:	0606      	lsls	r6, r0, #24
 80145e6:	f101 0304 	add.w	r3, r1, #4
 80145ea:	d50a      	bpl.n	8014602 <_printf_i+0xce>
 80145ec:	680e      	ldr	r6, [r1, #0]
 80145ee:	602b      	str	r3, [r5, #0]
 80145f0:	2e00      	cmp	r6, #0
 80145f2:	da03      	bge.n	80145fc <_printf_i+0xc8>
 80145f4:	232d      	movs	r3, #45	; 0x2d
 80145f6:	4276      	negs	r6, r6
 80145f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80145fc:	485e      	ldr	r0, [pc, #376]	; (8014778 <_printf_i+0x244>)
 80145fe:	230a      	movs	r3, #10
 8014600:	e019      	b.n	8014636 <_printf_i+0x102>
 8014602:	680e      	ldr	r6, [r1, #0]
 8014604:	602b      	str	r3, [r5, #0]
 8014606:	f010 0f40 	tst.w	r0, #64	; 0x40
 801460a:	bf18      	it	ne
 801460c:	b236      	sxthne	r6, r6
 801460e:	e7ef      	b.n	80145f0 <_printf_i+0xbc>
 8014610:	682b      	ldr	r3, [r5, #0]
 8014612:	6820      	ldr	r0, [r4, #0]
 8014614:	1d19      	adds	r1, r3, #4
 8014616:	6029      	str	r1, [r5, #0]
 8014618:	0601      	lsls	r1, r0, #24
 801461a:	d501      	bpl.n	8014620 <_printf_i+0xec>
 801461c:	681e      	ldr	r6, [r3, #0]
 801461e:	e002      	b.n	8014626 <_printf_i+0xf2>
 8014620:	0646      	lsls	r6, r0, #25
 8014622:	d5fb      	bpl.n	801461c <_printf_i+0xe8>
 8014624:	881e      	ldrh	r6, [r3, #0]
 8014626:	4854      	ldr	r0, [pc, #336]	; (8014778 <_printf_i+0x244>)
 8014628:	2f6f      	cmp	r7, #111	; 0x6f
 801462a:	bf0c      	ite	eq
 801462c:	2308      	moveq	r3, #8
 801462e:	230a      	movne	r3, #10
 8014630:	2100      	movs	r1, #0
 8014632:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014636:	6865      	ldr	r5, [r4, #4]
 8014638:	60a5      	str	r5, [r4, #8]
 801463a:	2d00      	cmp	r5, #0
 801463c:	bfa2      	ittt	ge
 801463e:	6821      	ldrge	r1, [r4, #0]
 8014640:	f021 0104 	bicge.w	r1, r1, #4
 8014644:	6021      	strge	r1, [r4, #0]
 8014646:	b90e      	cbnz	r6, 801464c <_printf_i+0x118>
 8014648:	2d00      	cmp	r5, #0
 801464a:	d04d      	beq.n	80146e8 <_printf_i+0x1b4>
 801464c:	4615      	mov	r5, r2
 801464e:	fbb6 f1f3 	udiv	r1, r6, r3
 8014652:	fb03 6711 	mls	r7, r3, r1, r6
 8014656:	5dc7      	ldrb	r7, [r0, r7]
 8014658:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801465c:	4637      	mov	r7, r6
 801465e:	42bb      	cmp	r3, r7
 8014660:	460e      	mov	r6, r1
 8014662:	d9f4      	bls.n	801464e <_printf_i+0x11a>
 8014664:	2b08      	cmp	r3, #8
 8014666:	d10b      	bne.n	8014680 <_printf_i+0x14c>
 8014668:	6823      	ldr	r3, [r4, #0]
 801466a:	07de      	lsls	r6, r3, #31
 801466c:	d508      	bpl.n	8014680 <_printf_i+0x14c>
 801466e:	6923      	ldr	r3, [r4, #16]
 8014670:	6861      	ldr	r1, [r4, #4]
 8014672:	4299      	cmp	r1, r3
 8014674:	bfde      	ittt	le
 8014676:	2330      	movle	r3, #48	; 0x30
 8014678:	f805 3c01 	strble.w	r3, [r5, #-1]
 801467c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014680:	1b52      	subs	r2, r2, r5
 8014682:	6122      	str	r2, [r4, #16]
 8014684:	f8cd a000 	str.w	sl, [sp]
 8014688:	464b      	mov	r3, r9
 801468a:	aa03      	add	r2, sp, #12
 801468c:	4621      	mov	r1, r4
 801468e:	4640      	mov	r0, r8
 8014690:	f7ff fee2 	bl	8014458 <_printf_common>
 8014694:	3001      	adds	r0, #1
 8014696:	d14c      	bne.n	8014732 <_printf_i+0x1fe>
 8014698:	f04f 30ff 	mov.w	r0, #4294967295
 801469c:	b004      	add	sp, #16
 801469e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146a2:	4835      	ldr	r0, [pc, #212]	; (8014778 <_printf_i+0x244>)
 80146a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80146a8:	6829      	ldr	r1, [r5, #0]
 80146aa:	6823      	ldr	r3, [r4, #0]
 80146ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80146b0:	6029      	str	r1, [r5, #0]
 80146b2:	061d      	lsls	r5, r3, #24
 80146b4:	d514      	bpl.n	80146e0 <_printf_i+0x1ac>
 80146b6:	07df      	lsls	r7, r3, #31
 80146b8:	bf44      	itt	mi
 80146ba:	f043 0320 	orrmi.w	r3, r3, #32
 80146be:	6023      	strmi	r3, [r4, #0]
 80146c0:	b91e      	cbnz	r6, 80146ca <_printf_i+0x196>
 80146c2:	6823      	ldr	r3, [r4, #0]
 80146c4:	f023 0320 	bic.w	r3, r3, #32
 80146c8:	6023      	str	r3, [r4, #0]
 80146ca:	2310      	movs	r3, #16
 80146cc:	e7b0      	b.n	8014630 <_printf_i+0xfc>
 80146ce:	6823      	ldr	r3, [r4, #0]
 80146d0:	f043 0320 	orr.w	r3, r3, #32
 80146d4:	6023      	str	r3, [r4, #0]
 80146d6:	2378      	movs	r3, #120	; 0x78
 80146d8:	4828      	ldr	r0, [pc, #160]	; (801477c <_printf_i+0x248>)
 80146da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80146de:	e7e3      	b.n	80146a8 <_printf_i+0x174>
 80146e0:	0659      	lsls	r1, r3, #25
 80146e2:	bf48      	it	mi
 80146e4:	b2b6      	uxthmi	r6, r6
 80146e6:	e7e6      	b.n	80146b6 <_printf_i+0x182>
 80146e8:	4615      	mov	r5, r2
 80146ea:	e7bb      	b.n	8014664 <_printf_i+0x130>
 80146ec:	682b      	ldr	r3, [r5, #0]
 80146ee:	6826      	ldr	r6, [r4, #0]
 80146f0:	6961      	ldr	r1, [r4, #20]
 80146f2:	1d18      	adds	r0, r3, #4
 80146f4:	6028      	str	r0, [r5, #0]
 80146f6:	0635      	lsls	r5, r6, #24
 80146f8:	681b      	ldr	r3, [r3, #0]
 80146fa:	d501      	bpl.n	8014700 <_printf_i+0x1cc>
 80146fc:	6019      	str	r1, [r3, #0]
 80146fe:	e002      	b.n	8014706 <_printf_i+0x1d2>
 8014700:	0670      	lsls	r0, r6, #25
 8014702:	d5fb      	bpl.n	80146fc <_printf_i+0x1c8>
 8014704:	8019      	strh	r1, [r3, #0]
 8014706:	2300      	movs	r3, #0
 8014708:	6123      	str	r3, [r4, #16]
 801470a:	4615      	mov	r5, r2
 801470c:	e7ba      	b.n	8014684 <_printf_i+0x150>
 801470e:	682b      	ldr	r3, [r5, #0]
 8014710:	1d1a      	adds	r2, r3, #4
 8014712:	602a      	str	r2, [r5, #0]
 8014714:	681d      	ldr	r5, [r3, #0]
 8014716:	6862      	ldr	r2, [r4, #4]
 8014718:	2100      	movs	r1, #0
 801471a:	4628      	mov	r0, r5
 801471c:	f7eb fd60 	bl	80001e0 <memchr>
 8014720:	b108      	cbz	r0, 8014726 <_printf_i+0x1f2>
 8014722:	1b40      	subs	r0, r0, r5
 8014724:	6060      	str	r0, [r4, #4]
 8014726:	6863      	ldr	r3, [r4, #4]
 8014728:	6123      	str	r3, [r4, #16]
 801472a:	2300      	movs	r3, #0
 801472c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014730:	e7a8      	b.n	8014684 <_printf_i+0x150>
 8014732:	6923      	ldr	r3, [r4, #16]
 8014734:	462a      	mov	r2, r5
 8014736:	4649      	mov	r1, r9
 8014738:	4640      	mov	r0, r8
 801473a:	47d0      	blx	sl
 801473c:	3001      	adds	r0, #1
 801473e:	d0ab      	beq.n	8014698 <_printf_i+0x164>
 8014740:	6823      	ldr	r3, [r4, #0]
 8014742:	079b      	lsls	r3, r3, #30
 8014744:	d413      	bmi.n	801476e <_printf_i+0x23a>
 8014746:	68e0      	ldr	r0, [r4, #12]
 8014748:	9b03      	ldr	r3, [sp, #12]
 801474a:	4298      	cmp	r0, r3
 801474c:	bfb8      	it	lt
 801474e:	4618      	movlt	r0, r3
 8014750:	e7a4      	b.n	801469c <_printf_i+0x168>
 8014752:	2301      	movs	r3, #1
 8014754:	4632      	mov	r2, r6
 8014756:	4649      	mov	r1, r9
 8014758:	4640      	mov	r0, r8
 801475a:	47d0      	blx	sl
 801475c:	3001      	adds	r0, #1
 801475e:	d09b      	beq.n	8014698 <_printf_i+0x164>
 8014760:	3501      	adds	r5, #1
 8014762:	68e3      	ldr	r3, [r4, #12]
 8014764:	9903      	ldr	r1, [sp, #12]
 8014766:	1a5b      	subs	r3, r3, r1
 8014768:	42ab      	cmp	r3, r5
 801476a:	dcf2      	bgt.n	8014752 <_printf_i+0x21e>
 801476c:	e7eb      	b.n	8014746 <_printf_i+0x212>
 801476e:	2500      	movs	r5, #0
 8014770:	f104 0619 	add.w	r6, r4, #25
 8014774:	e7f5      	b.n	8014762 <_printf_i+0x22e>
 8014776:	bf00      	nop
 8014778:	08016cb5 	.word	0x08016cb5
 801477c:	08016cc6 	.word	0x08016cc6

08014780 <__sread>:
 8014780:	b510      	push	{r4, lr}
 8014782:	460c      	mov	r4, r1
 8014784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014788:	f000 f8ec 	bl	8014964 <_read_r>
 801478c:	2800      	cmp	r0, #0
 801478e:	bfab      	itete	ge
 8014790:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014792:	89a3      	ldrhlt	r3, [r4, #12]
 8014794:	181b      	addge	r3, r3, r0
 8014796:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801479a:	bfac      	ite	ge
 801479c:	6563      	strge	r3, [r4, #84]	; 0x54
 801479e:	81a3      	strhlt	r3, [r4, #12]
 80147a0:	bd10      	pop	{r4, pc}

080147a2 <__swrite>:
 80147a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147a6:	461f      	mov	r7, r3
 80147a8:	898b      	ldrh	r3, [r1, #12]
 80147aa:	05db      	lsls	r3, r3, #23
 80147ac:	4605      	mov	r5, r0
 80147ae:	460c      	mov	r4, r1
 80147b0:	4616      	mov	r6, r2
 80147b2:	d505      	bpl.n	80147c0 <__swrite+0x1e>
 80147b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147b8:	2302      	movs	r3, #2
 80147ba:	2200      	movs	r2, #0
 80147bc:	f000 f868 	bl	8014890 <_lseek_r>
 80147c0:	89a3      	ldrh	r3, [r4, #12]
 80147c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80147c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80147ca:	81a3      	strh	r3, [r4, #12]
 80147cc:	4632      	mov	r2, r6
 80147ce:	463b      	mov	r3, r7
 80147d0:	4628      	mov	r0, r5
 80147d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80147d6:	f000 b817 	b.w	8014808 <_write_r>

080147da <__sseek>:
 80147da:	b510      	push	{r4, lr}
 80147dc:	460c      	mov	r4, r1
 80147de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147e2:	f000 f855 	bl	8014890 <_lseek_r>
 80147e6:	1c43      	adds	r3, r0, #1
 80147e8:	89a3      	ldrh	r3, [r4, #12]
 80147ea:	bf15      	itete	ne
 80147ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80147ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80147f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80147f6:	81a3      	strheq	r3, [r4, #12]
 80147f8:	bf18      	it	ne
 80147fa:	81a3      	strhne	r3, [r4, #12]
 80147fc:	bd10      	pop	{r4, pc}

080147fe <__sclose>:
 80147fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014802:	f000 b813 	b.w	801482c <_close_r>
	...

08014808 <_write_r>:
 8014808:	b538      	push	{r3, r4, r5, lr}
 801480a:	4d07      	ldr	r5, [pc, #28]	; (8014828 <_write_r+0x20>)
 801480c:	4604      	mov	r4, r0
 801480e:	4608      	mov	r0, r1
 8014810:	4611      	mov	r1, r2
 8014812:	2200      	movs	r2, #0
 8014814:	602a      	str	r2, [r5, #0]
 8014816:	461a      	mov	r2, r3
 8014818:	f7ee fd65 	bl	80032e6 <_write>
 801481c:	1c43      	adds	r3, r0, #1
 801481e:	d102      	bne.n	8014826 <_write_r+0x1e>
 8014820:	682b      	ldr	r3, [r5, #0]
 8014822:	b103      	cbz	r3, 8014826 <_write_r+0x1e>
 8014824:	6023      	str	r3, [r4, #0]
 8014826:	bd38      	pop	{r3, r4, r5, pc}
 8014828:	20005a5c 	.word	0x20005a5c

0801482c <_close_r>:
 801482c:	b538      	push	{r3, r4, r5, lr}
 801482e:	4d06      	ldr	r5, [pc, #24]	; (8014848 <_close_r+0x1c>)
 8014830:	2300      	movs	r3, #0
 8014832:	4604      	mov	r4, r0
 8014834:	4608      	mov	r0, r1
 8014836:	602b      	str	r3, [r5, #0]
 8014838:	f7ee fd71 	bl	800331e <_close>
 801483c:	1c43      	adds	r3, r0, #1
 801483e:	d102      	bne.n	8014846 <_close_r+0x1a>
 8014840:	682b      	ldr	r3, [r5, #0]
 8014842:	b103      	cbz	r3, 8014846 <_close_r+0x1a>
 8014844:	6023      	str	r3, [r4, #0]
 8014846:	bd38      	pop	{r3, r4, r5, pc}
 8014848:	20005a5c 	.word	0x20005a5c

0801484c <_fstat_r>:
 801484c:	b538      	push	{r3, r4, r5, lr}
 801484e:	4d07      	ldr	r5, [pc, #28]	; (801486c <_fstat_r+0x20>)
 8014850:	2300      	movs	r3, #0
 8014852:	4604      	mov	r4, r0
 8014854:	4608      	mov	r0, r1
 8014856:	4611      	mov	r1, r2
 8014858:	602b      	str	r3, [r5, #0]
 801485a:	f7ee fd6c 	bl	8003336 <_fstat>
 801485e:	1c43      	adds	r3, r0, #1
 8014860:	d102      	bne.n	8014868 <_fstat_r+0x1c>
 8014862:	682b      	ldr	r3, [r5, #0]
 8014864:	b103      	cbz	r3, 8014868 <_fstat_r+0x1c>
 8014866:	6023      	str	r3, [r4, #0]
 8014868:	bd38      	pop	{r3, r4, r5, pc}
 801486a:	bf00      	nop
 801486c:	20005a5c 	.word	0x20005a5c

08014870 <_isatty_r>:
 8014870:	b538      	push	{r3, r4, r5, lr}
 8014872:	4d06      	ldr	r5, [pc, #24]	; (801488c <_isatty_r+0x1c>)
 8014874:	2300      	movs	r3, #0
 8014876:	4604      	mov	r4, r0
 8014878:	4608      	mov	r0, r1
 801487a:	602b      	str	r3, [r5, #0]
 801487c:	f7ee fd6b 	bl	8003356 <_isatty>
 8014880:	1c43      	adds	r3, r0, #1
 8014882:	d102      	bne.n	801488a <_isatty_r+0x1a>
 8014884:	682b      	ldr	r3, [r5, #0]
 8014886:	b103      	cbz	r3, 801488a <_isatty_r+0x1a>
 8014888:	6023      	str	r3, [r4, #0]
 801488a:	bd38      	pop	{r3, r4, r5, pc}
 801488c:	20005a5c 	.word	0x20005a5c

08014890 <_lseek_r>:
 8014890:	b538      	push	{r3, r4, r5, lr}
 8014892:	4d07      	ldr	r5, [pc, #28]	; (80148b0 <_lseek_r+0x20>)
 8014894:	4604      	mov	r4, r0
 8014896:	4608      	mov	r0, r1
 8014898:	4611      	mov	r1, r2
 801489a:	2200      	movs	r2, #0
 801489c:	602a      	str	r2, [r5, #0]
 801489e:	461a      	mov	r2, r3
 80148a0:	f7ee fd64 	bl	800336c <_lseek>
 80148a4:	1c43      	adds	r3, r0, #1
 80148a6:	d102      	bne.n	80148ae <_lseek_r+0x1e>
 80148a8:	682b      	ldr	r3, [r5, #0]
 80148aa:	b103      	cbz	r3, 80148ae <_lseek_r+0x1e>
 80148ac:	6023      	str	r3, [r4, #0]
 80148ae:	bd38      	pop	{r3, r4, r5, pc}
 80148b0:	20005a5c 	.word	0x20005a5c

080148b4 <memcpy>:
 80148b4:	440a      	add	r2, r1
 80148b6:	4291      	cmp	r1, r2
 80148b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80148bc:	d100      	bne.n	80148c0 <memcpy+0xc>
 80148be:	4770      	bx	lr
 80148c0:	b510      	push	{r4, lr}
 80148c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80148c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80148ca:	4291      	cmp	r1, r2
 80148cc:	d1f9      	bne.n	80148c2 <memcpy+0xe>
 80148ce:	bd10      	pop	{r4, pc}

080148d0 <memmove>:
 80148d0:	4288      	cmp	r0, r1
 80148d2:	b510      	push	{r4, lr}
 80148d4:	eb01 0402 	add.w	r4, r1, r2
 80148d8:	d902      	bls.n	80148e0 <memmove+0x10>
 80148da:	4284      	cmp	r4, r0
 80148dc:	4623      	mov	r3, r4
 80148de:	d807      	bhi.n	80148f0 <memmove+0x20>
 80148e0:	1e43      	subs	r3, r0, #1
 80148e2:	42a1      	cmp	r1, r4
 80148e4:	d008      	beq.n	80148f8 <memmove+0x28>
 80148e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80148ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80148ee:	e7f8      	b.n	80148e2 <memmove+0x12>
 80148f0:	4402      	add	r2, r0
 80148f2:	4601      	mov	r1, r0
 80148f4:	428a      	cmp	r2, r1
 80148f6:	d100      	bne.n	80148fa <memmove+0x2a>
 80148f8:	bd10      	pop	{r4, pc}
 80148fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80148fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014902:	e7f7      	b.n	80148f4 <memmove+0x24>

08014904 <_realloc_r>:
 8014904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014908:	4680      	mov	r8, r0
 801490a:	4614      	mov	r4, r2
 801490c:	460e      	mov	r6, r1
 801490e:	b921      	cbnz	r1, 801491a <_realloc_r+0x16>
 8014910:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014914:	4611      	mov	r1, r2
 8014916:	f7fe bec3 	b.w	80136a0 <_malloc_r>
 801491a:	b92a      	cbnz	r2, 8014928 <_realloc_r+0x24>
 801491c:	f7fe fe54 	bl	80135c8 <_free_r>
 8014920:	4625      	mov	r5, r4
 8014922:	4628      	mov	r0, r5
 8014924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014928:	f000 f82e 	bl	8014988 <_malloc_usable_size_r>
 801492c:	4284      	cmp	r4, r0
 801492e:	4607      	mov	r7, r0
 8014930:	d802      	bhi.n	8014938 <_realloc_r+0x34>
 8014932:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014936:	d812      	bhi.n	801495e <_realloc_r+0x5a>
 8014938:	4621      	mov	r1, r4
 801493a:	4640      	mov	r0, r8
 801493c:	f7fe feb0 	bl	80136a0 <_malloc_r>
 8014940:	4605      	mov	r5, r0
 8014942:	2800      	cmp	r0, #0
 8014944:	d0ed      	beq.n	8014922 <_realloc_r+0x1e>
 8014946:	42bc      	cmp	r4, r7
 8014948:	4622      	mov	r2, r4
 801494a:	4631      	mov	r1, r6
 801494c:	bf28      	it	cs
 801494e:	463a      	movcs	r2, r7
 8014950:	f7ff ffb0 	bl	80148b4 <memcpy>
 8014954:	4631      	mov	r1, r6
 8014956:	4640      	mov	r0, r8
 8014958:	f7fe fe36 	bl	80135c8 <_free_r>
 801495c:	e7e1      	b.n	8014922 <_realloc_r+0x1e>
 801495e:	4635      	mov	r5, r6
 8014960:	e7df      	b.n	8014922 <_realloc_r+0x1e>
	...

08014964 <_read_r>:
 8014964:	b538      	push	{r3, r4, r5, lr}
 8014966:	4d07      	ldr	r5, [pc, #28]	; (8014984 <_read_r+0x20>)
 8014968:	4604      	mov	r4, r0
 801496a:	4608      	mov	r0, r1
 801496c:	4611      	mov	r1, r2
 801496e:	2200      	movs	r2, #0
 8014970:	602a      	str	r2, [r5, #0]
 8014972:	461a      	mov	r2, r3
 8014974:	f7ee fc9a 	bl	80032ac <_read>
 8014978:	1c43      	adds	r3, r0, #1
 801497a:	d102      	bne.n	8014982 <_read_r+0x1e>
 801497c:	682b      	ldr	r3, [r5, #0]
 801497e:	b103      	cbz	r3, 8014982 <_read_r+0x1e>
 8014980:	6023      	str	r3, [r4, #0]
 8014982:	bd38      	pop	{r3, r4, r5, pc}
 8014984:	20005a5c 	.word	0x20005a5c

08014988 <_malloc_usable_size_r>:
 8014988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801498c:	1f18      	subs	r0, r3, #4
 801498e:	2b00      	cmp	r3, #0
 8014990:	bfbc      	itt	lt
 8014992:	580b      	ldrlt	r3, [r1, r0]
 8014994:	18c0      	addlt	r0, r0, r3
 8014996:	4770      	bx	lr

08014998 <_init>:
 8014998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801499a:	bf00      	nop
 801499c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801499e:	bc08      	pop	{r3}
 80149a0:	469e      	mov	lr, r3
 80149a2:	4770      	bx	lr

080149a4 <_fini>:
 80149a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80149a6:	bf00      	nop
 80149a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80149aa:	bc08      	pop	{r3}
 80149ac:	469e      	mov	lr, r3
 80149ae:	4770      	bx	lr
