#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 24 19:06:39 2022
# Process ID: 14220
# Current directory: D:/study/verilog/debug/RISCV/mips_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12724 D:\study\verilog\debug\RISCV\mips_cpu\mips_cpu.xpr
# Log file: D:/study/verilog/debug/RISCV/mips_cpu/vivado.log
# Journal file: D:/study/verilog/debug/RISCV/mips_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/study/verilog/debug/RISCV/mips_cpu/mips_cpu.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_simulation
source myplayer_tb.tcl
run 10 us
current_wave_config {Untitled 1}
add_wave {{/myplayer_tb/plyr/aRiscvcpu/INTRsignalGEN_1/DFFF_out}} 
restart
run 10 us
close_sim
