module Full_adder_tb( );
reg a,b,c;
wire sum,carry;
Full_adder uut (.a(a),.b(b),.c(c),.sum(sum),.carry(carry));
initial 
begin
    $monitor("time=%1t  | a=%a  b=%b c=%c | sum=%b carry = %b",$time,a,b,c,sum,carry);
    
    a = 0; b = 0; c = 0; #10;
    a = 0; b = 0; c = 1; #10;
    a = 0; b = 1; c = 0; #10;
    a = 0; b = 1; c = 1; #10;
    a = 1; b = 0; c = 0; #10;
    a = 1; b = 0; c = 1; #10;
    a = 1; b = 1; c = 0; #10;
    a = 1; b = 1; c = 1; #10;
   
    $stop;
             end
     
endmodule
