<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUSubtarget.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUSubtarget.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Implements the AMDGPU specific subclass of TargetSubtarget.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SmallString_8h_source.html">llvm/ADT/SmallString.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;AMDGPUGenSubtargetInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUSubtarget.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUSubtarget_8cpp__incl.png" border="0" usemap="#AMDGPUSubtarget_8cpp" alt=""/></div>
<map name="AMDGPUSubtarget_8cpp" id="AMDGPUSubtarget_8cpp">
<area shape="rect" id="node2" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1237,80,1393,107"/><area shape="rect" id="node24" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="1565,162,1711,189"/><area shape="rect" id="node34" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="2407,162,2525,189"/><area shape="rect" id="node37" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="2399,80,2581,107"/><area shape="rect" id="node39" href="MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="3134,162,3377,189"/><area shape="rect" id="node44" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="2147,80,2273,107"/><area shape="rect" id="node45" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="2281,162,2379,189"/><area shape="rect" id="node48" href="SIMachineFunctionInfo_8h.html" title="SIMachineFunctionInfo.h" alt="" coords="2885,162,3060,189"/><area shape="rect" id="node50" href="SmallString_8h.html" title="llvm/ADT/SmallString.h" alt="" coords="921,251,1089,278"/><area shape="rect" id="node3" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="701,162,793,189"/><area shape="rect" id="node8" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="913,341,1064,367"/><area shape="rect" id="node12" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1353,162,1541,189"/><area shape="rect" id="node15" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2051,251,2193,278"/><area shape="rect" id="node20" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="289,251,453,278"/><area shape="rect" id="node26" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1291,251,1463,278"/><area shape="rect" id="node29" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1113,251,1267,278"/><area shape="rect" id="node32" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="943,155,1141,196"/><area shape="rect" id="node4" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="631,341,837,367"/><area shape="rect" id="node7" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="648,251,847,278"/><area shape="rect" id="node13" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2044,423,2277,449"/><area shape="rect" id="node14" href="TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="1487,251,1730,278"/><area shape="rect" id="node16" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="2323,341,2489,367"/><area shape="rect" id="node17" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2062,341,2259,367"/><area shape="rect" id="node21" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="212,341,347,367"/><area shape="rect" id="node22" href="TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="5,333,188,375"/><area shape="rect" id="node25" href="AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="1805,251,1975,278"/><area shape="rect" id="node30" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1089,341,1259,367"/><area shape="rect" id="node35" href="R600Defines_8h.html" title="R600Defines.h" alt="" coords="2501,251,2615,278"/><area shape="rect" id="node36" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="2336,251,2476,278"/><area shape="rect" id="node38" href="PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="2077,162,2257,189"/><area shape="rect" id="node43" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="2636,341,2797,367"/><area shape="rect" id="node40" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="3207,244,3405,285"/><area shape="rect" id="node41" href="RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="3429,251,3663,278"/><area shape="rect" id="node42" href="ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="3687,251,3938,278"/><area shape="rect" id="node46" href="SIDefines_8h.html" title="SIDefines.h" alt="" coords="2217,251,2312,278"/><area shape="rect" id="node47" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="2639,251,2759,278"/><area shape="rect" id="node49" href="AMDGPUMachineFunction_8h.html" title="AMDGPUMachineFunction.h" alt="" coords="2935,251,3133,278"/></map>
</div>
</div>
<p><a href="AMDGPUSubtarget_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;amdgpu-subtarget&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e5d5d8b20c7c3550c60ac4a04e3c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">GET_SUBTARGETINFO_ENUM</a></td></tr>
<tr class="separator:ae8e5d5d8b20c7c3550c60ac4a04e3c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edcf2eb5fb8161f71f0b6540ad9cf95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">GET_SUBTARGETINFO_TARGET_DESC</a></td></tr>
<tr class="separator:a9edcf2eb5fb8161f71f0b6540ad9cf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e319f7bba8b140ee2d876cc3f8308b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">GET_SUBTARGETINFO_CTOR</a></td></tr>
<tr class="separator:aa7e319f7bba8b140ee2d876cc3f8308b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4b03cc0b172822e1f6f563fcfa1f23c4"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html#a4b03cc0b172822e1f6f563fcfa1f23c4">computeDataLayout</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a4b03cc0b172822e1f6f563fcfa1f23c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implements the AMDGPU specific subclass of TargetSubtarget. </p>

<p>Definition in file <a class="el" href="AMDGPUSubtarget_8cpp_source.html">AMDGPUSubtarget.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;amdgpu-subtarget&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00027">27</a> of file <a class="el" href="AMDGPUSubtarget_8cpp_source.html">AMDGPUSubtarget.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aa7e319f7bba8b140ee2d876cc3f8308b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_CTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00031">31</a> of file <a class="el" href="AMDGPUSubtarget_8cpp_source.html">AMDGPUSubtarget.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae8e5d5d8b20c7c3550c60ac4a04e3c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00029">29</a> of file <a class="el" href="AMDGPUSubtarget_8cpp_source.html">AMDGPUSubtarget.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a9edcf2eb5fb8161f71f0b6540ad9cf95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_TARGET_DESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00030">30</a> of file <a class="el" href="AMDGPUSubtarget_8cpp_source.html">AMDGPUSubtarget.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a4b03cc0b172822e1f6f563fcfa1f23c4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string computeDataLayout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00034">34</a> of file <a class="el" href="AMDGPUSubtarget_8cpp_source.html">AMDGPUSubtarget.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00100">llvm::AMDGPUSubtarget::is64bit()</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00067">llvm::MipsISD::Ret</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
