{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758842798167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758842798181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 16:26:38 2025 " "Processing started: Thu Sep 25 16:26:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758842798181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758842798181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LWSParity -c LWSParity " "Command: quartus_map --read_settings_files=on --write_settings_files=off LWSParity -c LWSParity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758842798182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758842798740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758842798740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_oddparity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file en_oddparity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EN_OddParity-tree " "Found design unit 1: EN_OddParity-tree" {  } { { "EN_OddParity.vhd" "" { Text "U:/ensc350/LWS2/LWSParity/SourceCode/EN_OddParity.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758842805800 ""} { "Info" "ISGN_ENTITY_NAME" "1 EN_OddParity " "Found entity 1: EN_OddParity" {  } { { "EN_OddParity.vhd" "" { Text "U:/ensc350/LWS2/LWSParity/SourceCode/EN_OddParity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758842805800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758842805800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file en_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EN_xor-logic " "Found design unit 1: EN_xor-logic" {  } { { "EN_xor.vhd" "" { Text "U:/ensc350/LWS2/LWSParity/SourceCode/EN_xor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758842805881 ""} { "Info" "ISGN_ENTITY_NAME" "1 EN_xor " "Found entity 1: EN_xor" {  } { { "EN_xor.vhd" "" { Text "U:/ensc350/LWS2/LWSParity/SourceCode/EN_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758842805881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758842805881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EN_OddParity " "Elaborating entity \"EN_OddParity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758842805947 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 3 EN_OddParity.vhd(62) " "VHDL expression error at EN_OddParity.vhd(62): expression has 4 elements, but must have 3 elements" {  } { { "EN_OddParity.vhd" "" { Text "U:/ensc350/LWS2/LWSParity/SourceCode/EN_OddParity.vhd" 62 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1758842805948 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "X EN_OddParity.vhd(61) " "VHDL error at EN_OddParity.vhd(61): formal port or parameter \"X\" must have actual or default value" {  } { { "EN_OddParity.vhd" "" { Text "U:/ensc350/LWS2/LWSParity/SourceCode/EN_OddParity.vhd" 61 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1758842805950 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758842805950 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758842806329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 25 16:26:46 2025 " "Processing ended: Thu Sep 25 16:26:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758842806329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758842806329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758842806329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758842806329 ""}
