// Seed: 49832262
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    output wire  id_4,
    output wor   id_5,
    output uwire id_6
);
  id_8 :
  assert property (@(posedge -1) !id_0)
  else $clog2(65);
  ;
  wire id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_13 = 32'd72,
    parameter id_4  = 32'd22
) (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    output tri _id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    input wor id_9,
    output uwire id_10,
    input wire id_11,
    input tri1 id_12,
    output tri1 _id_13
);
  logic [id_4 : -1  ==  id_13] id_15;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_5 = 0;
endmodule
