Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o U:/ECE3561/Proj3/shift_4bit_test_isim_beh.exe -prj U:/ECE3561/Proj3/shift_4bit_test_beh.prj work.shift_4bit_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "U:/ECE3561/Proj3/shift_4bit.vhd" into library work
Parsing VHDL file "U:/ECE3561/Proj3/shift_4bit_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity shift_4bit [shift_4bit_default]
Compiling architecture behavior of entity shift_4bit_test
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable U:/ECE3561/Proj3/shift_4bit_test_isim_beh.exe
Fuse Memory Usage: 33248 KB
Fuse CPU Usage: 390 ms
