# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:50 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs_valid

.latch        n34 Memory[0][0]  2
.latch        n39 Memory[0][1]  2
.latch        n44 Memory[0][2]  2
.latch        n49 Memory[0][3]  2
.latch        n54 Memory[0][4]  2
.latch        n59 Memory[1][0]  2
.latch        n64 Memory[1][1]  2
.latch        n69 Memory[1][2]  2
.latch        n74 Memory[1][3]  2
.latch        n79 Memory[1][4]  2
.latch        n84 Memory[2][0]  2
.latch        n89 Memory[2][1]  2
.latch        n94 Memory[2][2]  2
.latch        n99 Memory[2][3]  2
.latch       n104 Memory[2][4]  2
.latch       n109 control.valid_reg[0]  2
.latch       n114 control.valid_reg[1]  2
.latch       n119 control.valid_reg[2]  2

.names outs_ready control.valid_reg[2] ins_ready
01 0
.names Memory[0][0] ins_ready new_n72
10 1
.names ins[0] ins_ready new_n73
11 1
.names new_n72 new_n73 n34
00 0
.names Memory[0][1] ins_ready new_n75
10 1
.names ins[1] ins_ready new_n76
11 1
.names new_n75 new_n76 n39
00 0
.names Memory[0][2] ins_ready new_n78
10 1
.names ins[2] ins_ready new_n79_1
11 1
.names new_n78 new_n79_1 n44
00 0
.names Memory[0][3] ins_ready new_n81
10 1
.names ins[3] ins_ready new_n82
11 1
.names new_n81 new_n82 n49
00 0
.names Memory[0][4] ins_ready new_n84_1
10 1
.names ins[4] ins_ready new_n85
11 1
.names new_n84_1 new_n85 n54
00 0
.names Memory[1][0] ins_ready new_n87
10 1
.names Memory[0][0] ins_ready new_n88
11 1
.names new_n87 new_n88 n59
00 0
.names Memory[1][1] ins_ready new_n90
10 1
.names Memory[0][1] ins_ready new_n91
11 1
.names new_n90 new_n91 n64
00 0
.names Memory[1][2] ins_ready new_n93
10 1
.names Memory[0][2] ins_ready new_n94_1
11 1
.names new_n93 new_n94_1 n69
00 0
.names Memory[1][3] ins_ready new_n96
10 1
.names Memory[0][3] ins_ready new_n97
11 1
.names new_n96 new_n97 n74
00 0
.names Memory[1][4] ins_ready new_n99_1
10 1
.names Memory[0][4] ins_ready new_n100
11 1
.names new_n99_1 new_n100 n79
00 0
.names Memory[2][0] ins_ready new_n102
10 1
.names Memory[1][0] ins_ready new_n103
11 1
.names new_n102 new_n103 n84
00 0
.names Memory[2][1] ins_ready new_n105
10 1
.names Memory[1][1] ins_ready new_n106
11 1
.names new_n105 new_n106 n89
00 0
.names Memory[2][2] ins_ready new_n108
10 1
.names Memory[1][2] ins_ready new_n109_1
11 1
.names new_n108 new_n109_1 n94
00 0
.names Memory[2][3] ins_ready new_n111
10 1
.names Memory[1][3] ins_ready new_n112
11 1
.names new_n111 new_n112 n99
00 0
.names Memory[2][4] ins_ready new_n114_1
10 1
.names Memory[1][4] ins_ready new_n115
11 1
.names new_n114_1 new_n115 n104
00 0
.names control.valid_reg[0] ins_ready new_n117
10 1
.names ins_valid ins_ready new_n118
11 1
.names new_n117 new_n118 new_n119_1
00 1
.names rst new_n119_1 n109
00 1
.names control.valid_reg[1] ins_ready new_n121
10 1
.names control.valid_reg[0] ins_ready new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names rst new_n123 n114
00 1
.names control.valid_reg[1] ins_ready new_n125
01 1
.names rst new_n125 n119
00 1
.names Memory[2][0] outs[0]
1 1
.names Memory[2][1] outs[1]
1 1
.names Memory[2][2] outs[2]
1 1
.names Memory[2][3] outs[3]
1 1
.names Memory[2][4] outs[4]
1 1
.names control.valid_reg[2] outs_valid
1 1
.end
