* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 12 2020 11:58:04

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2605/3520
Used Logic Tile: 369/440
Used IO Cell:    84/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1118
Fanout to Tile: 229

Clock Domain: spi0.spi_clk
Clock Source: spi0.spi_clk_N_674 DEBUG_8_c 
Clock Driver: spi0.spi_clk_78 (SB_DFF)
Driver Position: (16, 17, 4)
Fanout to FF: 57
Fanout to Tile: 14

Clock Domain: DEBUG_8_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 311
Fanout to Tile: 90


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 6 8 0 0 1 0 8 2 8 8 8 8 0 0 0 0 0 0   
19|   0 0 0 0 7 1 8 8 7 1 0 0 8 8 7 8 2 8 1 0 0 1 3 1   
18|   0 1 2 0 8 2 8 8 2 3 7 7 8 7 8 8 8 8 8 1 0 1 1 2   
17|   1 1 8 0 8 8 5 8 7 2 8 5 8 8 2 8 8 8 8 8 0 0 0 0   
16|   8 7 5 0 4 6 8 5 8 8 8 7 7 8 8 8 8 8 8 8 0 0 3 3   
15|   0 8 6 0 8 8 5 4 8 8 8 8 8 7 2 5 8 8 1 0 0 0 0 1   
14|   1 6 8 0 8 7 8 8 8 8 8 8 8 8 8 2 7 6 3 1 0 2 5 6   
13|   0 7 8 0 8 8 8 8 8 8 8 8 8 7 8 8 8 8 8 7 0 8 8 0   
12|   1 8 8 0 8 7 8 8 8 8 8 8 8 8 8 8 8 8 7 8 0 8 7 0   
11|   0 2 6 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
10|   8 7 8 0 8 8 8 8 8 8 8 7 8 7 8 8 8 7 8 7 0 8 7 0   
 9|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 8|   8 7 8 0 8 7 8 8 8 8 8 8 8 8 8 8 7 6 8 7 0 8 8 1   
 7|   0 8 7 0 8 8 8 8 7 8 8 8 8 8 8 8 7 8 8 8 0 8 8 8   
 6|   0 8 8 0 8 8 8 8 8 8 7 8 8 8 8 8 8 8 7 8 0 7 0 8   
 5|   0 0 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 0 8   
 4|   0 0 8 0 6 8 7 7 8 8 8 8 8 8 8 8 7 8 7 0 0 0 1 0   
 3|   0 0 0 0 7 7 8 8 8 8 8 8 8 7 8 8 8 8 0 1 0 0 0 0   
 2|   0 0 0 0 0 2 7 8 8 8 8 8 8 7 8 7 8 6 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 8 8 7 7 8 8 8 8 8 8 0 0 1 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.06

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0 21 17  0  0  2  0 14  3 13 15 20 15  0  0  0  0  0  0    
19|     0  0  0  0 14  3 17 17 16  3  0  0 20 18 12 17  4 18  3  0  0  2  7  2    
18|     0  1  4  0 22  6 14 17  4  7 11 10 14 20 16 11 16 19 10  1  0  4  2  5    
17|     3  3 15  0 18 15 11 17  6  3 11  7 16 16  4 17 18 21 12 11  0  0  0  0    
16|    18 19  9  0 11 12 11 11 15 10 21 17 18 16 16 21 15 10 11 17  0  0  7  6    
15|     0 18 20  0 17 19 14  8 19 15 15 20 22 14  3  8 14 14  3  0  0  0  0  2    
14|     3 19 21  0 19 17 19 20 17 17 20 17 15 18 19  3 11 13  6  3  0  5 15 11    
13|     0 20 21  0 21 20 22 22  9 21 19 20 22 22 21 17 22 19 15 20  0 16 15  0    
12|     3 20 19  0 22 22 21 18 22 22 22 21 18 22 21 20 19 21 19 20  0 18 21  0    
11|     0  7 20  0 18 18 18 21 19 19 13 20 19 22 19 22 22 17 18 16  0 19 18 15    
10|    16 21 19  0 18 20 21 22 20 17 18 13 21 21 22 22 21 22 20 21  0 15 22  0    
 9|    15 18 19  0 22 20 19 17 22 20 21 14 21 20 20 22 22 18 21 16  0 21 19 17    
 8|    15 22 21  0 21 18 22 22 22 21 22 22 20 19 19 21 22 13 22 21  0 18 21  2    
 7|     0 20 12  0 19 18 20 21 22 18 22 22 21 21 21 21 21 16 21 20  0 21 20 16    
 6|     0 17 21  0 16 17 20 21 21 18 21 20 20 22 20 19 21 22 21 22  0 22  0 16    
 5|     0  0 22  0 18 16 21 17 20 22 21 22 20 20 22 22 21 16 20 15  0 15  0 16    
 4|     0  0 21  0 20 22 22 22 18 22 21 20 21 21 22 17 22 18 22  0  0  0  3  0    
 3|     0  0  0  0 15 22 21 21 19 20 21 20 21 22 22 19 13 20  0  4  0  0  0  0    
 2|     0  0  0  0  0  8 22 22 19 19 16 21 20 22 19 18 21 19  0  0  0  0  0  0    
 1|     0  0  0  0  0  0 19 18 22 19 19 21 21 21 15 18  0  0  4  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 16.92

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0 21 24  0  0  2  0 32  4 24 25 28 25  0  0  0  0  0  0    
19|     0  0  0  0 24  3 32 24 26  3  0  0 31 32 22 29  4 32  3  0  0  2 10  2    
18|     0  1  4  0 29  6 32 24  4 10 18 16 32 28 32 23 16 31 25  1  0  4  2  6    
17|     3  3 27  0 27 28 16 23 23  3 19 11 29 28  4 26 29 26 29 32  0  0  0  0    
16|    32 25 12  0 11 21 23 16 23 19 29 21 18 22 16 27 25 31 32 23  0  0 10  8    
15|     0 31 23  0 30 26 17 10 26 18 24 32 28 22  5  8 17 20  3  0  0  0  0  2    
14|     3 24 28  0 30 24 25 28 31 20 25 29 22 18 32  5 18 18  8  3  0  6 17 20    
13|     0 24 28  0 27 28 29 27 26 28 29 29 28 25 29 30 28 30 27 26  0 30 31  0    
12|     3 32 31  0 31 26 30 32 28 32 32 30 29 29 29 27 29 27 24 31  0 31 26  0    
11|     0  8 24  0 32 31 30 30 26 30 26 28 32 28 32 28 29 24 28 32  0 27 31 32    
10|    30 26 32  0 32 30 29 31 29 25 30 21 29 26 27 31 30 27 26 27  0 31 27  0    
 9|    28 31 31  0 29 30 26 29 30 27 26 28 27 28 30 28 30 27 31 32  0 28 30 32    
 8|    30 27 31  0 29 23 28 28 30 31 27 31 31 28 32 31 26 18 26 26  0 31 29  2    
 7|     0 29 27  0 28 30 26 29 27 31 28 27 30 30 30 30 25 29 29 28  0 32 29 16    
 6|     0 31 30  0 31 31 31 29 31 30 26 30 28 30 30 30 30 31 26 28  0 26  0 16    
 5|     0  0 30  0 32 32 29 32 31 29 29 31 31 28 28 30 31 32 29 31  0 31  0 16    
 4|     0  0 30  0 24 30 27 27 31 32 30 30 30 29 32 31 27 32 28  0  0  0  3  0    
 3|     0  0  0  0 28 28 29 30 28 29 27 32 30 26 28 28 31 29  0  4  0  0  0  0    
 2|     0  0  0  0  0  8 27 31 31 29 31 32 30 26 31 25 31 23  0  0  0  0  0  0    
 1|     0  0  0  0  0  0 27 30 27 26 30 30 30 31 30 31  0  0  4  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 25.03

***** Run Time Info *****
Run Time:  2
