# 💫 About Me
🧑‍💻 ASIC Verification Engineer in making, sharing my journey and learning in Hardware industry.</br><br>🧑‍🎓 Studing Computer Engineering at [North Carolina State University.](https://www.ncsu.edu/)<br/> <br>💭 Currently Working on creating testbench for [AXI protocol.](https://developer.arm.com/documentation/ihi0022/latest/)</br> 

# 💻 Tech Stack
<img align="left" alt="Verilog" height="26px" src="https://img.shields.io/badge/%20Verilog-%20-blue" />
<img align="left" alt="System Verilog" height="26px" src="https://img.shields.io/badge/%20System Verilog-%20-blue" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20UVM-%20-blue" />
<img align="left" alt="Modle" height="26px" src="https://img.shields.io/badge/%20Modelsim/Questa-%20-lightgreen" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20Synopsys Design Compiler-%20-lightgreen" />
<img align="left" alt="Visual Studio Code" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/visual-studio-code/visual-studio-code.png" />
<img align="left" alt="Linux" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/linux/linux.png" /><br/></br>

# 📊 GitHub Stats
![](https://github-readme-stats.vercel.app/api?username=reysnell03&theme=radical&hide_border=true&include_all_commits=true&count_private=true)<br/>


# 🌐 Socials
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/https://www.linkedin.com/in/snehith-reyya-a46812177/) 
