Flow report for lr3
Thu Feb 15 13:12:49 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Flow Summary                                                               ;
+-----------------------+----------------------------------------------------+
; Flow Status           ; Successful - Thu Feb 15 13:12:49 2024              ;
; Quartus Prime Version ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name         ; lr3                                                ;
; Top-level Entity Name ; lr3                                                ;
; Family                ; MAX II                                             ;
; Device                ; EPM570ZM144C6                                      ;
; Timing Models         ; Final                                              ;
; Total logic elements  ; 0 / 570 ( 0 % )                                    ;
; Total pins            ; 6 / 116 ( 5 % )                                    ;
; Total virtual pins    ; 0                                                  ;
; UFM blocks            ; 0 / 1 ( 0 % )                                      ;
+-----------------------+----------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/15/2024 11:38:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; lr3                 ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                    ;
+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID           ; 247205045536313.170798628203709 ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP          ; 85                              ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP          ; 0                               ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;
+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:06     ; 1.0                     ; 342 MB              ; 00:00:16                           ;
; Fitter               ; 00:00:01     ; 1.0                     ; 1184 MB             ; 00:00:01                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 339 MB              ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:00     ; 1.0                     ; 346 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 574 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 574 MB              ; 00:00:01                           ;
; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:23                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                            ;
+----------------------+--------------------+---------------+---------------+----------------+
; Module Name          ; Machine Hostname   ; OS Name       ; OS Version    ; Processor type ;
+----------------------+--------------------+---------------+---------------+----------------+
; Analysis & Synthesis ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; Fitter               ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; Assembler            ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; Timing Analyzer      ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
; EDA Netlist Writer   ; goodhumored-huawei ; Manjaro Linux ; Manjaro Linux ; x86_64         ;
+----------------------+--------------------+---------------+---------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3
quartus_fit --read_settings_files=off --write_settings_files=off lr3 -c lr3
quartus_asm --read_settings_files=off --write_settings_files=off lr3 -c lr3
quartus_sta lr3 -c lr3
quartus_eda --read_settings_files=off --write_settings_files=off lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lr3 -c lr3 --vector_source=/home/goodhumored/Documents/vuz/5sem/schematech/3/Waveform.vwf --testbench_file=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/goodhumored/Documents/vuz/5sem/schematech/3/simulation/qsim/ lr3 -c lr3



