Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 16:06:19 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               896         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.397    -1953.202                   1674                 7565        0.028        0.000                      0                 7565        1.100        0.000                       0                  2810  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.740        0.000                      0                  303        0.130        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  988.701        0.000                      0                 1235        0.056        0.000                      0                 1235      499.500        0.000                       0                   380  
clk_fpga_0                                -2.397    -1857.896                   1630                 5751        0.028        0.000                      0                 5751        1.520        0.000                       0                  2157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.013        0.000                      0                    3        0.155        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               24.206        0.000                      0                  276       30.785        0.000                      0                  276  
clk_fpga_0                       clk1Mhz                               -2.354      -95.306                     44                   44        1.101        0.000                      0                   44  
clk1Mhz                          clk_fpga_0                             2.244        0.000                      0                    1        1.166        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.740ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 2.937ns (35.425%)  route 5.354ns (64.575%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.154     8.886    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.328     9.214 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.747     9.961    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)       -0.064    32.700    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 22.740    

Slack (MET) :             22.967ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.937ns (36.252%)  route 5.165ns (63.748%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.154     8.886    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.328     9.214 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.558     9.772    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)       -0.026    32.738    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.738    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                 22.967    

Slack (MET) :             23.058ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 2.937ns (36.902%)  route 5.022ns (63.098%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.001     8.733    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.328     9.061 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.568     9.629    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)       -0.078    32.686    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.686    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                 23.058    

Slack (MET) :             23.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.334ns (29.463%)  route 5.588ns (70.537%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 32.730 - 31.250 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.651     1.651    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X14Y78         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.859     2.966    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]
    SLICE_X15Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.090    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_1_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.491 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.491    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.605 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.939 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/O[1]
                         net (fo=1, routed)           0.964     4.902    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[14]
    SLICE_X16Y79         LUT4 (Prop_lut4_I3_O)        0.303     5.205 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.820     6.025    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X16Y78         LUT5 (Prop_lut5_I4_O)        0.124     6.149 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.968     7.118    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.152     7.270 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.017     8.286    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.326     8.612 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.961     9.573    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.480    32.730    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X10Y75         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.834    
                         clock uncertainty           -0.089    32.745    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)       -0.056    32.689    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.689    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 23.117    

Slack (MET) :             23.122ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.937ns (37.034%)  route 4.994ns (62.967%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.969     8.701    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.328     9.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.572     9.601    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.042    32.722    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.722    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 23.122    

Slack (MET) :             23.124ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 2.334ns (29.479%)  route 5.584ns (70.521%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 32.730 - 31.250 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.651     1.651    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X14Y78         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.859     2.966    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[8]
    SLICE_X15Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.090 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.090    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_i_1_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.491 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.491    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.605 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.605    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.939 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/O[1]
                         net (fo=1, routed)           0.964     4.902    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[14]
    SLICE_X16Y79         LUT4 (Prop_lut4_I3_O)        0.303     5.205 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13/O
                         net (fo=1, routed)           0.820     6.025    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_13_n_0
    SLICE_X16Y78         LUT5 (Prop_lut5_I4_O)        0.124     6.149 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9/O
                         net (fo=2, routed)           0.968     7.118    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_9_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I1_O)        0.152     7.270 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.993     8.263    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.326     8.589 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.980     9.569    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.480    32.730    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X10Y75         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.834    
                         clock uncertainty           -0.089    32.745    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)       -0.053    32.692    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.692    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 23.124    

Slack (MET) :             23.124ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 2.937ns (37.027%)  route 4.995ns (62.973%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.002     8.734    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.328     9.062 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.540     9.602    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.038    32.726    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 23.124    

Slack (MET) :             23.242ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 2.937ns (37.512%)  route 4.892ns (62.488%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.899     8.631    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.328     8.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.540     9.499    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.023    32.741    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.741    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 23.242    

Slack (MET) :             23.277ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.937ns (37.624%)  route 4.869ns (62.376%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.896     8.628    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.328     8.956 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.520     9.476    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.011    32.753    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.753    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 23.277    

Slack (MET) :             23.285ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 2.937ns (37.801%)  route 4.833ns (62.199%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 32.748 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.907     3.033    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.157    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.707 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.707    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.821    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.049 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.049    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.277 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.277    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.391 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.391    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.831     5.444    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.299     5.743 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.334    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.458 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.582    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.001     8.733    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.328     9.061 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.379     9.440    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498    32.748    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.853    
                         clock uncertainty           -0.089    32.764    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)       -0.040    32.724    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.724    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                 23.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.271ns  (logic 0.191ns (70.454%)  route 0.080ns (29.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 32.074 - 31.250 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 31.808 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558    31.808    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X31Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.146    31.954 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/Q
                         net (fo=1, routed)           0.080    32.034    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[4]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045    32.079 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.000    32.079    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    32.074    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.250    31.824    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.125    31.949    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                        -31.949    
                         arrival time                          32.079    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558     0.558    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y67          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.079     0.801    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.930 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.930    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X8Y67          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y67          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.134     0.692    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560     0.560    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y65          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.079     0.803    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[6]
    SLICE_X8Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.932 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.932    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X8Y65          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.827     0.827    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y65          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.267     0.560    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.134     0.694    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y66          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.079     0.802    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[10]
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.931 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.931    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_4
    SLICE_X8Y66          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y66          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.134     0.693    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y66          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.079     0.802    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.931 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.931    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X8Y66          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y66          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.134     0.693    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.293ns (78.517%)  route 0.080ns (21.483%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555     0.555    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y70          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     0.719 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/Q
                         net (fo=5, routed)           0.080     0.799    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.928 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.928    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X8Y70          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822     0.822    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y70          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134     0.689    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.293ns (78.517%)  route 0.080ns (21.483%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554     0.554    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y71          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]/Q
                         net (fo=5, routed)           0.080     0.798    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]
    SLICE_X8Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.927 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.927    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X8Y71          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.821     0.821    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X8Y71          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134     0.688    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[26]
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.908 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.908    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[24]_i_1_n_4
    SLICE_X29Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829     0.829    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     0.666    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.424%)  route 0.136ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 32.074 - 31.250 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 31.808 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558    31.808    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X31Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.146    31.954 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/Q
                         net (fo=1, routed)           0.080    32.034    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[4]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045    32.079 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.056    32.135    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    32.074    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X31Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.263    31.811    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.079    31.890    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                        -31.890    
                         arrival time                          32.135    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 32.080 - 31.250 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 31.812 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    31.812    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.146    31.958 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/Q
                         net (fo=1, routed)           0.156    32.114    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.045    32.159 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.000    32.159    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830    32.080    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.265    31.815    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.098    31.913    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.913    
                         arrival time                          32.159    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X13Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X11Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y75     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y75     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X11Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X11Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X13Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X11Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X11Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y78     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      988.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             988.701ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.679ns  (logic 2.677ns (25.067%)  route 8.002ns (74.932%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.204   512.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][3]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -512.327    
  -------------------------------------------------------------------
                         slack                                988.701    

Slack (MET) :             988.701ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.679ns  (logic 2.677ns (25.067%)  route 8.002ns (74.932%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.204   512.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][4]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -512.327    
  -------------------------------------------------------------------
                         slack                                988.701    

Slack (MET) :             988.701ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.679ns  (logic 2.677ns (25.067%)  route 8.002ns (74.932%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.204   512.327    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.489  1501.489    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.489    
                         clock uncertainty           -0.035  1501.454    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.426  1501.028    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][5]
  -------------------------------------------------------------------
                         required time                       1501.028    
                         arrival time                        -512.327    
  -------------------------------------------------------------------
                         slack                                988.701    

Slack (MET) :             988.749ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.630ns  (logic 2.677ns (25.183%)  route 7.953ns (74.816%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.155   512.278    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDSE (Setup_fdse_C_S)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][6]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -512.278    
  -------------------------------------------------------------------
                         slack                                988.749    

Slack (MET) :             988.749ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.630ns  (logic 2.677ns (25.183%)  route 7.953ns (74.816%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.155   512.278    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDSE (Setup_fdse_C_S)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][7]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -512.278    
  -------------------------------------------------------------------
                         slack                                988.749    

Slack (MET) :             988.749ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.630ns  (logic 2.677ns (25.183%)  route 7.953ns (74.816%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.155   512.278    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDSE (Setup_fdse_C_S)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][8]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -512.278    
  -------------------------------------------------------------------
                         slack                                988.749    

Slack (MET) :             988.749ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.630ns  (logic 2.677ns (25.183%)  route 7.953ns (74.816%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          3.155   512.278    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y19         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y19         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][9]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y19         FDRE (Setup_fdre_C_R)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][9]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -512.278    
  -------------------------------------------------------------------
                         slack                                988.749    

Slack (MET) :             989.038ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.342ns  (logic 2.677ns (25.886%)  route 7.665ns (74.113%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          2.866   511.990    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y20         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y20         FDRE (Setup_fdre_C_R)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][10]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -511.990    
  -------------------------------------------------------------------
                         slack                                989.038    

Slack (MET) :             989.038ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.342ns  (logic 2.677ns (25.886%)  route 7.665ns (74.113%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 1501.488 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 501.648 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.648   501.648    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y71         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.459   502.107 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[5]/Q
                         net (fo=45, routed)          1.815   503.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[5]
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124   504.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20/O
                         net (fo=1, routed)           0.000   504.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.447 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.447    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_9_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.561 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   504.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_3_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.675 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_4_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.789 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.789    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_16_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.903 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_15_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.017 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000   505.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_17_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   505.131 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22/CO[3]
                         net (fo=1, routed)           0.000   505.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_22_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.465 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41/O[1]
                         net (fo=1, routed)           0.815   506.280    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]_i_41_n_6
    SLICE_X28Y81         LUT4 (Prop_lut4_I1_O)        0.303   506.583 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35/O
                         net (fo=1, routed)           0.897   507.480    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_35_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124   507.604 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18/O
                         net (fo=1, routed)           0.416   508.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_18_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I5_O)        0.124   508.144 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6/O
                         net (fo=1, routed)           0.855   509.000    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_6_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   509.124 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1/O
                         net (fo=22, routed)          2.866   511.990    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_1_n_0
    SLICE_X26Y20         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.488  1501.488    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y20         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.488    
                         clock uncertainty           -0.035  1501.453    
    SLICE_X26Y20         FDSE (Setup_fdse_C_S)       -0.426  1501.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[6][11]
  -------------------------------------------------------------------
                         required time                       1501.027    
                         arrival time                        -511.990    
  -------------------------------------------------------------------
                         slack                                989.038    

Slack (MET) :             989.171ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        10.204ns  (logic 2.456ns (24.069%)  route 7.748ns (75.931%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 1501.485 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 501.649 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.649   501.649    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y70         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.459   502.108 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg[4]/Q
                         net (fo=37, routed)          1.552   503.660    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/MemoryAddress_reg_n_0_[4]
    SLICE_X30Y73         LUT1 (Prop_lut1_I0_O)        0.124   503.784 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_21/O
                         net (fo=1, routed)           0.000   503.784    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_21_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   504.160 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   504.160    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_9_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.277 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_8/CO[3]
                         net (fo=1, routed)           0.009   504.286    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_8_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.403 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.403    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.520 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   504.520    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_13_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.637 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.637    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_14_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.754 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.754    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_15_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   504.993 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_16/O[2]
                         net (fo=1, routed)           0.817   505.810    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]_i_16_n_5
    SLICE_X31Y80         LUT4 (Prop_lut4_I1_O)        0.301   506.111 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_40/O
                         net (fo=1, routed)           0.665   506.776    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_40_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I4_O)        0.124   506.900 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_17/O
                         net (fo=1, routed)           0.264   507.164    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_17_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124   507.288 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_5/O
                         net (fo=1, routed)           1.204   508.492    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_5_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.124   508.616 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1/O
                         net (fo=22, routed)          3.237   511.853    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[3][11]_i_1_n_0
    SLICE_X26Y22         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.485  1501.485    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y22         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.485    
                         clock uncertainty           -0.035  1501.450    
    SLICE_X26Y22         FDSE (Setup_fdse_C_S)       -0.426  1501.024    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[3][2]
  -------------------------------------------------------------------
                         required time                       1501.024    
                         arrival time                        -511.853    
  -------------------------------------------------------------------
                         slack                                989.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.784%)  route 0.153ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.559   500.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y36         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDSE (Prop_fdse_C_Q)         0.146   500.705 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/Q
                         net (fo=4, routed)           0.153   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1_0[5]
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.858    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[5][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.325%)  route 0.156ns (51.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.563   500.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y59          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[5][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[5][11]/Q
                         net (fo=2, routed)           0.156   500.865    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[5][11]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.621    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.865    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.325%)  route 0.156ns (51.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.556   500.556    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y69          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][9]/Q
                         net (fo=2, routed)           0.156   500.858    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][9]
    RAMB36_X0Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.866   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.613    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.796    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -500.796    
                         arrival time                         500.858    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[5][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.071%)  route 0.158ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.563   500.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y57          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[5][4]/Q
                         net (fo=2, routed)           0.158   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[5][4]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.621    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.866    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.234%)  route 0.157ns (51.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.557   500.557    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y68          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.146   500.703 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[4][4]/Q
                         net (fo=2, routed)           0.157   500.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[4][4]
    RAMB36_X0Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.866   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.613    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.796    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -500.796    
                         arrival time                         500.859    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.670%)  route 0.160ns (52.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y67         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][10]/Q
                         net (fo=2, routed)           0.160   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][10]
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.610    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.793    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0
  -------------------------------------------------------------------
                         required time                       -500.793    
                         arrival time                         500.861    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.626%)  route 0.161ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.556   500.556    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y66         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDSE (Prop_fdse_C_Q)         0.146   500.702 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/Q
                         net (fo=2, routed)           0.161   500.862    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][8]
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.610    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.793    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0
  -------------------------------------------------------------------
                         required time                       -500.793    
                         arrival time                         500.862    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.895%)  route 0.179ns (55.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.559   500.559    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y36         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDSE (Prop_fdse_C_Q)         0.146   500.705 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][8]/Q
                         net (fo=4, routed)           0.179   500.884    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1_0[6]
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.884    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.502ns  (logic 0.376ns (74.877%)  route 0.126ns (25.127%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 500.853 - 500.000 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 500.586 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.586   500.586    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X4Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.167   500.753 r  MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[7]/Q
                         net (fo=2, routed)           0.125   500.878    MicroBlaze_i/SineWaveGen_1/inst/counterL_reg_n_0_[7]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156   501.034 r  MicroBlaze_i/SineWaveGen_1/inst/counterL0_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.035    MicroBlaze_i/SineWaveGen_1/inst/counterL0_carry__0_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053   501.088 r  MicroBlaze_i/SineWaveGen_1/inst/counterL0_carry__1/O[0]
                         net (fo=5, routed)           0.000   501.088    MicroBlaze_i/SineWaveGen_1/inst/counterL0_carry__1_n_7
    SLICE_X4Y50          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.853   500.853    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X4Y50          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.853    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.134   500.987    MicroBlaze_i/SineWaveGen_1/inst/counterL_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.987    
                         arrival time                         501.088    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.082%)  route 0.218ns (59.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.561   500.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X31Y56         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.146   500.707 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][10]/Q
                         net (fo=2, routed)           0.218   500.925    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[2][10]
    RAMB36_X1Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.637    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.820    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -500.820    
                         arrival time                         500.925    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y6   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y52   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y52   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y55   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y55   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y52   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X8Y52   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y54   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y55   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X9Y55   MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1630  Failing Endpoints,  Worst Slack       -2.397ns,  Total Violation    -1857.896ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.397ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.653ns  (logic 2.111ns (31.731%)  route 4.542ns (68.269%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.182 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.693    12.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.490    10.182    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.312    
                         clock uncertainty           -0.083    10.229    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.519     9.710    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][0]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 -2.397    

Slack (VIOLATED) :        -2.397ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.653ns  (logic 2.111ns (31.731%)  route 4.542ns (68.269%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.182 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.693    12.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.490    10.182    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.312    
                         clock uncertainty           -0.083    10.229    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.519     9.710    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][10]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 -2.397    

Slack (VIOLATED) :        -2.397ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.653ns  (logic 2.111ns (31.731%)  route 4.542ns (68.269%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.182 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.693    12.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.490    10.182    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][4]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.312    
                         clock uncertainty           -0.083    10.229    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.519     9.710    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][4]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 -2.397    

Slack (VIOLATED) :        -2.397ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.653ns  (logic 2.111ns (31.731%)  route 4.542ns (68.269%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.182 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.693    12.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.490    10.182    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X10Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][7]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.312    
                         clock uncertainty           -0.083    10.229    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.519     9.710    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][7]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 -2.397    

Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.742ns  (logic 2.111ns (31.313%)  route 4.631ns (68.687%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.184 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.782    12.196    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X9Y63          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.492    10.184    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X9Y63          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.314    
                         clock uncertainty           -0.083    10.231    
    SLICE_X9Y63          FDRE (Setup_fdre_C_R)       -0.426     9.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][2]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.742ns  (logic 2.111ns (31.313%)  route 4.631ns (68.687%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.184 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.782    12.196    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X9Y63          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.492    10.184    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X9Y63          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.314    
                         clock uncertainty           -0.083    10.231    
    SLICE_X9Y63          FDRE (Setup_fdre_C_R)       -0.426     9.805    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][3]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.369ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.553ns  (logic 2.454ns (69.059%)  route 1.099ns (30.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X1Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.099     9.067    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[0]_12[11]
    DSP48_X1Y20          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y20          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     6.698    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 -2.369    

Slack (VIOLATED) :        -2.369ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[21]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.553ns  (logic 2.454ns (69.059%)  route 1.099ns (30.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X1Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.099     9.067    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[0]_12[11]
    DSP48_X1Y20          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y20          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     6.698    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 -2.369    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[15]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        3.536ns  (logic 2.454ns (69.404%)  route 1.082ns (30.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.705     5.513    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X1Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DOBDO[2]
                         net (fo=19, routed)          1.082     9.049    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveY_reg[0]_12[11]
    DSP48_X1Y20          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y20          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     6.698    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 -2.352    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        6.701ns  (logic 2.111ns (31.501%)  route 4.590ns (68.499%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.185 - 7.500 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 5.454 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.646     5.454    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X24Y69         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.524     5.978 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefAddress_reg[0][4]/Q
                         net (fo=28, routed)          0.844     6.822    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/waveRefOutXCorr[0]_30[4]
    SLICE_X14Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.946 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133/O
                         net (fo=1, routed)           0.000     6.946    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_133_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.496 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.496    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_84_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83/O[2]
                         net (fo=2, routed)           1.035     8.771    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress_reg[4][11]_i_83_n_5
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.302     9.073 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82/O
                         net (fo=2, routed)           0.442     9.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_82_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31/O
                         net (fo=11, routed)          0.616    10.254    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_31_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.378 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7/O
                         net (fo=11, routed)          0.911    11.290    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_7_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.414 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/RefAddress[4][11]_i_1/O
                         net (fo=12, routed)          0.742    12.155    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][11]_1[0]
    SLICE_X11Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.493    10.185    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X11Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.315    
                         clock uncertainty           -0.083    10.232    
    SLICE_X11Y62         FDRE (Setup_fdre_C_R)       -0.426     9.806    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[4][1]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                 -2.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.450%)  route 0.220ns (54.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.567     0.908    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.220     1.268    <hidden>
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.042     1.310 r  <hidden>
                         net (fo=1, routed)           0.000     1.310    <hidden>
    SLICE_X13Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.834     1.204    <hidden>
    SLICE_X13Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.107     1.282    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.302ns  (logic 0.133ns (44.047%)  route 0.169ns (55.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 3.689 - 2.500 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 3.393 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.552     3.392    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X22Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.133     3.525 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[8]/Q
                         net (fo=3, routed)           0.169     3.694    MicroBlaze_i/MaximumFinder_0/inst/XCORR1[4]
    SLICE_X20Y29         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.819     3.689    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X20Y29         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max1_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.655    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.010     3.665    MicroBlaze_i/MaximumFinder_0/inst/max1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.014%)  route 0.200ns (54.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.565     0.906    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.200     1.270    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X12Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.059     1.234    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.825%)  route 0.238ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.564     0.905    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.238     1.306    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[17]
    SLICE_X13Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.070     1.246    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[34]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.247%)  route 0.246ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 3.692 - 2.500 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 3.397 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.556     3.397    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X22Y35         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[34]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.146     3.543 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[34]/Q
                         net (fo=3, routed)           0.246     3.788    MicroBlaze_i/MaximumFinder_0/inst/XCORR1[30]
    SLICE_X20Y32         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.822     3.692    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X20Y32         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max1_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.658    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.067     3.725    MicroBlaze_i/MaximumFinder_0/inst/max1_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.970%)  route 0.237ns (56.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.564     0.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[28]/Q
                         net (fo=1, routed)           0.237     1.283    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[28]
    SLICE_X14Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.328 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3[28]_i_1/O
                         net (fo=1, routed)           0.000     1.328    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[28]
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRBWRADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.577%)  route 0.161ns (52.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 3.741 - 2.500 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 3.399 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     3.399    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X35Y62         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.146     3.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[3][1]/Q
                         net (fo=2, routed)           0.161     3.705    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1_0[1]
    RAMB18_X2Y25         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.871     3.741    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_1
    RAMB18_X2Y25         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.283     3.458    
    RAMB18_X2Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     3.641    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.673%)  route 0.220ns (62.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 3.689 - 2.500 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 3.393 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.552     3.392    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X22Y30         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.133     3.525 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr1_reg[4]/Q
                         net (fo=3, routed)           0.220     3.746    MicroBlaze_i/MaximumFinder_0/inst/XCORR1[0]
    SLICE_X21Y29         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.819     3.689    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X21Y29         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max1_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.655    
    SLICE_X21Y29         FDRE (Hold_fdre_C_D)         0.023     3.678    MicroBlaze_i/MaximumFinder_0/inst/max1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.937%)  route 0.219ns (63.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.564     0.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.219     1.251    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_io_i_d2[23]
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.006     1.178    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.484%)  route 0.231ns (58.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.565     0.906    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.231     1.301    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X12Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.052     1.227    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y9   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y6   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y28  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y24  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram02_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y35  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y35  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X21Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X21Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y50  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y50  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y35  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y35  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X21Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X21Y52  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y50  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y50  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y51  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.013ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.162ns  (logic 1.020ns (24.507%)  route 3.142ns (75.495%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 563.993 - 562.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.668   501.668    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.524   502.192 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/Q
                         net (fo=1, routed)           1.145   503.337    MicroBlaze_i/Serializer_2/inst/waveIn[10]
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124   503.461 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.417   503.879    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.124   504.003 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.924   504.926    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X6Y61          LUT5 (Prop_lut5_I0_O)        0.124   505.050 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.656   505.706    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124   505.830 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.830    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.493   563.993    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X7Y61          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.993    
                         clock uncertainty           -0.178   563.814    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.029   563.843    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.843    
                         arrival time                        -505.830    
  -------------------------------------------------------------------
                         slack                                 58.013    

Slack (MET) :             58.217ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.914ns  (logic 1.020ns (26.060%)  route 2.894ns (73.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 563.991 - 562.500 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 501.710 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.710   501.710    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.524   502.234 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.519   502.753    MicroBlaze_i/Serializer_1/inst/waveIn[0]
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.124   502.877 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           1.088   503.965    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X6Y63          LUT3 (Prop_lut3_I2_O)        0.124   504.089 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.622   504.711    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I0_O)        0.124   504.835 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.665   505.500    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124   505.624 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.624    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.491   563.991    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y63          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.991    
                         clock uncertainty           -0.178   563.812    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.029   563.841    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.841    
                         arrival time                        -505.624    
  -------------------------------------------------------------------
                         slack                                 58.217    

Slack (MET) :             58.767ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.411ns  (logic 0.955ns (27.996%)  route 2.456ns (72.005%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 564.051 - 562.500 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 501.723 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.723   501.723    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X39Y76         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.459   502.182 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/Q
                         net (fo=1, routed)           0.860   503.042    MicroBlaze_i/Serializer_0/inst/waveIn[2]
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.124   503.166 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.808   503.975    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X39Y78         LUT3 (Prop_lut3_I2_O)        0.124   504.099 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.633   504.732    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124   504.856 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.154   505.010    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124   505.134 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.134    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.551   564.051    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X37Y77         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.051    
                         clock uncertainty           -0.178   563.872    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.029   563.901    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.901    
                         arrival time                        -505.134    
  -------------------------------------------------------------------
                         slack                                 58.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.692ns  (logic 0.294ns (42.478%)  route 0.398ns (57.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.564   500.564    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.151   500.715 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.117   500.832    MicroBlaze_i/Serializer_2/inst/waveIn[1]
    SLICE_X6Y56          LUT5 (Prop_lut5_I2_O)        0.098   500.930 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.281   501.211    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.045   501.256 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.256    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X7Y61          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.091   501.101    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.256    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.725ns  (logic 0.321ns (44.284%)  route 0.404ns (55.706%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 500.845 - 500.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 500.576 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.576   500.576    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X39Y76         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.133   500.709 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[7]/Q
                         net (fo=1, routed)           0.142   500.850    MicroBlaze_i/Serializer_0/inst/waveIn[7]
    SLICE_X39Y77         LUT4 (Prop_lut4_I2_O)        0.098   500.948 r  MicroBlaze_i/Serializer_0/inst/MISO_i_15/O
                         net (fo=1, routed)           0.127   501.076    MicroBlaze_i/Serializer_0/inst/MISO_i_15_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.045   501.121 r  MicroBlaze_i/Serializer_0/inst/MISO_i_6/O
                         net (fo=1, routed)           0.135   501.256    MicroBlaze_i/Serializer_0/inst/MISO_i_6_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.045   501.301 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.301    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X37Y77         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.845   500.845    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X37Y77         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.845    
                         clock uncertainty            0.178   501.024    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.091   501.115    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.114    
                         arrival time                         501.301    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.747ns  (logic 0.276ns (36.943%)  route 0.471ns (63.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 500.828 - 500.000 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 500.579 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.579   500.579    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X1Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.133   500.712 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.138   500.849    MicroBlaze_i/Serializer_1/inst/waveIn[5]
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.098   500.947 r  MicroBlaze_i/Serializer_1/inst/MISO_i_7/O
                         net (fo=1, routed)           0.334   501.281    MicroBlaze_i/Serializer_1/inst/MISO_i_7_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I5_O)        0.045   501.326 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.326    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828   500.828    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X7Y63          FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.828    
                         clock uncertainty            0.178   501.007    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.091   501.098    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.097    
                         arrival time                         501.326    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       24.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.206ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        6.006ns  (logic 0.459ns (7.642%)  route 5.547ns (92.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 470.421 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671   470.421    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X27Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.459   470.880 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=8, routed)           5.547   476.427    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[8]
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -476.427    
  -------------------------------------------------------------------
                         slack                                 24.206    

Slack (MET) :             24.643ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.562ns  (logic 0.459ns (8.252%)  route 5.103ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 470.421 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671   470.421    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X27Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.459   470.880 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=8, routed)           5.103   475.983    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[8]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -475.983    
  -------------------------------------------------------------------
                         slack                                 24.643    

Slack (MET) :             24.818ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.393ns  (logic 0.524ns (9.715%)  route 4.869ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.524   470.946 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           4.869   475.816    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -475.815    
  -------------------------------------------------------------------
                         slack                                 24.818    

Slack (MET) :             25.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.031ns  (logic 0.484ns (9.621%)  route 4.547ns (90.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.484   470.906 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=8, routed)           4.547   475.453    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.908   500.455    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                        500.455    
                         arrival time                        -475.453    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        5.003ns  (logic 0.459ns (9.175%)  route 4.544ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459   470.881 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=8, routed)           4.544   475.425    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -475.425    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.227ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.971ns  (logic 0.459ns (9.234%)  route 4.512ns (90.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 470.421 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671   470.421    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X27Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.459   470.880 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=8, routed)           4.512   475.392    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[8]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.534   501.534    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.618    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -475.392    
  -------------------------------------------------------------------
                         slack                                 25.227    

Slack (MET) :             25.272ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.940ns  (logic 0.524ns (10.608%)  route 4.416ns (89.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.524   470.946 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=8, routed)           4.416   475.362    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -475.362    
  -------------------------------------------------------------------
                         slack                                 25.272    

Slack (MET) :             25.297ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.908ns  (logic 0.524ns (10.677%)  route 4.384ns (89.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.524   470.946 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           4.384   475.330    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -475.330    
  -------------------------------------------------------------------
                         slack                                 25.297    

Slack (MET) :             25.463ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.749ns  (logic 0.459ns (9.666%)  route 4.290ns (90.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459   470.881 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=8, routed)           4.290   475.171    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.549   501.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.633    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram06_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -475.171    
  -------------------------------------------------------------------
                         slack                                 25.463    

Slack (MET) :             25.483ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.545ns  (logic 0.484ns (10.649%)  route 4.061ns (89.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 470.422 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.672   470.422    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.484   470.906 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=8, routed)           4.061   474.967    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.537   501.537    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.908   500.450    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                        500.450    
                         arrival time                        -474.967    
  -------------------------------------------------------------------
                         slack                                 25.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.785ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.580%)  route 0.174ns (54.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=8, routed)           0.174   532.131    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.871    
                         clock uncertainty            0.178   501.050    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.346    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -501.346    
                         arrival time                         532.131    
  -------------------------------------------------------------------
                         slack                                 30.785    

Slack (MET) :             30.798ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.446%)  route 0.190ns (56.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X33Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=8, routed)           0.190   532.145    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.145    
  -------------------------------------------------------------------
                         slack                                 30.798    

Slack (MET) :             30.829ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.364ns  (logic 0.167ns (45.843%)  route 0.197ns (54.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X28Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.167   531.978 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=8, routed)           0.197   532.175    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.871    
                         clock uncertainty            0.178   501.050    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.346    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -501.346    
                         arrival time                         532.175    
  -------------------------------------------------------------------
                         slack                                 30.829    

Slack (MET) :             30.860ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.127%)  route 0.247ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X33Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/Q
                         net (fo=8, routed)           0.247   532.202    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[8]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.202    
  -------------------------------------------------------------------
                         slack                                 30.860    

Slack (MET) :             30.874ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.408ns  (logic 0.146ns (35.808%)  route 0.262ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=8, routed)           0.262   532.216    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.216    
  -------------------------------------------------------------------
                         slack                                 30.874    

Slack (MET) :             30.877ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.414ns  (logic 0.146ns (35.241%)  route 0.268ns (64.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X33Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=8, routed)           0.268   532.223    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X1Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.871   500.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.871    
                         clock uncertainty            0.178   501.050    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.346    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_1
  -------------------------------------------------------------------
                         required time                       -501.346    
                         arrival time                         532.223    
  -------------------------------------------------------------------
                         slack                                 30.877    

Slack (MET) :             30.885ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.413ns  (logic 0.146ns (35.374%)  route 0.267ns (64.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=8, routed)           0.267   532.221    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.861   500.861    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.336    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.221    
  -------------------------------------------------------------------
                         slack                                 30.885    

Slack (MET) :             30.893ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.427ns  (logic 0.167ns (39.086%)  route 0.260ns (60.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 531.808 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558   531.808    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X30Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.167   531.975 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=8, routed)           0.260   532.235    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[3]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.867   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.342    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.235    
  -------------------------------------------------------------------
                         slack                                 30.893    

Slack (MET) :             30.904ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.443ns  (logic 0.167ns (37.687%)  route 0.276ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 531.808 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558   531.808    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X32Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.167   531.975 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=8, routed)           0.276   532.251    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[9]
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y14         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.251    
  -------------------------------------------------------------------
                         slack                                 30.904    

Slack (MET) :             30.906ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.436ns  (logic 0.146ns (33.493%)  route 0.290ns (66.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=8, routed)           0.290   532.246    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.866   500.866    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.341    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.247    
  -------------------------------------------------------------------
                         slack                                 30.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           44  Failing Endpoints,  Worst Slack       -2.354ns,  Total Violation      -95.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.268ns  (logic 2.951ns (56.017%)  route 2.317ns (43.983%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 501.495 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.423   503.247    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.495   501.495    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.495    
                         clock uncertainty           -0.083   501.412    
    SLICE_X10Y59         FDRE (Setup_fdre_C_R)       -0.519   500.893    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                        -503.247    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.268ns  (logic 2.951ns (56.017%)  route 2.317ns (43.983%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 501.495 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.423   503.247    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.495   501.495    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.495    
                         clock uncertainty           -0.083   501.412    
    SLICE_X10Y59         FDRE (Setup_fdre_C_R)       -0.519   500.893    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                        -503.247    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.268ns  (logic 2.951ns (56.017%)  route 2.317ns (43.983%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 501.495 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.423   503.247    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.495   501.495    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.495    
                         clock uncertainty           -0.083   501.412    
    SLICE_X10Y59         FDRE (Setup_fdre_C_R)       -0.519   500.893    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                        -503.247    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.268ns  (logic 2.951ns (56.017%)  route 2.317ns (43.983%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 501.495 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.423   503.247    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.495   501.495    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X10Y59         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.495    
                         clock uncertainty           -0.083   501.412    
    SLICE_X10Y59         FDRE (Setup_fdre_C_R)       -0.519   500.893    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                        -503.247    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.312ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.228ns  (logic 2.951ns (56.449%)  route 2.277ns (43.551%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.653   502.590    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y54          LUT3 (Prop_lut3_I2_O)        0.124   502.714 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.492   503.207    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y53          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X8Y53          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.207    
  -------------------------------------------------------------------
                         slack                                 -2.312    

Slack (VIOLATED) :        -2.312ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.228ns  (logic 2.951ns (56.449%)  route 2.277ns (43.551%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.653   502.590    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y54          LUT3 (Prop_lut3_I2_O)        0.124   502.714 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.492   503.207    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y53          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X8Y53          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.207    
  -------------------------------------------------------------------
                         slack                                 -2.312    

Slack (VIOLATED) :        -2.312ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.228ns  (logic 2.951ns (56.449%)  route 2.277ns (43.551%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.653   502.590    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y54          LUT3 (Prop_lut3_I2_O)        0.124   502.714 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.492   503.207    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y53          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X8Y53          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.207    
  -------------------------------------------------------------------
                         slack                                 -2.312    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.199ns  (logic 2.951ns (56.765%)  route 2.248ns (43.235%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.353   503.178    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.178    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.199ns  (logic 2.951ns (56.765%)  route 2.248ns (43.235%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.353   503.178    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.178    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.199ns  (logic 2.951ns (56.765%)  route 2.248ns (43.235%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456   498.435 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.557   498.992    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   499.648 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.001   499.648    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   499.982 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[1]
                         net (fo=1, routed)           0.573   500.556    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_6
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.303   500.859 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5/O
                         net (fo=1, routed)           0.000   500.859    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_5_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   501.235 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001   501.235    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.352 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.352    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.469 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.469    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.586 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.586    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.703 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.703    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.820 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.820    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.937 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.763   502.700    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124   502.824 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.353   503.178    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X8Y56          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.178    
  -------------------------------------------------------------------
                         slack                                 -2.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.123ns  (logic 0.385ns (34.290%)  route 0.738ns (65.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.396   501.800    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045   501.845 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.200   502.045    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.848   500.848    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.848    
                         clock uncertainty            0.083   500.931    
    SLICE_X0Y60          FDRE (Hold_fdre_C_R)         0.013   500.944    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.944    
                         arrival time                         502.045    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.123ns  (logic 0.385ns (34.290%)  route 0.738ns (65.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.396   501.800    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045   501.845 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.200   502.045    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.848   500.848    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X0Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.848    
                         clock uncertainty            0.083   500.931    
    SLICE_X0Y60          FDRE (Hold_fdre_C_R)         0.013   500.944    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.944    
                         arrival time                         502.045    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.114ns  (logic 0.385ns (34.552%)  route 0.729ns (65.448%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.396   501.800    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045   501.845 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.192   502.037    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y61          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y61          FDRE (Hold_fdre_C_R)        -0.011   500.922    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.922    
                         arrival time                         502.037    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.114ns  (logic 0.385ns (34.552%)  route 0.729ns (65.448%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.396   501.800    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045   501.845 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.192   502.037    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y61          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y61          FDRE (Hold_fdre_C_R)        -0.011   500.922    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.922    
                         arrival time                         502.037    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.099ns  (logic 0.385ns (35.044%)  route 0.714ns (64.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.399   501.803    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045   501.848 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.173   502.021    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.032   500.901    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.901    
                         arrival time                         502.021    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.099ns  (logic 0.385ns (35.044%)  route 0.714ns (64.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.399   501.803    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045   501.848 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.173   502.021    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.032   500.901    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.901    
                         arrival time                         502.021    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.099ns  (logic 0.385ns (35.044%)  route 0.714ns (64.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.399   501.803    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045   501.848 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.173   502.021    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.032   500.901    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.901    
                         arrival time                         502.021    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.099ns  (logic 0.385ns (35.044%)  route 0.714ns (64.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.399   501.803    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045   501.848 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.173   502.021    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.032   500.901    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.901    
                         arrival time                         502.021    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.099ns  (logic 0.385ns (35.044%)  route 0.714ns (64.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 500.850 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.399   501.803    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045   501.848 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.173   502.021    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.850   500.850    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X2Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.850    
                         clock uncertainty            0.083   500.933    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.032   500.901    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.901    
                         arrival time                         502.021    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.123ns  (logic 0.385ns (34.290%)  route 0.738ns (65.710%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 500.923 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.582   500.923    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141   501.064 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=4, routed)           0.142   501.205    MicroBlaze_i/SineWaveGen_0/inst/delay[20]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045   501.250 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6/O
                         net (fo=1, routed)           0.000   501.250    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115   501.365 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.365    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039   501.404 f  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.396   501.800    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045   501.845 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.200   502.045    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         0.848   500.848    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X1Y60          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.848    
                         clock uncertainty            0.083   500.931    
    SLICE_X1Y60          FDRE (Hold_fdre_C_R)        -0.011   500.920    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.920    
                         arrival time                         502.045    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.120ns  (logic 0.056ns (5.001%)  route 1.064ns (94.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 503.428 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.064   501.064    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.056   501.120 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   501.120    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.588   503.428    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X36Y39         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.428    
                         clock uncertainty           -0.083   503.346    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.018   503.364    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.364    
                         arrival time                        -501.120    
  -------------------------------------------------------------------
                         slack                                  2.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        2.079ns  (logic 0.100ns (4.810%)  route 1.979ns (95.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 1000.558 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=381, routed)         1.979  1001.979    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.100  1002.079 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1002.079    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.750  1000.558    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X36Y39         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.558    
                         clock uncertainty            0.083  1000.641    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.272  1000.913    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.913    
                         arrival time                        1002.079    
  -------------------------------------------------------------------
                         slack                                  1.166    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.597ns  (logic 0.124ns (4.775%)  route 2.473ns (95.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.990     1.990    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.114 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.483     2.597    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.483     2.675    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.045ns (4.117%)  route 1.048ns (95.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.864     0.864    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.909 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.184     1.093    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.816     1.186    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.220ns  (logic 0.422ns (34.586%)  route 0.798ns (65.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.675     5.483    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.422     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[12]/Q
                         net (fo=1, routed)           0.798     6.703    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X14Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.459ns (38.483%)  route 0.734ns (61.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X18Y46         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.459     5.941 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[3]/Q
                         net (fo=1, routed)           0.734     6.675    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X12Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.498     2.690    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.065ns  (logic 0.459ns (43.115%)  route 0.606ns (56.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X21Y48         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.459     5.941 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[7]/Q
                         net (fo=1, routed)           0.606     6.547    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X16Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.491     2.683    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.459ns (43.382%)  route 0.599ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.675     5.483    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/Q
                         net (fo=1, routed)           0.599     6.541    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X14Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.459ns (43.761%)  route 0.590ns (56.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X21Y48         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.459     5.941 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[1]/Q
                         net (fo=1, routed)           0.590     6.531    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X22Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.496     2.688    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.422ns (40.507%)  route 0.620ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X21Y48         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.422     5.904 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[7]/Q
                         net (fo=1, routed)           0.620     6.524    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X15Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.502     2.694    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.422ns (41.297%)  route 0.600ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.675     5.483    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.422     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[11]/Q
                         net (fo=1, routed)           0.600     6.505    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X14Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.502     2.694    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.422ns (41.925%)  route 0.585ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X18Y46         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.422     5.904 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[6]/Q
                         net (fo=1, routed)           0.585     6.489    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.501     2.693    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.002ns  (logic 0.422ns (42.113%)  route 0.580ns (57.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.675     5.483    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.422     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=1, routed)           0.580     6.485    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.491     2.683    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.422ns (42.448%)  route 0.572ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.982ns = ( 5.482 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.674     5.482    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X18Y46         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.422     5.904 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[9]/Q
                         net (fo=1, routed)           0.572     6.476    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X19Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.520%)  route 0.423ns (69.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.552     0.893    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y30         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.423     1.457    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X21Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.502 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.502    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X21Y35         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.825     1.195    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X21Y35         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.185ns (25.417%)  route 0.543ns (74.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.405    <hidden>
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.449 f  <hidden>
                         net (fo=3, routed)           0.177     1.626    <hidden>
    SLICE_X20Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.825     1.195    <hidden>
    SLICE_X20Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.185ns (25.417%)  route 0.543ns (74.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.405    <hidden>
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.449 f  <hidden>
                         net (fo=3, routed)           0.177     1.626    <hidden>
    SLICE_X20Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.825     1.195    <hidden>
    SLICE_X20Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.185ns (25.417%)  route 0.543ns (74.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.405    <hidden>
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.449 f  <hidden>
                         net (fo=3, routed)           0.177     1.626    <hidden>
    SLICE_X20Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.825     1.195    <hidden>
    SLICE_X20Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.275%)  route 0.550ns (74.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.405    <hidden>
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  <hidden>
                         net (fo=3, routed)           0.184     1.634    <hidden>
    SLICE_X18Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.826     1.196    <hidden>
    SLICE_X18Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.275%)  route 0.550ns (74.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.405    <hidden>
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  <hidden>
                         net (fo=3, routed)           0.184     1.634    <hidden>
    SLICE_X18Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.826     1.196    <hidden>
    SLICE_X18Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.275%)  route 0.550ns (74.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.405    <hidden>
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  <hidden>
                         net (fo=3, routed)           0.184     1.634    <hidden>
    SLICE_X18Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.826     1.196    <hidden>
    SLICE_X18Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.437     1.477    <hidden>
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.522 f  <hidden>
                         net (fo=3, routed)           0.183     1.705    <hidden>
    SLICE_X16Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.829     1.199    <hidden>
    SLICE_X16Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.437     1.477    <hidden>
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.522 f  <hidden>
                         net (fo=3, routed)           0.183     1.705    <hidden>
    SLICE_X16Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.829     1.199    <hidden>
    SLICE_X16Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.061%)  route 0.621ns (76.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.558     0.899    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.437     1.477    <hidden>
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.522 f  <hidden>
                         net (fo=3, routed)           0.183     1.705    <hidden>
    SLICE_X16Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.829     1.199    <hidden>
    SLICE_X16Y38         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2161, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





