// Seed: 2544609512
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  assign module_1.id_0 = 0;
  logic id_3;
  wire  id_4;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wor id_5,
    output uwire id_6,
    output tri id_7,
    input tri0 id_8,
    input tri0 id_9,
    input uwire module_2,
    input tri id_11,
    input uwire id_12,
    input wor id_13,
    output tri id_14,
    input wand id_15,
    input wor id_16,
    input wire id_17,
    output tri1 id_18,
    output uwire id_19,
    input uwire id_20,
    input tri1 id_21,
    input tri1 id_22,
    input supply0 id_23,
    input wor id_24
);
  logic id_26;
  module_0 modCall_1 (
      id_21,
      id_9
  );
  assign modCall_1.id_0 = 0;
  assign id_26 = -1;
  and primCall (
      id_6,
      id_21,
      id_15,
      id_22,
      id_11,
      id_13,
      id_4,
      id_20,
      id_12,
      id_24,
      id_16,
      id_3,
      id_8,
      id_26,
      id_23,
      id_17
  );
endmodule
