
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: YONATHAN

Implementation : fsmmoore0

# Written on Wed Jun  8 14:47:30 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                                Frequency     Period        Type                                               Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock      2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|oscout_derived_clock         2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     14   
2 ..          fsm00|E_act_derived_clock[0]     2.1 MHz       480.769       derived (from div00|oscout_derived_clock)          Inferred_clkgroup_0     11   
===========================================================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                              Clock Pin             Non-clock Pin     Non-clock Pin           
Clock                               Load      Pin                                 Seq Example           Seq Example       Comb Example            
--------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        FS00.O00.OSCInst0.OSC(OSCH)         FS00.O01.oscout.C     -                 -                       
div00|oscout_derived_clock          14        FS00.O01.oscout.Q[0](dffe)          FS03.E_act[0:7].C     -                 -                       
fsm00|E_act_derived_clock[0]        11        FS03.E_act[0:7].Q[7](sdffpatre)     FS03.outfsm[0].C      -                 FS03.un1_E_act.I[0](inv)
==================================================================================================================================================
