
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	80 1f 00 20 61 1a 00 00 9d 59 00 00 35 1a 00 00     ... a....Y..5...
  10:	35 1a 00 00 35 1a 00 00 35 1a 00 00 00 00 00 00     5...5...5.......
	...
  2c:	55 17 00 00 35 1a 00 00 00 00 00 00 01 17 00 00     U...5...........
  3c:	35 1a 00 00                                         5...

00000040 <_irq_vector_table>:
  40:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  50:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  60:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  70:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  80:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  90:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  a0:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  b0:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  c0:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  d0:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  e0:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................
  f0:	05 18 00 00 05 18 00 00 05 18 00 00 05 18 00 00     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     138:	4686      	mov	lr, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e08      	ldr	r6, [sp, #32]
     140:	4615      	mov	r5, r2
     142:	4674      	mov	r4, lr
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c2 	bne.w	2d0 <__data_size+0x13c>
     14c:	4285      	cmp	r5, r0
     14e:	fab2 f282 	clz	r2, r2
     152:	d945      	bls.n	1e0 <__data_size+0x4c>
     154:	b14a      	cbz	r2, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c2 0320 	rsb	r3, r2, #32
     15a:	fa00 fc02 	lsl.w	ip, r0, r2
     15e:	fa2e f303 	lsr.w	r3, lr, r3
     162:	4095      	lsls	r5, r2
     164:	ea43 0c0c 	orr.w	ip, r3, ip
     168:	4094      	lsls	r4, r2
     16a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     16e:	b2a8      	uxth	r0, r5
     170:	fbbc f8fe 	udiv	r8, ip, lr
     174:	0c23      	lsrs	r3, r4, #16
     176:	fb0e cc18 	mls	ip, lr, r8, ip
     17a:	fb08 f900 	mul.w	r9, r8, r0
     17e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     182:	4599      	cmp	r9, r3
     184:	d928      	bls.n	1d8 <__data_size+0x44>
     186:	18eb      	adds	r3, r5, r3
     188:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
     18c:	d204      	bcs.n	198 <__data_size+0x4>
     18e:	4599      	cmp	r9, r3
     190:	d902      	bls.n	198 <__data_size+0x4>
     192:	f1a8 0702 	sub.w	r7, r8, #2
     196:	442b      	add	r3, r5
     198:	eba3 0309 	sub.w	r3, r3, r9
     19c:	b2a4      	uxth	r4, r4
     19e:	fbb3 fcfe 	udiv	ip, r3, lr
     1a2:	fb0e 331c 	mls	r3, lr, ip, r3
     1a6:	fb0c f000 	mul.w	r0, ip, r0
     1aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1ae:	42a0      	cmp	r0, r4
     1b0:	d914      	bls.n	1dc <__data_size+0x48>
     1b2:	192c      	adds	r4, r5, r4
     1b4:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     1b8:	d204      	bcs.n	1c4 <__data_size+0x30>
     1ba:	42a0      	cmp	r0, r4
     1bc:	d902      	bls.n	1c4 <__data_size+0x30>
     1be:	f1ac 0302 	sub.w	r3, ip, #2
     1c2:	442c      	add	r4, r5
     1c4:	1a24      	subs	r4, r4, r0
     1c6:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     1ca:	b11e      	cbz	r6, 1d4 <__data_size+0x40>
     1cc:	40d4      	lsrs	r4, r2
     1ce:	2300      	movs	r3, #0
     1d0:	6034      	str	r4, [r6, #0]
     1d2:	6073      	str	r3, [r6, #4]
     1d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d8:	4647      	mov	r7, r8
     1da:	e7dd      	b.n	198 <__data_size+0x4>
     1dc:	4663      	mov	r3, ip
     1de:	e7f1      	b.n	1c4 <__data_size+0x30>
     1e0:	bb92      	cbnz	r2, 248 <__data_size+0xb4>
     1e2:	1b43      	subs	r3, r0, r5
     1e4:	2101      	movs	r1, #1
     1e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1ea:	b2af      	uxth	r7, r5
     1ec:	fbb3 fcfe 	udiv	ip, r3, lr
     1f0:	0c20      	lsrs	r0, r4, #16
     1f2:	fb0e 331c 	mls	r3, lr, ip, r3
     1f6:	fb0c f807 	mul.w	r8, ip, r7
     1fa:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1fe:	4598      	cmp	r8, r3
     200:	d962      	bls.n	2c8 <__data_size+0x134>
     202:	18eb      	adds	r3, r5, r3
     204:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     208:	d204      	bcs.n	214 <__data_size+0x80>
     20a:	4598      	cmp	r8, r3
     20c:	d902      	bls.n	214 <__data_size+0x80>
     20e:	f1ac 0002 	sub.w	r0, ip, #2
     212:	442b      	add	r3, r5
     214:	eba3 0308 	sub.w	r3, r3, r8
     218:	b2a4      	uxth	r4, r4
     21a:	fbb3 fcfe 	udiv	ip, r3, lr
     21e:	fb0e 331c 	mls	r3, lr, ip, r3
     222:	fb0c f707 	mul.w	r7, ip, r7
     226:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     22a:	42a7      	cmp	r7, r4
     22c:	d94e      	bls.n	2cc <__data_size+0x138>
     22e:	192c      	adds	r4, r5, r4
     230:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     234:	d204      	bcs.n	240 <__data_size+0xac>
     236:	42a7      	cmp	r7, r4
     238:	d902      	bls.n	240 <__data_size+0xac>
     23a:	f1ac 0302 	sub.w	r3, ip, #2
     23e:	442c      	add	r4, r5
     240:	1be4      	subs	r4, r4, r7
     242:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     246:	e7c0      	b.n	1ca <__data_size+0x36>
     248:	f1c2 0320 	rsb	r3, r2, #32
     24c:	fa20 f103 	lsr.w	r1, r0, r3
     250:	4095      	lsls	r5, r2
     252:	4090      	lsls	r0, r2
     254:	fa2e f303 	lsr.w	r3, lr, r3
     258:	4303      	orrs	r3, r0
     25a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     25e:	b2af      	uxth	r7, r5
     260:	fbb1 fcfe 	udiv	ip, r1, lr
     264:	fb0e 101c 	mls	r0, lr, ip, r1
     268:	0c19      	lsrs	r1, r3, #16
     26a:	fb0c f807 	mul.w	r8, ip, r7
     26e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     272:	4588      	cmp	r8, r1
     274:	fa04 f402 	lsl.w	r4, r4, r2
     278:	d922      	bls.n	2c0 <__data_size+0x12c>
     27a:	1869      	adds	r1, r5, r1
     27c:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     280:	d204      	bcs.n	28c <__data_size+0xf8>
     282:	4588      	cmp	r8, r1
     284:	d902      	bls.n	28c <__data_size+0xf8>
     286:	f1ac 0002 	sub.w	r0, ip, #2
     28a:	4429      	add	r1, r5
     28c:	eba1 0108 	sub.w	r1, r1, r8
     290:	b29b      	uxth	r3, r3
     292:	fbb1 fcfe 	udiv	ip, r1, lr
     296:	fb0e 111c 	mls	r1, lr, ip, r1
     29a:	fb0c f707 	mul.w	r7, ip, r7
     29e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2a2:	429f      	cmp	r7, r3
     2a4:	d90e      	bls.n	2c4 <__data_size+0x130>
     2a6:	18eb      	adds	r3, r5, r3
     2a8:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     2ac:	d204      	bcs.n	2b8 <__data_size+0x124>
     2ae:	429f      	cmp	r7, r3
     2b0:	d902      	bls.n	2b8 <__data_size+0x124>
     2b2:	f1ac 0102 	sub.w	r1, ip, #2
     2b6:	442b      	add	r3, r5
     2b8:	1bdb      	subs	r3, r3, r7
     2ba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     2be:	e792      	b.n	1e6 <__data_size+0x52>
     2c0:	4660      	mov	r0, ip
     2c2:	e7e3      	b.n	28c <__data_size+0xf8>
     2c4:	4661      	mov	r1, ip
     2c6:	e7f7      	b.n	2b8 <__data_size+0x124>
     2c8:	4660      	mov	r0, ip
     2ca:	e7a3      	b.n	214 <__data_size+0x80>
     2cc:	4663      	mov	r3, ip
     2ce:	e7b7      	b.n	240 <__data_size+0xac>
     2d0:	4283      	cmp	r3, r0
     2d2:	d906      	bls.n	2e2 <__data_size+0x14e>
     2d4:	b916      	cbnz	r6, 2dc <__data_size+0x148>
     2d6:	2100      	movs	r1, #0
     2d8:	4608      	mov	r0, r1
     2da:	e77b      	b.n	1d4 <__data_size+0x40>
     2dc:	e9c6 e000 	strd	lr, r0, [r6]
     2e0:	e7f9      	b.n	2d6 <__data_size+0x142>
     2e2:	fab3 f783 	clz	r7, r3
     2e6:	b98f      	cbnz	r7, 30c <__data_size+0x178>
     2e8:	4283      	cmp	r3, r0
     2ea:	d301      	bcc.n	2f0 <__data_size+0x15c>
     2ec:	4572      	cmp	r2, lr
     2ee:	d808      	bhi.n	302 <__data_size+0x16e>
     2f0:	ebbe 0402 	subs.w	r4, lr, r2
     2f4:	eb60 0303 	sbc.w	r3, r0, r3
     2f8:	2001      	movs	r0, #1
     2fa:	469c      	mov	ip, r3
     2fc:	b91e      	cbnz	r6, 306 <__data_size+0x172>
     2fe:	2100      	movs	r1, #0
     300:	e768      	b.n	1d4 <__data_size+0x40>
     302:	4638      	mov	r0, r7
     304:	e7fa      	b.n	2fc <__data_size+0x168>
     306:	e9c6 4c00 	strd	r4, ip, [r6]
     30a:	e7f8      	b.n	2fe <__data_size+0x16a>
     30c:	f1c7 0c20 	rsb	ip, r7, #32
     310:	40bb      	lsls	r3, r7
     312:	fa22 f40c 	lsr.w	r4, r2, ip
     316:	431c      	orrs	r4, r3
     318:	fa2e f10c 	lsr.w	r1, lr, ip
     31c:	fa20 f30c 	lsr.w	r3, r0, ip
     320:	40b8      	lsls	r0, r7
     322:	4301      	orrs	r1, r0
     324:	ea4f 4914 	mov.w	r9, r4, lsr #16
     328:	fa0e f507 	lsl.w	r5, lr, r7
     32c:	fbb3 f8f9 	udiv	r8, r3, r9
     330:	fa1f fe84 	uxth.w	lr, r4
     334:	fb09 3018 	mls	r0, r9, r8, r3
     338:	0c0b      	lsrs	r3, r1, #16
     33a:	fb08 fa0e 	mul.w	sl, r8, lr
     33e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     342:	459a      	cmp	sl, r3
     344:	fa02 f207 	lsl.w	r2, r2, r7
     348:	d940      	bls.n	3cc <__data_size+0x238>
     34a:	18e3      	adds	r3, r4, r3
     34c:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     350:	d204      	bcs.n	35c <__data_size+0x1c8>
     352:	459a      	cmp	sl, r3
     354:	d902      	bls.n	35c <__data_size+0x1c8>
     356:	f1a8 0002 	sub.w	r0, r8, #2
     35a:	4423      	add	r3, r4
     35c:	eba3 030a 	sub.w	r3, r3, sl
     360:	b289      	uxth	r1, r1
     362:	fbb3 f8f9 	udiv	r8, r3, r9
     366:	fb09 3318 	mls	r3, r9, r8, r3
     36a:	fb08 fe0e 	mul.w	lr, r8, lr
     36e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     372:	458e      	cmp	lr, r1
     374:	d92c      	bls.n	3d0 <__data_size+0x23c>
     376:	1861      	adds	r1, r4, r1
     378:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     37c:	d204      	bcs.n	388 <__data_size+0x1f4>
     37e:	458e      	cmp	lr, r1
     380:	d902      	bls.n	388 <__data_size+0x1f4>
     382:	f1a8 0302 	sub.w	r3, r8, #2
     386:	4421      	add	r1, r4
     388:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     38c:	fba0 9802 	umull	r9, r8, r0, r2
     390:	eba1 010e 	sub.w	r1, r1, lr
     394:	4541      	cmp	r1, r8
     396:	46ce      	mov	lr, r9
     398:	4643      	mov	r3, r8
     39a:	d302      	bcc.n	3a2 <__data_size+0x20e>
     39c:	d106      	bne.n	3ac <__data_size+0x218>
     39e:	454d      	cmp	r5, r9
     3a0:	d204      	bcs.n	3ac <__data_size+0x218>
     3a2:	ebb9 0e02 	subs.w	lr, r9, r2
     3a6:	eb68 0304 	sbc.w	r3, r8, r4
     3aa:	3801      	subs	r0, #1
     3ac:	2e00      	cmp	r6, #0
     3ae:	d0a6      	beq.n	2fe <__data_size+0x16a>
     3b0:	ebb5 020e 	subs.w	r2, r5, lr
     3b4:	eb61 0103 	sbc.w	r1, r1, r3
     3b8:	fa01 fc0c 	lsl.w	ip, r1, ip
     3bc:	fa22 f307 	lsr.w	r3, r2, r7
     3c0:	ea4c 0303 	orr.w	r3, ip, r3
     3c4:	40f9      	lsrs	r1, r7
     3c6:	e9c6 3100 	strd	r3, r1, [r6]
     3ca:	e798      	b.n	2fe <__data_size+0x16a>
     3cc:	4640      	mov	r0, r8
     3ce:	e7c5      	b.n	35c <__data_size+0x1c8>
     3d0:	4643      	mov	r3, r8
     3d2:	e7d9      	b.n	388 <__data_size+0x1f4>

000003d4 <cmdProcessor>:
/* 	-2: if an invalid command was found                         */
/* 	-3: if a CS error is detected (command not executed)        */
/* 	-4: if string format is wrong                               */
/* ************************************************************ */

int cmdProcessor(void) {
     3d4:	b510      	push	{r4, lr}

	int i;

	/* Detect empty cmd string */
	if(cmdStringLen == 0) {
     3d6:	4b41      	ldr	r3, [pc, #260]	; (4dc <CONFIG_FLASH_SIZE+0xdc>)
     3d8:	7818      	ldrb	r0, [r3, #0]
     3da:	2800      	cmp	r0, #0
     3dc:	d078      	beq.n	4d0 <CONFIG_FLASH_SIZE+0xd0>
		return EMPTY_STRING;
    } 

	/* Find index of SOF */
	for(i=0; i < cmdStringLen; i++) {
     3de:	4b40      	ldr	r3, [pc, #256]	; (4e0 <CONFIG_FLASH_SIZE+0xe0>)
     3e0:	2200      	movs	r2, #0
     3e2:	4619      	mov	r1, r3
		if(cmdString[i] == SOF_SYM) {
     3e4:	f813 4b01 	ldrb.w	r4, [r3], #1
     3e8:	2c23      	cmp	r4, #35	; 0x23
     3ea:	d005      	beq.n	3f8 <cmdProcessor+0x24>
	for(i=0; i < cmdStringLen; i++) {
     3ec:	3201      	adds	r2, #1
     3ee:	4290      	cmp	r0, r2
     3f0:	dcf8      	bgt.n	3e4 <cmdProcessor+0x10>
	/* If a SOF was found look for commands */
	if(i < cmdStringLen) {
		if(cmdString[i+1] == 'L') { /* L command detected */

            if((cmdString[i+4] != EOF_SYM) || ((i+4) > cmdStringLen)) { /*Detect EOF symbol*/
				return WRONG_STR_FORMAT;	
     3f2:	f06f 0003 	mvn.w	r0, #3
		}else {
			return CMD_NOT_FOUND;
		}		
	}
	/* cmd string not null and SOF not found */
	return WRONG_STR_FORMAT;
     3f6:	e018      	b.n	42a <CONFIG_FLASH_SIZE+0x2a>
	if(i < cmdStringLen) {
     3f8:	4290      	cmp	r0, r2
     3fa:	ddfa      	ble.n	3f2 <cmdProcessor+0x1e>
		if(cmdString[i+1] == 'L') { /* L command detected */
     3fc:	188b      	adds	r3, r1, r2
     3fe:	785c      	ldrb	r4, [r3, #1]
     400:	2c4c      	cmp	r4, #76	; 0x4c
     402:	d11c      	bne.n	43e <CONFIG_FLASH_SIZE+0x3e>
            if((cmdString[i+4] != EOF_SYM) || ((i+4) > cmdStringLen)) { /*Detect EOF symbol*/
     404:	791c      	ldrb	r4, [r3, #4]
     406:	2c21      	cmp	r4, #33	; 0x21
     408:	d1f3      	bne.n	3f2 <cmdProcessor+0x1e>
     40a:	3203      	adds	r2, #3
     40c:	4282      	cmp	r2, r0
     40e:	daf0      	bge.n	3f2 <cmdProcessor+0x1e>
            switch(cmdString[i+2]) {
     410:	789b      	ldrb	r3, [r3, #2]
     412:	3b30      	subs	r3, #48	; 0x30
     414:	2b03      	cmp	r3, #3
     416:	d8ec      	bhi.n	3f2 <cmdProcessor+0x1e>
     418:	e8df f003 	tbb	[pc, r3]
     41c:	0e0b0802 	.word	0x0e0b0802
                    gpio_pin_set_dt(&led0_dev,cmdString[i+3]);
     420:	5c89      	ldrb	r1, [r1, r2]
     422:	4830      	ldr	r0, [pc, #192]	; (4e4 <CONFIG_FLASH_SIZE+0xe4>)
                    gpio_pin_set_dt(&led1_dev,cmdString[i+3]);
     424:	f005 f935 	bl	5692 <gpio_pin_set_dt.isra.0>
            return EXIT_SUCCESS;
     428:	2000      	movs	r0, #0
}
     42a:	bd10      	pop	{r4, pc}
                    gpio_pin_set_dt(&led1_dev,cmdString[i+3]);
     42c:	5c89      	ldrb	r1, [r1, r2]
     42e:	482e      	ldr	r0, [pc, #184]	; (4e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE>)
     430:	e7f8      	b.n	424 <CONFIG_FLASH_SIZE+0x24>
                    gpio_pin_set_dt(&led2_dev,cmdString[i+3]);
     432:	5c89      	ldrb	r1, [r1, r2]
     434:	482d      	ldr	r0, [pc, #180]	; (4ec <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4>)
     436:	e7f5      	b.n	424 <CONFIG_FLASH_SIZE+0x24>
                    gpio_pin_set_dt(&led3_dev,cmdString[i+3]);
     438:	5c89      	ldrb	r1, [r1, r2]
     43a:	482d      	ldr	r0, [pc, #180]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     43c:	e7f2      	b.n	424 <CONFIG_FLASH_SIZE+0x24>
        }else if(cmdString[i+1] == 'T') { /* T command detected */
     43e:	2c54      	cmp	r4, #84	; 0x54
     440:	d149      	bne.n	4d6 <CONFIG_FLASH_SIZE+0xd6>
			if(cmdString[i+7] != EOF_SYM)  {/*Detect EOF symbol*/
     442:	79da      	ldrb	r2, [r3, #7]
     444:	2a21      	cmp	r2, #33	; 0x21
     446:	d1d4      	bne.n	3f2 <cmdProcessor+0x1e>
            switch(cmdString[i+2]) {
     448:	789a      	ldrb	r2, [r3, #2]
     44a:	2a32      	cmp	r2, #50	; 0x32
     44c:	d018      	beq.n	480 <CONFIG_FLASH_SIZE+0x80>
     44e:	2a33      	cmp	r2, #51	; 0x33
     450:	d02a      	beq.n	4a8 <CONFIG_FLASH_SIZE+0xa8>
     452:	2a31      	cmp	r2, #49	; 0x31
     454:	d1cd      	bne.n	3f2 <cmdProcessor+0x1e>
                    thread_temperature_period = (cmdString[i+3] - '0') * 1000 + (cmdString[i+4] - '0') * 100 + (cmdString[i+5] - '0') * 10 + (cmdString[i+6] - '0') * 1;
     456:	791a      	ldrb	r2, [r3, #4]
     458:	78d9      	ldrb	r1, [r3, #3]
     45a:	2064      	movs	r0, #100	; 0x64
     45c:	3a30      	subs	r2, #48	; 0x30
     45e:	3930      	subs	r1, #48	; 0x30
     460:	4342      	muls	r2, r0
     462:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     466:	fb00 2201 	mla	r2, r0, r1, r2
     46a:	7959      	ldrb	r1, [r3, #5]
     46c:	799b      	ldrb	r3, [r3, #6]
     46e:	3930      	subs	r1, #48	; 0x30
     470:	200a      	movs	r0, #10
     472:	fb00 2201 	mla	r2, r0, r1, r2
     476:	3b30      	subs	r3, #48	; 0x30
     478:	4413      	add	r3, r2
     47a:	4a1e      	ldr	r2, [pc, #120]	; (4f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc>)
                    thread_button_period = (cmdString[i+3] - '0') * 1000 + (cmdString[i+4] - '0') * 100 + (cmdString[i+5] - '0') * 10 + (cmdString[i+6] - '0') * 1;
     47c:	6013      	str	r3, [r2, #0]
                break;
     47e:	e7d3      	b.n	428 <CONFIG_FLASH_SIZE+0x28>
                    thread_button_period = (cmdString[i+3] - '0') * 1000 + (cmdString[i+4] - '0') * 100 + (cmdString[i+5] - '0') * 10 + (cmdString[i+6] - '0') * 1;
     480:	791a      	ldrb	r2, [r3, #4]
     482:	78d9      	ldrb	r1, [r3, #3]
     484:	2064      	movs	r0, #100	; 0x64
     486:	3a30      	subs	r2, #48	; 0x30
     488:	3930      	subs	r1, #48	; 0x30
     48a:	4342      	muls	r2, r0
     48c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     490:	fb00 2201 	mla	r2, r0, r1, r2
     494:	7959      	ldrb	r1, [r3, #5]
     496:	799b      	ldrb	r3, [r3, #6]
     498:	3930      	subs	r1, #48	; 0x30
     49a:	200a      	movs	r0, #10
     49c:	fb00 2201 	mla	r2, r0, r1, r2
     4a0:	3b30      	subs	r3, #48	; 0x30
     4a2:	4413      	add	r3, r2
     4a4:	4a14      	ldr	r2, [pc, #80]	; (4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>)
     4a6:	e7e9      	b.n	47c <CONFIG_FLASH_SIZE+0x7c>
                    thread_led_period = (cmdString[i+3] - '0') * 1000 + (cmdString[i+4] - '0') * 100 + (cmdString[i+5] - '0') * 10 + (cmdString[i+6] - '0') * 1;
     4a8:	791a      	ldrb	r2, [r3, #4]
     4aa:	78d9      	ldrb	r1, [r3, #3]
     4ac:	2064      	movs	r0, #100	; 0x64
     4ae:	3a30      	subs	r2, #48	; 0x30
     4b0:	3930      	subs	r1, #48	; 0x30
     4b2:	4342      	muls	r2, r0
     4b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     4b8:	fb00 2201 	mla	r2, r0, r1, r2
     4bc:	7959      	ldrb	r1, [r3, #5]
     4be:	799b      	ldrb	r3, [r3, #6]
     4c0:	3930      	subs	r1, #48	; 0x30
     4c2:	200a      	movs	r0, #10
     4c4:	fb00 2201 	mla	r2, r0, r1, r2
     4c8:	3b30      	subs	r3, #48	; 0x30
     4ca:	4413      	add	r3, r2
     4cc:	4a0b      	ldr	r2, [pc, #44]	; (4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>)
     4ce:	e7d5      	b.n	47c <CONFIG_FLASH_SIZE+0x7c>
		return EMPTY_STRING;
     4d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     4d4:	e7a9      	b.n	42a <CONFIG_FLASH_SIZE+0x2a>
			return CMD_NOT_FOUND;
     4d6:	f06f 0001 	mvn.w	r0, #1
     4da:	e7a6      	b.n	42a <CONFIG_FLASH_SIZE+0x2a>
     4dc:	20000dd0 	.word	0x20000dd0
     4e0:	20000dd1 	.word	0x20000dd1
     4e4:	00006bf0 	.word	0x00006bf0
     4e8:	00006be8 	.word	0x00006be8
     4ec:	00006be0 	.word	0x00006be0
     4f0:	00006bd8 	.word	0x00006bd8
     4f4:	2000000c 	.word	0x2000000c
     4f8:	20000008 	.word	0x20000008
     4fc:	20000004 	.word	0x20000004

00000500 <newCmdChar>:
/* Adds a char to the cmd string 	*/
/* Returns: 				        */
/*  	 0: if success 		        */
/* 		-1: if cmd string full 	    */
/* ******************************** */
int newCmdChar(unsigned char newChar) {
     500:	b530      	push	{r4, r5, lr}
	/* If cmd string not full add char to it */
	if (cmdStringLen < MAX_CMDSTRING_SIZE) {
     502:	4d13      	ldr	r5, [pc, #76]	; (550 <newCmdChar+0x50>)
     504:	782b      	ldrb	r3, [r5, #0]
     506:	2b09      	cmp	r3, #9
     508:	d81e      	bhi.n	548 <newCmdChar+0x48>
		/*Verificar se é um char e também se for adicionado mais do que um SOF ou EOF, retorna WRONG_STR_FORMAT*/
		if(newChar == '#') {
			SOF_C ++;
     50a:	4912      	ldr	r1, [pc, #72]	; (554 <newCmdChar+0x54>)
     50c:	4a12      	ldr	r2, [pc, #72]	; (558 <newCmdChar+0x58>)
     50e:	680c      	ldr	r4, [r1, #0]
		if(newChar == '#') {
     510:	2823      	cmp	r0, #35	; 0x23
     512:	d10d      	bne.n	530 <newCmdChar+0x30>
			SOF_C ++;
     514:	3401      	adds	r4, #1
     516:	600c      	str	r4, [r1, #0]
		}
		else if(newChar == '!') {
			EOF_C ++;
		}
		if((SOF_C != 1) || (EOF_C != 1)) {
     518:	680c      	ldr	r4, [r1, #0]
     51a:	2c01      	cmp	r4, #1
     51c:	d102      	bne.n	524 <newCmdChar+0x24>
     51e:	6814      	ldr	r4, [r2, #0]
     520:	2c01      	cmp	r4, #1
     522:	d00b      	beq.n	53c <newCmdChar+0x3c>
			SOF_C = 0;
     524:	2300      	movs	r3, #0
     526:	600b      	str	r3, [r1, #0]
			EOF_C = 0;
     528:	6013      	str	r3, [r2, #0]
			return WRONG_STR_FORMAT;
     52a:	f06f 0003 	mvn.w	r0, #3
		cmdStringLen +=1;
		return EXIT_SUCCESS;
	}
	/* If cmd string full return error */
	return STRING_FULL;
}
     52e:	bd30      	pop	{r4, r5, pc}
		else if(newChar == '!') {
     530:	2821      	cmp	r0, #33	; 0x21
			EOF_C ++;
     532:	bf02      	ittt	eq
     534:	6814      	ldreq	r4, [r2, #0]
     536:	3401      	addeq	r4, #1
     538:	6014      	streq	r4, [r2, #0]
     53a:	e7ed      	b.n	518 <newCmdChar+0x18>
		cmdString[cmdStringLen] = newChar;
     53c:	4a07      	ldr	r2, [pc, #28]	; (55c <newCmdChar+0x5c>)
     53e:	54d0      	strb	r0, [r2, r3]
		cmdStringLen +=1;
     540:	3301      	adds	r3, #1
     542:	702b      	strb	r3, [r5, #0]
		return EXIT_SUCCESS;
     544:	2000      	movs	r0, #0
     546:	e7f2      	b.n	52e <newCmdChar+0x2e>
	return STRING_FULL;
     548:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     54c:	e7ef      	b.n	52e <newCmdChar+0x2e>
     54e:	bf00      	nop
     550:	20000dd0 	.word	0x20000dd0
     554:	200004dc 	.word	0x200004dc
     558:	200004d8 	.word	0x200004d8
     55c:	20000dd1 	.word	0x20000dd1

00000560 <uart_cb>:
	SOF_C = 0;
	EOF_C = 0;		
}
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data) {
     560:	b570      	push	{r4, r5, r6, lr}
	int i = 0,res = 1;
    switch (evt->type) {
     562:	780a      	ldrb	r2, [r1, #0]
     564:	2a02      	cmp	r2, #2
     566:	d002      	beq.n	56e <uart_cb+0xe>
     568:	2a05      	cmp	r2, #5
     56a:	d019      	beq.n	5a0 <uart_cb+0x40>
		
	default:
		break;
	}

}
     56c:	bd70      	pop	{r4, r5, r6, pc}
        if((evt->data.rx.len) != 0) {
     56e:	68cb      	ldr	r3, [r1, #12]
     570:	2b00      	cmp	r3, #0
     572:	d0fb      	beq.n	56c <uart_cb+0xc>
     574:	4d0f      	ldr	r5, [pc, #60]	; (5b4 <uart_cb+0x54>)
	int i = 0,res = 1;
     576:	2400      	movs	r4, #0
                if(rx_buf[i] == '!') {
     578:	f815 0b01 	ldrb.w	r0, [r5], #1
     57c:	2821      	cmp	r0, #33	; 0x21
     57e:	d109      	bne.n	594 <uart_cb+0x34>
                    res = newCmdChar(rx_buf[i]);
     580:	f7ff ffbe 	bl	500 <newCmdChar>
            res = cmdProcessor();
     584:	f7ff ff26 	bl	3d4 <cmdProcessor>
}
     588:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            res = cmdProcessor();
     58c:	4601      	mov	r1, r0
            printk("cmdProcessor output: %d\n\r", res);
     58e:	480a      	ldr	r0, [pc, #40]	; (5b8 <uart_cb+0x58>)
     590:	f005 b8c6 	b.w	5720 <printk>
                i++;
     594:	3401      	adds	r4, #1
                res = newCmdChar(rx_buf[i]);	
     596:	f7ff ffb3 	bl	500 <newCmdChar>
            while(i < sizeof(rx_buf)) {
     59a:	2c0a      	cmp	r4, #10
     59c:	d1ec      	bne.n	578 <uart_cb+0x18>
     59e:	e7f1      	b.n	584 <uart_cb+0x24>
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
				(const struct uart_driver_api *)dev->api;

	return api->rx_enable(dev, buf, len, timeout);
     5a0:	6883      	ldr	r3, [r0, #8]
     5a2:	4904      	ldr	r1, [pc, #16]	; (5b4 <uart_cb+0x54>)
     5a4:	68dc      	ldr	r4, [r3, #12]
     5a6:	220a      	movs	r2, #10
     5a8:	46a4      	mov	ip, r4
     5aa:	2364      	movs	r3, #100	; 0x64
}
     5ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
     5b0:	4760      	bx	ip
     5b2:	bf00      	nop
     5b4:	20000ddb 	.word	0x20000ddb
     5b8:	00006e54 	.word	0x00006e54

000005bc <main>:

/* Main function */
void main(void) {
     5bc:	b570      	push	{r4, r5, r6, lr}

    /* Check device status */  

    /* Leds */
	if (!device_is_ready(led0_dev.port))  
     5be:	485f      	ldr	r0, [pc, #380]	; (73c <main+0x180>)
     5c0:	f005 f865 	bl	568e <device_is_ready>
     5c4:	b920      	cbnz	r0, 5d0 <main+0x14>
	{
        printk("Fatal error: led1 device not ready!");
     5c6:	485e      	ldr	r0, [pc, #376]	; (740 <main+0x184>)
        K_THREAD_STACK_SIZEOF(thread_print_stack), thread_print_code,
        NULL, NULL, NULL, thread_print_prio, 0, K_NO_WAIT);

    return;

}
     5c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        printk("Fatal error: led2 device not ready!");
     5cc:	f005 b8a8 	b.w	5720 <printk>
    if (!device_is_ready(led1_dev.port))  
     5d0:	485a      	ldr	r0, [pc, #360]	; (73c <main+0x180>)
     5d2:	f005 f85c 	bl	568e <device_is_ready>
     5d6:	b908      	cbnz	r0, 5dc <main+0x20>
        printk("Fatal error: led2 device not ready!");
     5d8:	485a      	ldr	r0, [pc, #360]	; (744 <main+0x188>)
     5da:	e7f5      	b.n	5c8 <main+0xc>
    if (!device_is_ready(led2_dev.port))  
     5dc:	4857      	ldr	r0, [pc, #348]	; (73c <main+0x180>)
     5de:	f005 f856 	bl	568e <device_is_ready>
     5e2:	b908      	cbnz	r0, 5e8 <main+0x2c>
        printk("Fatal error: led3 device not ready!");
     5e4:	4858      	ldr	r0, [pc, #352]	; (748 <main+0x18c>)
     5e6:	e7ef      	b.n	5c8 <main+0xc>
    if (!device_is_ready(led3_dev.port))  
     5e8:	4854      	ldr	r0, [pc, #336]	; (73c <main+0x180>)
     5ea:	f005 f850 	bl	568e <device_is_ready>
     5ee:	b908      	cbnz	r0, 5f4 <main+0x38>
        printk("Fatal error: led4 device not ready!");
     5f0:	4856      	ldr	r0, [pc, #344]	; (74c <main+0x190>)
     5f2:	e7e9      	b.n	5c8 <main+0xc>
    if (!device_is_ready(but0_dev.port))  
     5f4:	4851      	ldr	r0, [pc, #324]	; (73c <main+0x180>)
     5f6:	f005 f84a 	bl	568e <device_is_ready>
     5fa:	b908      	cbnz	r0, 600 <main+0x44>
        printk("Fatal error: but0 device not ready!");
     5fc:	4854      	ldr	r0, [pc, #336]	; (750 <main+0x194>)
     5fe:	e7e3      	b.n	5c8 <main+0xc>
    if (!device_is_ready(but1_dev.port))  
     600:	484e      	ldr	r0, [pc, #312]	; (73c <main+0x180>)
     602:	f005 f844 	bl	568e <device_is_ready>
     606:	b908      	cbnz	r0, 60c <main+0x50>
        printk("Fatal error: but1 device not ready!");
     608:	4852      	ldr	r0, [pc, #328]	; (754 <main+0x198>)
     60a:	e7dd      	b.n	5c8 <main+0xc>
    if (!device_is_ready(but2_dev.port))  
     60c:	484b      	ldr	r0, [pc, #300]	; (73c <main+0x180>)
     60e:	f005 f83e 	bl	568e <device_is_ready>
     612:	b908      	cbnz	r0, 618 <main+0x5c>
        printk("Fatal error: but2 device not ready!");
     614:	4850      	ldr	r0, [pc, #320]	; (758 <main+0x19c>)
     616:	e7d7      	b.n	5c8 <main+0xc>
    if (!device_is_ready(but3_dev.port))  
     618:	4848      	ldr	r0, [pc, #288]	; (73c <main+0x180>)
     61a:	f005 f838 	bl	568e <device_is_ready>
     61e:	b908      	cbnz	r0, 624 <main+0x68>
        printk("Fatal error: but3 device not ready!");
     620:	484e      	ldr	r0, [pc, #312]	; (75c <main+0x1a0>)
     622:	e7d1      	b.n	5c8 <main+0xc>
    if (!device_is_ready(uart)) {
     624:	4d4e      	ldr	r5, [pc, #312]	; (760 <main+0x1a4>)
     626:	6828      	ldr	r0, [r5, #0]
     628:	f005 f831 	bl	568e <device_is_ready>
     62c:	b908      	cbnz	r0, 632 <main+0x76>
        printk("UART device not ready\r\n");
     62e:	484d      	ldr	r0, [pc, #308]	; (764 <main+0x1a8>)
     630:	e7ca      	b.n	5c8 <main+0xc>
    if (!device_is_ready(dev_i2c.bus)) {
     632:	484d      	ldr	r0, [pc, #308]	; (768 <main+0x1ac>)
     634:	f005 f82b 	bl	568e <device_is_ready>
     638:	b930      	cbnz	r0, 648 <main+0x8c>
        printk("I2C bus %s is not ready!\n\r",dev_i2c.bus->name);
     63a:	4b4b      	ldr	r3, [pc, #300]	; (768 <main+0x1ac>)
     63c:	484b      	ldr	r0, [pc, #300]	; (76c <main+0x1b0>)
     63e:	6819      	ldr	r1, [r3, #0]
}
     640:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        printk("Error %d: Failed to configure BUT 3 \n\r", ret);
     644:	f005 b86c 	b.w	5720 <printk>
    ret = gpio_pin_configure_dt(&led0_dev, led0_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     648:	4949      	ldr	r1, [pc, #292]	; (770 <main+0x1b4>)
     64a:	484a      	ldr	r0, [pc, #296]	; (774 <main+0x1b8>)
     64c:	4c4a      	ldr	r4, [pc, #296]	; (778 <main+0x1bc>)
     64e:	f004 ffff 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     652:	2800      	cmp	r0, #0
    ret = gpio_pin_configure_dt(&led0_dev, led0_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     654:	4601      	mov	r1, r0
     656:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     658:	da01      	bge.n	65e <main+0xa2>
        printk("Error %d: Failed to configure LED 0 \n\r", ret);
     65a:	4848      	ldr	r0, [pc, #288]	; (77c <main+0x1c0>)
     65c:	e7f0      	b.n	640 <main+0x84>
	ret = gpio_pin_configure_dt(&led1_dev, led1_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     65e:	4944      	ldr	r1, [pc, #272]	; (770 <main+0x1b4>)
     660:	4847      	ldr	r0, [pc, #284]	; (780 <main+0x1c4>)
     662:	f004 fff5 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     666:	2800      	cmp	r0, #0
	ret = gpio_pin_configure_dt(&led1_dev, led1_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     668:	4601      	mov	r1, r0
     66a:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     66c:	da01      	bge.n	672 <main+0xb6>
        printk("Error %d: Failed to configure LED 1 \n\r", ret);
     66e:	4845      	ldr	r0, [pc, #276]	; (784 <main+0x1c8>)
     670:	e7e6      	b.n	640 <main+0x84>
	ret = gpio_pin_configure_dt(&led2_dev, led2_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     672:	493f      	ldr	r1, [pc, #252]	; (770 <main+0x1b4>)
     674:	4844      	ldr	r0, [pc, #272]	; (788 <main+0x1cc>)
     676:	f004 ffeb 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     67a:	2800      	cmp	r0, #0
	ret = gpio_pin_configure_dt(&led2_dev, led2_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     67c:	4601      	mov	r1, r0
     67e:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     680:	da01      	bge.n	686 <main+0xca>
        printk("Error %d: Failed to configure LED 2 \n\r", ret);
     682:	4842      	ldr	r0, [pc, #264]	; (78c <main+0x1d0>)
     684:	e7dc      	b.n	640 <main+0x84>
	ret = gpio_pin_configure_dt(&led3_dev, led3_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     686:	493a      	ldr	r1, [pc, #232]	; (770 <main+0x1b4>)
     688:	4841      	ldr	r0, [pc, #260]	; (790 <main+0x1d4>)
     68a:	f004 ffe1 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     68e:	2800      	cmp	r0, #0
	ret = gpio_pin_configure_dt(&led3_dev, led3_dev.dt_flags | GPIO_OUTPUT_ACTIVE);
     690:	4601      	mov	r1, r0
     692:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     694:	da01      	bge.n	69a <main+0xde>
        printk("Error %d: Failed to configure LED 3 \n\r", ret);
     696:	483f      	ldr	r0, [pc, #252]	; (794 <main+0x1d8>)
     698:	e7d2      	b.n	640 <main+0x84>
    ret = gpio_pin_configure_dt(&but0_dev, GPIO_INPUT | GPIO_PULL_UP);
     69a:	493f      	ldr	r1, [pc, #252]	; (798 <main+0x1dc>)
     69c:	483f      	ldr	r0, [pc, #252]	; (79c <main+0x1e0>)
     69e:	f004 ffd7 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     6a2:	2800      	cmp	r0, #0
    ret = gpio_pin_configure_dt(&but0_dev, GPIO_INPUT | GPIO_PULL_UP);
     6a4:	4601      	mov	r1, r0
     6a6:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     6a8:	da01      	bge.n	6ae <main+0xf2>
        printk("Error %d: Failed to configure BUT 0 \n\r", ret);
     6aa:	483d      	ldr	r0, [pc, #244]	; (7a0 <main+0x1e4>)
     6ac:	e7c8      	b.n	640 <main+0x84>
    ret = gpio_pin_configure_dt(&but1_dev, GPIO_INPUT | GPIO_PULL_UP);
     6ae:	493a      	ldr	r1, [pc, #232]	; (798 <main+0x1dc>)
     6b0:	483c      	ldr	r0, [pc, #240]	; (7a4 <main+0x1e8>)
     6b2:	f004 ffcd 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     6b6:	2800      	cmp	r0, #0
    ret = gpio_pin_configure_dt(&but1_dev, GPIO_INPUT | GPIO_PULL_UP);
     6b8:	4601      	mov	r1, r0
     6ba:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     6bc:	da01      	bge.n	6c2 <main+0x106>
        printk("Error %d: Failed to configure BUT 1 \n\r", ret);
     6be:	483a      	ldr	r0, [pc, #232]	; (7a8 <main+0x1ec>)
     6c0:	e7be      	b.n	640 <main+0x84>
    ret = gpio_pin_configure_dt(&but2_dev, GPIO_INPUT | GPIO_PULL_UP);
     6c2:	4935      	ldr	r1, [pc, #212]	; (798 <main+0x1dc>)
     6c4:	4839      	ldr	r0, [pc, #228]	; (7ac <main+0x1f0>)
     6c6:	f004 ffc3 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     6ca:	2800      	cmp	r0, #0
    ret = gpio_pin_configure_dt(&but2_dev, GPIO_INPUT | GPIO_PULL_UP);
     6cc:	4601      	mov	r1, r0
     6ce:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     6d0:	da01      	bge.n	6d6 <main+0x11a>
        printk("Error %d: Failed to configure BUT 2 \n\r", ret);
     6d2:	4837      	ldr	r0, [pc, #220]	; (7b0 <main+0x1f4>)
     6d4:	e7b4      	b.n	640 <main+0x84>
    ret = gpio_pin_configure_dt(&but3_dev, GPIO_INPUT | GPIO_PULL_UP);
     6d6:	4930      	ldr	r1, [pc, #192]	; (798 <main+0x1dc>)
     6d8:	4836      	ldr	r0, [pc, #216]	; (7b4 <main+0x1f8>)
     6da:	f004 ffb9 	bl	5650 <gpio_pin_configure_dt>
    if (ret < 0) {
     6de:	2800      	cmp	r0, #0
    ret = gpio_pin_configure_dt(&but3_dev, GPIO_INPUT | GPIO_PULL_UP);
     6e0:	4601      	mov	r1, r0
     6e2:	6020      	str	r0, [r4, #0]
    if (ret < 0) {
     6e4:	da01      	bge.n	6ea <main+0x12e>
        printk("Error %d: Failed to configure BUT 3 \n\r", ret);
     6e6:	4834      	ldr	r0, [pc, #208]	; (7b8 <main+0x1fc>)
     6e8:	e7aa      	b.n	640 <main+0x84>
    ret = uart_callback_set(uart, uart_cb, NULL);
     6ea:	6828      	ldr	r0, [r5, #0]
	if (api->callback_set == NULL) {
     6ec:	6883      	ldr	r3, [r0, #8]
     6ee:	681b      	ldr	r3, [r3, #0]
     6f0:	b91b      	cbnz	r3, 6fa <main+0x13e>
     6f2:	f06f 0357 	mvn.w	r3, #87	; 0x57
     6f6:	6023      	str	r3, [r4, #0]
}
     6f8:	bd70      	pop	{r4, r5, r6, pc}
	return api->callback_set(dev, callback, user_data);
     6fa:	4930      	ldr	r1, [pc, #192]	; (7bc <main+0x200>)
     6fc:	2200      	movs	r2, #0
     6fe:	4798      	blx	r3
    ret = uart_callback_set(uart, uart_cb, NULL);
     700:	6020      	str	r0, [r4, #0]
    if (ret) {
     702:	2800      	cmp	r0, #0
     704:	d1f8      	bne.n	6f8 <main+0x13c>
	ret = uart_tx(uart, tx_buf, sizeof(tx_buf), SYS_FOREVER_MS);
     706:	6828      	ldr	r0, [r5, #0]
	return api->tx(dev, buf, len, timeout);
     708:	6883      	ldr	r3, [r0, #8]
     70a:	492d      	ldr	r1, [pc, #180]	; (7c0 <main+0x204>)
     70c:	685e      	ldr	r6, [r3, #4]
     70e:	2214      	movs	r2, #20
     710:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     714:	47b0      	blx	r6
     716:	6020      	str	r0, [r4, #0]
    if (ret) {
     718:	2800      	cmp	r0, #0
     71a:	d1ed      	bne.n	6f8 <main+0x13c>
	ret = uart_rx_enable(uart ,rx_buf,sizeof rx_buf,RECEIVE_TIMEOUT);
     71c:	6828      	ldr	r0, [r5, #0]
	return api->rx_enable(dev, buf, len, timeout);
     71e:	6883      	ldr	r3, [r0, #8]
     720:	4928      	ldr	r1, [pc, #160]	; (7c4 <main+0x208>)
     722:	68dd      	ldr	r5, [r3, #12]
     724:	220a      	movs	r2, #10
     726:	2364      	movs	r3, #100	; 0x64
     728:	47a8      	blx	r5
     72a:	6020      	str	r0, [r4, #0]
	if (ret) {
     72c:	2800      	cmp	r0, #0
     72e:	d1e3      	bne.n	6f8 <main+0x13c>
		k_msleep(SLEEP_TIME_MS);
     730:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     734:	f004 ffc1 	bl	56ba <k_msleep.isra.0>
	while (1) {
     738:	e7fa      	b.n	730 <main+0x174>
     73a:	bf00      	nop
     73c:	000069a8 	.word	0x000069a8
     740:	00006e6e 	.word	0x00006e6e
     744:	00006e92 	.word	0x00006e92
     748:	00006eb6 	.word	0x00006eb6
     74c:	00006eda 	.word	0x00006eda
     750:	00006efe 	.word	0x00006efe
     754:	00006f22 	.word	0x00006f22
     758:	00006f46 	.word	0x00006f46
     75c:	00006f6a 	.word	0x00006f6a
     760:	20000000 	.word	0x20000000
     764:	00006f8e 	.word	0x00006f8e
     768:	000069f0 	.word	0x000069f0
     76c:	00006fa6 	.word	0x00006fa6
     770:	001a0001 	.word	0x001a0001
     774:	00006bf0 	.word	0x00006bf0
     778:	200004e0 	.word	0x200004e0
     77c:	00006fc1 	.word	0x00006fc1
     780:	00006be8 	.word	0x00006be8
     784:	00006fe8 	.word	0x00006fe8
     788:	00006be0 	.word	0x00006be0
     78c:	0000700f 	.word	0x0000700f
     790:	00006bd8 	.word	0x00006bd8
     794:	00007036 	.word	0x00007036
     798:	00010010 	.word	0x00010010
     79c:	00006bd0 	.word	0x00006bd0
     7a0:	0000705d 	.word	0x0000705d
     7a4:	00006bc8 	.word	0x00006bc8
     7a8:	00007084 	.word	0x00007084
     7ac:	00006bc0 	.word	0x00006bc0
     7b0:	000070ab 	.word	0x000070ab
     7b4:	00006bb8 	.word	0x00006bb8
     7b8:	000070d2 	.word	0x000070d2
     7bc:	00000561 	.word	0x00000561
     7c0:	20000180 	.word	0x20000180
     7c4:	20000ddb 	.word	0x20000ddb

000007c8 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     7c8:	680b      	ldr	r3, [r1, #0]
     7ca:	3301      	adds	r3, #1
     7cc:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     7ce:	4b01      	ldr	r3, [pc, #4]	; (7d4 <char_out+0xc>)
     7d0:	681b      	ldr	r3, [r3, #0]
     7d2:	4718      	bx	r3
     7d4:	20000010 	.word	0x20000010

000007d8 <__printk_hook_install>:
	_char_out = fn;
     7d8:	4b01      	ldr	r3, [pc, #4]	; (7e0 <__printk_hook_install+0x8>)
     7da:	6018      	str	r0, [r3, #0]
}
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	20000010 	.word	0x20000010

000007e4 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     7e4:	b507      	push	{r0, r1, r2, lr}
     7e6:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     7e8:	2100      	movs	r1, #0
{
     7ea:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     7ec:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     7ee:	4803      	ldr	r0, [pc, #12]	; (7fc <vprintk+0x18>)
     7f0:	a901      	add	r1, sp, #4
     7f2:	f000 f913 	bl	a1c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     7f6:	b003      	add	sp, #12
     7f8:	f85d fb04 	ldr.w	pc, [sp], #4
     7fc:	000007c9 	.word	0x000007c9

00000800 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     804:	8b05      	ldrh	r5, [r0, #24]
{
     806:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     808:	0728      	lsls	r0, r5, #28
{
     80a:	4690      	mov	r8, r2
	if (processing) {
     80c:	d411      	bmi.n	832 <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
     80e:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     810:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     814:	f040 80cd 	bne.w	9b2 <process_event+0x1b2>
			evt = process_recheck(mgr);
     818:	4620      	mov	r0, r4
     81a:	f004 ff8e 	bl	573a <process_recheck>
		}

		if (evt == EVT_NOP) {
     81e:	b178      	cbz	r0, 840 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
     820:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     822:	8b21      	ldrh	r1, [r4, #24]
     824:	2804      	cmp	r0, #4
     826:	d811      	bhi.n	84c <process_event+0x4c>
     828:	e8df f000 	tbb	[pc, r0]
     82c:	856d10c3 	.word	0x856d10c3
     830:	95          	.byte	0x95
     831:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
     832:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     834:	bf0c      	ite	eq
     836:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
     83a:	f045 0520 	orrne.w	r5, r5, #32
     83e:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     840:	f388 8811 	msr	BASEPRI, r8
     844:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     84c:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     850:	45aa      	cmp	sl, r5
     852:	f000 80a6 	beq.w	9a2 <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
     856:	2700      	movs	r7, #0
     858:	46b9      	mov	r9, r7
     85a:	463e      	mov	r6, r7
     85c:	68a3      	ldr	r3, [r4, #8]
     85e:	2b00      	cmp	r3, #0
     860:	f000 80bd 	beq.w	9de <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     864:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     868:	8321      	strh	r1, [r4, #24]
     86a:	f388 8811 	msr	BASEPRI, r8
     86e:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     872:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     874:	2900      	cmp	r1, #0
     876:	f000 80bb 	beq.w	9f0 <process_event+0x1f0>
	return node->next;
     87a:	680d      	ldr	r5, [r1, #0]
     87c:	2900      	cmp	r1, #0
     87e:	f000 80b7 	beq.w	9f0 <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
     882:	f8d1 8004 	ldr.w	r8, [r1, #4]
     886:	4633      	mov	r3, r6
     888:	4652      	mov	r2, sl
     88a:	4620      	mov	r0, r4
     88c:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     88e:	2d00      	cmp	r5, #0
     890:	d076      	beq.n	980 <process_event+0x180>
     892:	682b      	ldr	r3, [r5, #0]
     894:	4629      	mov	r1, r5
     896:	461d      	mov	r5, r3
     898:	e7f0      	b.n	87c <process_event+0x7c>
     89a:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     89e:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     8a0:	2a01      	cmp	r2, #1
     8a2:	d81b      	bhi.n	8dc <process_event+0xdc>
	list->head = NULL;
     8a4:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     8a6:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     8aa:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     8ac:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     8ae:	b289      	uxth	r1, r1
	list->tail = NULL;
     8b0:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     8b4:	d109      	bne.n	8ca <process_event+0xca>
     8b6:	463b      	mov	r3, r7
     8b8:	e003      	b.n	8c2 <process_event+0xc2>
				mgr->refs += 1U;
     8ba:	8b62      	ldrh	r2, [r4, #26]
	return node->next;
     8bc:	681b      	ldr	r3, [r3, #0]
     8be:	3201      	adds	r2, #1
     8c0:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     8c2:	2b00      	cmp	r3, #0
     8c4:	d1f9      	bne.n	8ba <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     8c6:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     8ca:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     8cc:	4620      	mov	r0, r4
     8ce:	f004 ff34 	bl	573a <process_recheck>
     8d2:	2800      	cmp	r0, #0
     8d4:	d07b      	beq.n	9ce <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     8d6:	f041 0120 	orr.w	r1, r1, #32
     8da:	e077      	b.n	9cc <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
     8dc:	2b04      	cmp	r3, #4
     8de:	d10a      	bne.n	8f6 <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     8e0:	f021 0107 	bic.w	r1, r1, #7
     8e4:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     8e6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     8e8:	4620      	mov	r0, r4
     8ea:	f004 ff26 	bl	573a <process_recheck>
     8ee:	b110      	cbz	r0, 8f6 <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     8f0:	f041 0120 	orr.w	r1, r1, #32
     8f4:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     8f6:	8b21      	ldrh	r1, [r4, #24]
     8f8:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     8fc:	45aa      	cmp	sl, r5
     8fe:	d050      	beq.n	9a2 <process_event+0x1a2>
     900:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
     902:	46b9      	mov	r9, r7
     904:	e7aa      	b.n	85c <process_event+0x5c>
			transit = mgr->transitions->start;
     906:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     908:	f021 0107 	bic.w	r1, r1, #7
     90c:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
     910:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
     912:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
     916:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     918:	d12d      	bne.n	976 <process_event+0x176>
		    || (transit != NULL)) {
     91a:	f1b9 0f00 	cmp.w	r9, #0
     91e:	d040      	beq.n	9a2 <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     920:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     924:	8321      	strh	r1, [r4, #24]
     926:	f388 8811 	msr	BASEPRI, r8
     92a:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
     92e:	493a      	ldr	r1, [pc, #232]	; (a18 <process_event+0x218>)
     930:	4620      	mov	r0, r4
     932:	47c8      	blx	r9
     934:	e029      	b.n	98a <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     936:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
     93a:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     93c:	f041 0104 	orr.w	r1, r1, #4
     940:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     942:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
     944:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
     948:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     94a:	d0e6      	beq.n	91a <process_event+0x11a>
     94c:	2700      	movs	r7, #0
		res = 0;
     94e:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     950:	f04f 0a04 	mov.w	sl, #4
     954:	e782      	b.n	85c <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     956:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
     95a:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     95c:	f041 0105 	orr.w	r1, r1, #5
     960:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     962:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
     964:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
     968:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     96a:	d0d6      	beq.n	91a <process_event+0x11a>
     96c:	2700      	movs	r7, #0
		res = 0;
     96e:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     970:	f04f 0a05 	mov.w	sl, #5
     974:	e772      	b.n	85c <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
     976:	2700      	movs	r7, #0
		res = 0;
     978:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     97a:	f04f 0a06 	mov.w	sl, #6
     97e:	e76d      	b.n	85c <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     980:	462b      	mov	r3, r5
     982:	e787      	b.n	894 <process_event+0x94>
			if (transit != NULL) {
     984:	f1b9 0f00 	cmp.w	r9, #0
     988:	d1d1      	bne.n	92e <process_event+0x12e>
	__asm__ volatile(
     98a:	f04f 0320 	mov.w	r3, #32
     98e:	f3ef 8811 	mrs	r8, BASEPRI
     992:	f383 8812 	msr	BASEPRI_MAX, r3
     996:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     99a:	8b23      	ldrh	r3, [r4, #24]
     99c:	f023 0308 	bic.w	r3, r3, #8
     9a0:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     9a2:	8b25      	ldrh	r5, [r4, #24]
     9a4:	06ea      	lsls	r2, r5, #27
     9a6:	d52e      	bpl.n	a06 <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     9a8:	f025 0310 	bic.w	r3, r5, #16
     9ac:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     9ae:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
     9b2:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     9b4:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     9b6:	2e00      	cmp	r6, #0
     9b8:	f6bf af6f 	bge.w	89a <process_event+0x9a>
	list->head = NULL;
     9bc:	2300      	movs	r3, #0
		*clients = mgr->clients;
     9be:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
     9c0:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     9c4:	f021 0107 	bic.w	r1, r1, #7
     9c8:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
     9cc:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     9ce:	8b21      	ldrh	r1, [r4, #24]
     9d0:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     9d4:	45aa      	cmp	sl, r5
     9d6:	f04f 0900 	mov.w	r9, #0
     9da:	f47f af3f 	bne.w	85c <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
     9de:	2f00      	cmp	r7, #0
     9e0:	d09b      	beq.n	91a <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     9e2:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     9e6:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
     9e8:	f388 8811 	msr	BASEPRI, r8
     9ec:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
     9f0:	2f00      	cmp	r7, #0
     9f2:	d0c7      	beq.n	984 <process_event+0x184>
	return node->next;
     9f4:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
     9f6:	4639      	mov	r1, r7
     9f8:	4633      	mov	r3, r6
     9fa:	4652      	mov	r2, sl
     9fc:	4620      	mov	r0, r4
     9fe:	f004 fec8 	bl	5792 <notify_one>
	list->head = node;
     a02:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
     a04:	e7f4      	b.n	9f0 <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     a06:	06ab      	lsls	r3, r5, #26
     a08:	f57f af1a 	bpl.w	840 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     a0c:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     a10:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     a12:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     a16:	e6ff      	b.n	818 <process_event+0x18>
     a18:	000057bf 	.word	0x000057bf

00000a1c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     a20:	4681      	mov	r9, r0
     a22:	b095      	sub	sp, #84	; 0x54
     a24:	468b      	mov	fp, r1
     a26:	4617      	mov	r7, r2
     a28:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     a2a:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     a2c:	7838      	ldrb	r0, [r7, #0]
     a2e:	b908      	cbnz	r0, a34 <cbvprintf+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
     a30:	4628      	mov	r0, r5
     a32:	e358      	b.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
			OUTC(*fp++);
     a34:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
     a36:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     a38:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
     a3a:	d006      	beq.n	a4a <cbvprintf+0x2e>
			OUTC('%');
     a3c:	4659      	mov	r1, fp
     a3e:	47c8      	blx	r9
     a40:	2800      	cmp	r0, #0
     a42:	f2c0 8350 	blt.w	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
     a46:	3501      	adds	r5, #1
		if (bps == NULL) {
     a48:	e204      	b.n	e54 <cbvprintf+0x438>
		} state = {
     a4a:	2218      	movs	r2, #24
     a4c:	2100      	movs	r1, #0
     a4e:	a80e      	add	r0, sp, #56	; 0x38
     a50:	f004 ffd0 	bl	59f4 <memset>
	if (*sp == '%') {
     a54:	787b      	ldrb	r3, [r7, #1]
     a56:	2b25      	cmp	r3, #37	; 0x25
     a58:	d07d      	beq.n	b56 <cbvprintf+0x13a>
     a5a:	2300      	movs	r3, #0
     a5c:	1c78      	adds	r0, r7, #1
     a5e:	4698      	mov	r8, r3
     a60:	469e      	mov	lr, r3
     a62:	469c      	mov	ip, r3
     a64:	461e      	mov	r6, r3
     a66:	4601      	mov	r1, r0
		switch (*sp) {
     a68:	f810 2b01 	ldrb.w	r2, [r0], #1
     a6c:	2a2b      	cmp	r2, #43	; 0x2b
     a6e:	f000 80a1 	beq.w	bb4 <cbvprintf+0x198>
     a72:	f200 8098 	bhi.w	ba6 <cbvprintf+0x18a>
     a76:	2a20      	cmp	r2, #32
     a78:	f000 809f 	beq.w	bba <cbvprintf+0x19e>
     a7c:	2a23      	cmp	r2, #35	; 0x23
     a7e:	f000 809f 	beq.w	bc0 <cbvprintf+0x1a4>
     a82:	b12b      	cbz	r3, a90 <cbvprintf+0x74>
     a84:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     a8c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     a90:	f1b8 0f00 	cmp.w	r8, #0
     a94:	d005      	beq.n	aa2 <cbvprintf+0x86>
     a96:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     a9a:	f043 0320 	orr.w	r3, r3, #32
     a9e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     aa2:	f1be 0f00 	cmp.w	lr, #0
     aa6:	d005      	beq.n	ab4 <cbvprintf+0x98>
     aa8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     aac:	f043 0310 	orr.w	r3, r3, #16
     ab0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     ab4:	f1bc 0f00 	cmp.w	ip, #0
     ab8:	d005      	beq.n	ac6 <cbvprintf+0xaa>
     aba:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     abe:	f043 0308 	orr.w	r3, r3, #8
     ac2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     ac6:	b12e      	cbz	r6, ad4 <cbvprintf+0xb8>
     ac8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     acc:	f043 0304 	orr.w	r3, r3, #4
     ad0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
     ad4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     ad8:	f003 0044 	and.w	r0, r3, #68	; 0x44
     adc:	2844      	cmp	r0, #68	; 0x44
     ade:	d103      	bne.n	ae8 <cbvprintf+0xcc>
		conv->flag_zero = false;
     ae0:	f36f 1386 	bfc	r3, #6, #1
     ae4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
     ae8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     aec:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
     aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     af2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     af6:	d17f      	bne.n	bf8 <cbvprintf+0x1dc>
		conv->width_star = true;
     af8:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     afc:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
     b00:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     b02:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
     b06:	781a      	ldrb	r2, [r3, #0]
     b08:	2a2e      	cmp	r2, #46	; 0x2e
     b0a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     b0e:	bf0c      	ite	eq
     b10:	2101      	moveq	r1, #1
     b12:	2100      	movne	r1, #0
     b14:	f361 0241 	bfi	r2, r1, #1, #1
     b18:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
     b1c:	d178      	bne.n	c10 <cbvprintf+0x1f4>
	if (*sp == '*') {
     b1e:	785a      	ldrb	r2, [r3, #1]
     b20:	2a2a      	cmp	r2, #42	; 0x2a
     b22:	d06e      	beq.n	c02 <cbvprintf+0x1e6>
	++sp;
     b24:	3301      	adds	r3, #1
	size_t val = 0;
     b26:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     b28:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     b2c:	4619      	mov	r1, r3
     b2e:	f811 0b01 	ldrb.w	r0, [r1], #1
     b32:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     b36:	2e09      	cmp	r6, #9
     b38:	f240 8095 	bls.w	c66 <cbvprintf+0x24a>
	conv->unsupported |= ((conv->prec_value < 0)
     b3c:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
     b40:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
     b42:	f3c1 0040 	ubfx	r0, r1, #1, #1
     b46:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
     b4a:	460a      	mov	r2, r1
     b4c:	f360 0241 	bfi	r2, r0, #1, #1
     b50:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     b54:	e05c      	b.n	c10 <cbvprintf+0x1f4>
		conv->specifier = *sp++;
     b56:	1cba      	adds	r2, r7, #2
     b58:	9203      	str	r2, [sp, #12]
     b5a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
     b5e:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     b62:	07da      	lsls	r2, r3, #31
     b64:	f140 812e 	bpl.w	dc4 <cbvprintf+0x3a8>
			width = va_arg(ap, int);
     b68:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
     b6c:	f1b8 0f00 	cmp.w	r8, #0
     b70:	da07      	bge.n	b82 <cbvprintf+0x166>
				conv->flag_dash = true;
     b72:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     b76:	f042 0204 	orr.w	r2, r2, #4
     b7a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
     b7e:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
     b82:	075e      	lsls	r6, r3, #29
     b84:	f140 8127 	bpl.w	dd6 <cbvprintf+0x3ba>
			int arg = va_arg(ap, int);
     b88:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
     b8c:	f1ba 0f00 	cmp.w	sl, #0
     b90:	f280 8126 	bge.w	de0 <cbvprintf+0x3c4>
				conv->prec_present = false;
     b94:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     b98:	f36f 0341 	bfc	r3, #1, #1
     b9c:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
     ba0:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     ba4:	e11c      	b.n	de0 <cbvprintf+0x3c4>
		switch (*sp) {
     ba6:	2a2d      	cmp	r2, #45	; 0x2d
     ba8:	d00d      	beq.n	bc6 <cbvprintf+0x1aa>
     baa:	2a30      	cmp	r2, #48	; 0x30
     bac:	f47f af69 	bne.w	a82 <cbvprintf+0x66>
     bb0:	2301      	movs	r3, #1
	} while (loop);
     bb2:	e758      	b.n	a66 <cbvprintf+0x4a>
		switch (*sp) {
     bb4:	f04f 0c01 	mov.w	ip, #1
     bb8:	e755      	b.n	a66 <cbvprintf+0x4a>
     bba:	f04f 0e01 	mov.w	lr, #1
     bbe:	e752      	b.n	a66 <cbvprintf+0x4a>
     bc0:	f04f 0801 	mov.w	r8, #1
     bc4:	e74f      	b.n	a66 <cbvprintf+0x4a>
     bc6:	2601      	movs	r6, #1
     bc8:	e74d      	b.n	a66 <cbvprintf+0x4a>
		val = 10U * val + *sp++ - '0';
     bca:	fb0e 6202 	mla	r2, lr, r2, r6
     bce:	3a30      	subs	r2, #48	; 0x30
     bd0:	4603      	mov	r3, r0
     bd2:	4618      	mov	r0, r3
     bd4:	f810 6b01 	ldrb.w	r6, [r0], #1
     bd8:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     bdc:	f1bc 0f09 	cmp.w	ip, #9
     be0:	d9f3      	bls.n	bca <cbvprintf+0x1ae>
	if (sp != wp) {
     be2:	4299      	cmp	r1, r3
     be4:	d08f      	beq.n	b06 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     be6:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
     bea:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
     bec:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     bee:	f362 0141 	bfi	r1, r2, #1, #1
     bf2:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
     bf6:	e786      	b.n	b06 <cbvprintf+0xea>
     bf8:	460b      	mov	r3, r1
	size_t val = 0;
     bfa:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     bfc:	f04f 0e0a 	mov.w	lr, #10
     c00:	e7e7      	b.n	bd2 <cbvprintf+0x1b6>
		conv->prec_star = true;
     c02:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     c06:	f042 0204 	orr.w	r2, r2, #4
     c0a:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     c0e:	3302      	adds	r3, #2
	switch (*sp) {
     c10:	781a      	ldrb	r2, [r3, #0]
     c12:	2a6c      	cmp	r2, #108	; 0x6c
     c14:	d047      	beq.n	ca6 <cbvprintf+0x28a>
     c16:	d82b      	bhi.n	c70 <cbvprintf+0x254>
     c18:	2a68      	cmp	r2, #104	; 0x68
     c1a:	d031      	beq.n	c80 <cbvprintf+0x264>
     c1c:	2a6a      	cmp	r2, #106	; 0x6a
     c1e:	d04b      	beq.n	cb8 <cbvprintf+0x29c>
     c20:	2a4c      	cmp	r2, #76	; 0x4c
     c22:	d051      	beq.n	cc8 <cbvprintf+0x2ac>
	conv->specifier = *sp++;
     c24:	461a      	mov	r2, r3
     c26:	f812 3b01 	ldrb.w	r3, [r2], #1
     c2a:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
     c2c:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
     c2e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
     c32:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
     c36:	f200 80be 	bhi.w	db6 <cbvprintf+0x39a>
     c3a:	2b6d      	cmp	r3, #109	; 0x6d
     c3c:	d851      	bhi.n	ce2 <cbvprintf+0x2c6>
     c3e:	2b69      	cmp	r3, #105	; 0x69
     c40:	f200 80b9 	bhi.w	db6 <cbvprintf+0x39a>
     c44:	2b57      	cmp	r3, #87	; 0x57
     c46:	d867      	bhi.n	d18 <cbvprintf+0x2fc>
     c48:	2b41      	cmp	r3, #65	; 0x41
     c4a:	d003      	beq.n	c54 <cbvprintf+0x238>
     c4c:	3b45      	subs	r3, #69	; 0x45
     c4e:	2b02      	cmp	r3, #2
     c50:	f200 80b1 	bhi.w	db6 <cbvprintf+0x39a>
		conv->specifier_cat = SPECIFIER_FP;
     c54:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     c58:	2204      	movs	r2, #4
     c5a:	f362 0302 	bfi	r3, r2, #0, #3
     c5e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
     c62:	2301      	movs	r3, #1
			break;
     c64:	e073      	b.n	d4e <cbvprintf+0x332>
		val = 10U * val + *sp++ - '0';
     c66:	fb0c 0202 	mla	r2, ip, r2, r0
     c6a:	3a30      	subs	r2, #48	; 0x30
     c6c:	460b      	mov	r3, r1
     c6e:	e75d      	b.n	b2c <cbvprintf+0x110>
	switch (*sp) {
     c70:	2a74      	cmp	r2, #116	; 0x74
     c72:	d025      	beq.n	cc0 <cbvprintf+0x2a4>
     c74:	2a7a      	cmp	r2, #122	; 0x7a
     c76:	d1d5      	bne.n	c24 <cbvprintf+0x208>
		conv->length_mod = LENGTH_Z;
     c78:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     c7c:	2106      	movs	r1, #6
     c7e:	e00c      	b.n	c9a <cbvprintf+0x27e>
		if (*++sp == 'h') {
     c80:	785a      	ldrb	r2, [r3, #1]
     c82:	2a68      	cmp	r2, #104	; 0x68
     c84:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     c88:	d106      	bne.n	c98 <cbvprintf+0x27c>
			conv->length_mod = LENGTH_HH;
     c8a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     c8c:	f361 02c6 	bfi	r2, r1, #3, #4
     c90:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
     c94:	3302      	adds	r3, #2
     c96:	e7c5      	b.n	c24 <cbvprintf+0x208>
			conv->length_mod = LENGTH_H;
     c98:	2102      	movs	r1, #2
     c9a:	f361 02c6 	bfi	r2, r1, #3, #4
     c9e:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
     ca2:	3301      	adds	r3, #1
     ca4:	e7be      	b.n	c24 <cbvprintf+0x208>
		if (*++sp == 'l') {
     ca6:	785a      	ldrb	r2, [r3, #1]
     ca8:	2a6c      	cmp	r2, #108	; 0x6c
     caa:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     cae:	d101      	bne.n	cb4 <cbvprintf+0x298>
			conv->length_mod = LENGTH_LL;
     cb0:	2104      	movs	r1, #4
     cb2:	e7eb      	b.n	c8c <cbvprintf+0x270>
			conv->length_mod = LENGTH_L;
     cb4:	2103      	movs	r1, #3
     cb6:	e7f0      	b.n	c9a <cbvprintf+0x27e>
		conv->length_mod = LENGTH_J;
     cb8:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     cbc:	2105      	movs	r1, #5
     cbe:	e7ec      	b.n	c9a <cbvprintf+0x27e>
		conv->length_mod = LENGTH_T;
     cc0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     cc4:	2107      	movs	r1, #7
     cc6:	e7e8      	b.n	c9a <cbvprintf+0x27e>
		conv->unsupported = true;
     cc8:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
     ccc:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
     cd0:	f022 0202 	bic.w	r2, r2, #2
     cd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
     cd8:	f042 0202 	orr.w	r2, r2, #2
     cdc:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
     ce0:	e7df      	b.n	ca2 <cbvprintf+0x286>
	switch (conv->specifier) {
     ce2:	3b6e      	subs	r3, #110	; 0x6e
     ce4:	b2d9      	uxtb	r1, r3
     ce6:	2301      	movs	r3, #1
     ce8:	408b      	lsls	r3, r1
     cea:	f240 4182 	movw	r1, #1154	; 0x482
     cee:	420b      	tst	r3, r1
     cf0:	d137      	bne.n	d62 <cbvprintf+0x346>
     cf2:	f013 0f24 	tst.w	r3, #36	; 0x24
     cf6:	d151      	bne.n	d9c <cbvprintf+0x380>
     cf8:	07d8      	lsls	r0, r3, #31
     cfa:	d55c      	bpl.n	db6 <cbvprintf+0x39a>
		conv->specifier_cat = SPECIFIER_PTR;
     cfc:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     d00:	2103      	movs	r1, #3
     d02:	f361 0302 	bfi	r3, r1, #0, #3
     d06:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     d0a:	f002 0378 	and.w	r3, r2, #120	; 0x78
     d0e:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
     d12:	424b      	negs	r3, r1
     d14:	414b      	adcs	r3, r1
     d16:	e01a      	b.n	d4e <cbvprintf+0x332>
	switch (conv->specifier) {
     d18:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
     d1c:	b2c9      	uxtb	r1, r1
     d1e:	2001      	movs	r0, #1
     d20:	fa00 f101 	lsl.w	r1, r0, r1
     d24:	f411 4f62 	tst.w	r1, #57856	; 0xe200
     d28:	d194      	bne.n	c54 <cbvprintf+0x238>
     d2a:	f640 0601 	movw	r6, #2049	; 0x801
     d2e:	4231      	tst	r1, r6
     d30:	d11d      	bne.n	d6e <cbvprintf+0x352>
     d32:	f411 3f04 	tst.w	r1, #135168	; 0x21000
     d36:	d03e      	beq.n	db6 <cbvprintf+0x39a>
		conv->specifier_cat = SPECIFIER_SINT;
     d38:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     d3c:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     d40:	f002 0278 	and.w	r2, r2, #120	; 0x78
     d44:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
     d46:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
     d4a:	d034      	beq.n	db6 <cbvprintf+0x39a>
	bool unsupported = false;
     d4c:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
     d4e:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     d52:	f3c2 0140 	ubfx	r1, r2, #1, #1
     d56:	430b      	orrs	r3, r1
     d58:	f363 0241 	bfi	r2, r3, #1, #1
     d5c:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     d60:	e6fd      	b.n	b5e <cbvprintf+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
     d62:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     d66:	2102      	movs	r1, #2
     d68:	f361 0302 	bfi	r3, r1, #0, #3
     d6c:	e7e8      	b.n	d40 <cbvprintf+0x324>
     d6e:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
     d72:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
     d74:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     d78:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     d7c:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     d7e:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
     d82:	bf02      	ittt	eq
     d84:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
     d88:	f041 0101 	orreq.w	r1, r1, #1
     d8c:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
     d90:	2b63      	cmp	r3, #99	; 0x63
     d92:	d1db      	bne.n	d4c <cbvprintf+0x330>
			unsupported = (conv->length_mod != LENGTH_NONE);
     d94:	1e13      	subs	r3, r2, #0
     d96:	bf18      	it	ne
     d98:	2301      	movne	r3, #1
     d9a:	e7d8      	b.n	d4e <cbvprintf+0x332>
		conv->specifier_cat = SPECIFIER_PTR;
     d9c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     da0:	2103      	movs	r1, #3
     da2:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     da6:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     daa:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
     dae:	bf14      	ite	ne
     db0:	2301      	movne	r3, #1
     db2:	2300      	moveq	r3, #0
     db4:	e7cb      	b.n	d4e <cbvprintf+0x332>
		conv->invalid = true;
     db6:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     dba:	f043 0301 	orr.w	r3, r3, #1
     dbe:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
     dc2:	e7c3      	b.n	d4c <cbvprintf+0x330>
		} else if (conv->width_present) {
     dc4:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
     dc8:	2a00      	cmp	r2, #0
			width = conv->width_value;
     dca:	bfb4      	ite	lt
     dcc:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
     dd0:	f04f 38ff 	movge.w	r8, #4294967295	; 0xffffffff
     dd4:	e6d5      	b.n	b82 <cbvprintf+0x166>
		} else if (conv->prec_present) {
     dd6:	0798      	lsls	r0, r3, #30
     dd8:	f57f aee2 	bpl.w	ba0 <cbvprintf+0x184>
			precision = conv->prec_value;
     ddc:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
     de0:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
     de4:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     de6:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
     dea:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
     dee:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     df2:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     df4:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     df8:	d133      	bne.n	e62 <cbvprintf+0x446>
			switch (length_mod) {
     dfa:	1ecb      	subs	r3, r1, #3
     dfc:	2b04      	cmp	r3, #4
     dfe:	d804      	bhi.n	e0a <cbvprintf+0x3ee>
     e00:	e8df f003 	tbb	[pc, r3]
     e04:	10464610 	.word	0x10464610
     e08:	10          	.byte	0x10
     e09:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     e0a:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
     e0c:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
     e0e:	ea4f 72e3 	mov.w	r2, r3, asr #31
     e12:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     e16:	d10b      	bne.n	e30 <cbvprintf+0x414>
				value->sint = (char)value->sint;
     e18:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     e1c:	930e      	str	r3, [sp, #56]	; 0x38
     e1e:	2300      	movs	r3, #0
				value->sint = (short)value->sint;
     e20:	930f      	str	r3, [sp, #60]	; 0x3c
     e22:	e007      	b.n	e34 <cbvprintf+0x418>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     e24:	f854 3b04 	ldr.w	r3, [r4], #4
     e28:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
     e2a:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
     e2e:	e002      	b.n	e36 <cbvprintf+0x41a>
			} else if (length_mod == LENGTH_H) {
     e30:	2902      	cmp	r1, #2
     e32:	d011      	beq.n	e58 <cbvprintf+0x43c>
				value->sint = va_arg(ap, int);
     e34:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
     e36:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e3a:	f013 0603 	ands.w	r6, r3, #3
     e3e:	d047      	beq.n	ed0 <cbvprintf+0x4b4>
			OUTS(sp, fp);
     e40:	9b03      	ldr	r3, [sp, #12]
     e42:	463a      	mov	r2, r7
     e44:	4659      	mov	r1, fp
     e46:	4648      	mov	r0, r9
     e48:	f004 fd82 	bl	5950 <outs>
     e4c:	2800      	cmp	r0, #0
     e4e:	f2c0 814a 	blt.w	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
     e52:	4405      	add	r5, r0
			continue;
     e54:	9f03      	ldr	r7, [sp, #12]
     e56:	e5e9      	b.n	a2c <cbvprintf+0x10>
				value->sint = (short)value->sint;
     e58:	b21a      	sxth	r2, r3
     e5a:	920e      	str	r2, [sp, #56]	; 0x38
     e5c:	f343 33c0 	sbfx	r3, r3, #15, #1
     e60:	e7de      	b.n	e20 <cbvprintf+0x404>
		} else if (specifier_cat == SPECIFIER_UINT) {
     e62:	2b02      	cmp	r3, #2
     e64:	d124      	bne.n	eb0 <cbvprintf+0x494>
			switch (length_mod) {
     e66:	1ecb      	subs	r3, r1, #3
     e68:	2b04      	cmp	r3, #4
     e6a:	d804      	bhi.n	e76 <cbvprintf+0x45a>
     e6c:	e8df f003 	tbb	[pc, r3]
     e70:	18101018 	.word	0x18101018
     e74:	18          	.byte	0x18
     e75:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
     e76:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
     e78:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     e7c:	f04f 0200 	mov.w	r2, #0
     e80:	d014      	beq.n	eac <cbvprintf+0x490>
			} else if (length_mod == LENGTH_H) {
     e82:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
     e84:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
     e88:	d1d5      	bne.n	e36 <cbvprintf+0x41a>
				value->uint = (unsigned short)value->uint;
     e8a:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
     e8c:	930e      	str	r3, [sp, #56]	; 0x38
     e8e:	e7d2      	b.n	e36 <cbvprintf+0x41a>
					(uint_value_type)va_arg(ap,
     e90:	3407      	adds	r4, #7
     e92:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
     e96:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     e9a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
     e9e:	e7ca      	b.n	e36 <cbvprintf+0x41a>
					(uint_value_type)va_arg(ap, size_t);
     ea0:	f854 3b04 	ldr.w	r3, [r4], #4
     ea4:	930e      	str	r3, [sp, #56]	; 0x38
     ea6:	2300      	movs	r3, #0
     ea8:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
     eaa:	e7c4      	b.n	e36 <cbvprintf+0x41a>
				value->uint = (unsigned char)value->uint;
     eac:	b2db      	uxtb	r3, r3
     eae:	e7bc      	b.n	e2a <cbvprintf+0x40e>
		} else if (specifier_cat == SPECIFIER_FP) {
     eb0:	2b04      	cmp	r3, #4
     eb2:	d108      	bne.n	ec6 <cbvprintf+0x4aa>
					(sint_value_type)va_arg(ap, long long);
     eb4:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
     eb6:	f024 0407 	bic.w	r4, r4, #7
     eba:	e9d4 2300 	ldrd	r2, r3, [r4]
     ebe:	3408      	adds	r4, #8
     ec0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
     ec4:	e7b7      	b.n	e36 <cbvprintf+0x41a>
		} else if (specifier_cat == SPECIFIER_PTR) {
     ec6:	2b03      	cmp	r3, #3
     ec8:	d1b5      	bne.n	e36 <cbvprintf+0x41a>
			value->ptr = va_arg(ap, void *);
     eca:	f854 3b04 	ldr.w	r3, [r4], #4
     ece:	e7dd      	b.n	e8c <cbvprintf+0x470>
		switch (conv->specifier) {
     ed0:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
     ed4:	2878      	cmp	r0, #120	; 0x78
     ed6:	d8bd      	bhi.n	e54 <cbvprintf+0x438>
     ed8:	2862      	cmp	r0, #98	; 0x62
     eda:	d81c      	bhi.n	f16 <cbvprintf+0x4fa>
     edc:	2825      	cmp	r0, #37	; 0x25
     ede:	f43f adad 	beq.w	a3c <cbvprintf+0x20>
     ee2:	2858      	cmp	r0, #88	; 0x58
     ee4:	d1b6      	bne.n	e54 <cbvprintf+0x438>
			bps = encode_uint(value->uint, conv, buf, bpe);
     ee6:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     eea:	9300      	str	r3, [sp, #0]
     eec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
     ef0:	ab08      	add	r3, sp, #32
     ef2:	aa10      	add	r2, sp, #64	; 0x40
     ef4:	f004 fce6 	bl	58c4 <encode_uint>
			if (precision >= 0) {
     ef8:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
     efc:	4607      	mov	r7, r0
			if (precision >= 0) {
     efe:	f280 809a 	bge.w	1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
		if (bps == NULL) {
     f02:	2f00      	cmp	r7, #0
     f04:	d0a6      	beq.n	e54 <cbvprintf+0x438>
		size_t nj_len = (bpe - bps);
     f06:	f10d 0336 	add.w	r3, sp, #54	; 0x36
     f0a:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
     f0c:	2e00      	cmp	r6, #0
     f0e:	f000 80c1 	beq.w	1094 <CONFIG_FPROTECT_BLOCK_SIZE+0x94>
			nj_len += 1U;
     f12:	3001      	adds	r0, #1
     f14:	e0be      	b.n	1094 <CONFIG_FPROTECT_BLOCK_SIZE+0x94>
		switch (conv->specifier) {
     f16:	3863      	subs	r0, #99	; 0x63
     f18:	2815      	cmp	r0, #21
     f1a:	d89b      	bhi.n	e54 <cbvprintf+0x438>
     f1c:	a201      	add	r2, pc, #4	; (adr r2, f24 <cbvprintf+0x508>)
     f1e:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     f22:	bf00      	nop
     f24:	00000ff9 	.word	0x00000ff9
     f28:	0000100b 	.word	0x0000100b
     f2c:	00000e55 	.word	0x00000e55
     f30:	00000e55 	.word	0x00000e55
     f34:	00000e55 	.word	0x00000e55
     f38:	00000e55 	.word	0x00000e55
     f3c:	0000100b 	.word	0x0000100b
     f40:	00000e55 	.word	0x00000e55
     f44:	00000e55 	.word	0x00000e55
     f48:	00000e55 	.word	0x00000e55
     f4c:	00000e55 	.word	0x00000e55
     f50:	00001099 	.word	0x00001099
     f54:	00001031 	.word	0x00001031
     f58:	00001057 	.word	0x00001057
     f5c:	00000e55 	.word	0x00000e55
     f60:	00000e55 	.word	0x00000e55
     f64:	00000f7d 	.word	0x00000f7d
     f68:	00000e55 	.word	0x00000e55
     f6c:	00001031 	.word	0x00001031
     f70:	00000e55 	.word	0x00000e55
     f74:	00000e55 	.word	0x00000e55
     f78:	00001031 	.word	0x00001031
			if (precision >= 0) {
     f7c:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
     f80:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
     f82:	db35      	blt.n	ff0 <cbvprintf+0x5d4>
				len = strnlen(bps, precision);
     f84:	4651      	mov	r1, sl
     f86:	4638      	mov	r0, r7
     f88:	f004 fd20 	bl	59cc <strnlen>
			bpe = bps + len;
     f8c:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
     f90:	2f00      	cmp	r7, #0
     f92:	f43f af5f 	beq.w	e54 <cbvprintf+0x438>
		char sign = 0;
     f96:	2600      	movs	r6, #0
		if (conv->altform_0c) {
     f98:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
     f9c:	f013 0210 	ands.w	r2, r3, #16
     fa0:	9205      	str	r2, [sp, #20]
     fa2:	f000 8093 	beq.w	10cc <CONFIG_FPROTECT_BLOCK_SIZE+0xcc>
			nj_len += 2U;
     fa6:	3002      	adds	r0, #2
		if (conv->pad_fp) {
     fa8:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
     faa:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
     fac:	bf48      	it	mi
     fae:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
     fb0:	9204      	str	r2, [sp, #16]
     fb2:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
     fb4:	bf48      	it	mi
     fb6:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
     fb8:	f1b8 0f00 	cmp.w	r8, #0
     fbc:	f340 80a0 	ble.w	1100 <CONFIG_FPROTECT_BLOCK_SIZE+0x100>
			if (!conv->flag_dash) {
     fc0:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
     fc4:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
     fc8:	f3c2 0380 	ubfx	r3, r2, #2, #1
     fcc:	0750      	lsls	r0, r2, #29
     fce:	9306      	str	r3, [sp, #24]
     fd0:	f100 8096 	bmi.w	1100 <CONFIG_FPROTECT_BLOCK_SIZE+0x100>
				if (conv->flag_zero) {
     fd4:	0651      	lsls	r1, r2, #25
     fd6:	f140 8089 	bpl.w	10ec <CONFIG_FPROTECT_BLOCK_SIZE+0xec>
					if (sign != 0) {
     fda:	b13e      	cbz	r6, fec <cbvprintf+0x5d0>
						OUTC(sign);
     fdc:	4659      	mov	r1, fp
     fde:	4630      	mov	r0, r6
     fe0:	47c8      	blx	r9
     fe2:	2800      	cmp	r0, #0
     fe4:	db7f      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
     fe6:	9b06      	ldr	r3, [sp, #24]
     fe8:	3501      	adds	r5, #1
     fea:	461e      	mov	r6, r3
					pad = '0';
     fec:	2230      	movs	r2, #48	; 0x30
     fee:	e07e      	b.n	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
				len = strlen(bps);
     ff0:	4638      	mov	r0, r7
     ff2:	f004 fce4 	bl	59be <strlen>
     ff6:	e7c9      	b.n	f8c <cbvprintf+0x570>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     ff8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     ffa:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
     ffe:	2600      	movs	r6, #0
			bps = buf;
    1000:	af08      	add	r7, sp, #32
			bpe = buf + 1;
    1002:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
    1006:	2001      	movs	r0, #1
    1008:	e7c6      	b.n	f98 <cbvprintf+0x57c>
			if (conv->flag_plus) {
    100a:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    100c:	bf5c      	itt	pl
    100e:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    1012:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    1014:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
    1018:	bf48      	it	mi
    101a:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    101c:	2b00      	cmp	r3, #0
    101e:	f6bf af62 	bge.w	ee6 <cbvprintf+0x4ca>
				value->uint = (uint_value_type)-sint;
    1022:	4252      	negs	r2, r2
    1024:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1028:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
    102c:	262d      	movs	r6, #45	; 0x2d
    102e:	e75a      	b.n	ee6 <cbvprintf+0x4ca>
		switch (conv->specifier) {
    1030:	2600      	movs	r6, #0
    1032:	e758      	b.n	ee6 <cbvprintf+0x4ca>
		char sign = 0;
    1034:	2600      	movs	r6, #0
				conv->flag_zero = false;
    1036:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
    103a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    103e:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    1040:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1044:	459a      	cmp	sl, r3
				conv->flag_zero = false;
    1046:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
    104a:	f67f af5a 	bls.w	f02 <cbvprintf+0x4e6>
					conv->pad0_value = precision - (int)len;
    104e:	ebaa 0303 	sub.w	r3, sl, r3
    1052:	9311      	str	r3, [sp, #68]	; 0x44
    1054:	e755      	b.n	f02 <cbvprintf+0x4e6>
			if (value->ptr != NULL) {
    1056:	980e      	ldr	r0, [sp, #56]	; 0x38
    1058:	b390      	cbz	r0, 10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    105a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    105e:	9300      	str	r3, [sp, #0]
    1060:	aa10      	add	r2, sp, #64	; 0x40
    1062:	ab08      	add	r3, sp, #32
    1064:	2100      	movs	r1, #0
    1066:	f004 fc2d 	bl	58c4 <encode_uint>
				conv->altform_0c = true;
    106a:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
    106e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1072:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1076:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
    107a:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
    107e:	4607      	mov	r7, r0
				conv->altform_0c = true;
    1080:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
    1084:	dad6      	bge.n	1034 <CONFIG_FPROTECT_BLOCK_SIZE+0x34>
		if (bps == NULL) {
    1086:	2800      	cmp	r0, #0
    1088:	f43f aee4 	beq.w	e54 <cbvprintf+0x438>
		size_t nj_len = (bpe - bps);
    108c:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1090:	1a18      	subs	r0, r3, r0
		char sign = 0;
    1092:	2600      	movs	r6, #0
    1094:	469a      	mov	sl, r3
    1096:	e77f      	b.n	f98 <cbvprintf+0x57c>
				store_count(conv, value->ptr, count);
    1098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
    109a:	2907      	cmp	r1, #7
    109c:	f63f aeda 	bhi.w	e54 <cbvprintf+0x438>
    10a0:	e8df f001 	tbb	[pc, r1]
    10a4:	0c06040c 	.word	0x0c06040c
    10a8:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    10ac:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    10ae:	e6d1      	b.n	e54 <cbvprintf+0x438>
		*(short *)dp = (short)count;
    10b0:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    10b2:	e6cf      	b.n	e54 <cbvprintf+0x438>
		*(intmax_t *)dp = (intmax_t)count;
    10b4:	17ea      	asrs	r2, r5, #31
    10b6:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    10ba:	e6cb      	b.n	e54 <cbvprintf+0x438>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    10bc:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    10be:	e6c9      	b.n	e54 <cbvprintf+0x438>
    10c0:	4f2e      	ldr	r7, [pc, #184]	; (117c <CONFIG_FPROTECT_BLOCK_SIZE+0x17c>)
		char sign = 0;
    10c2:	4606      	mov	r6, r0
			bpe = bps + 5;
    10c4:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
    10c8:	2005      	movs	r0, #5
    10ca:	e765      	b.n	f98 <cbvprintf+0x57c>
		} else if (conv->altform_0) {
    10cc:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    10ce:	bf48      	it	mi
    10d0:	3001      	addmi	r0, #1
    10d2:	e769      	b.n	fa8 <cbvprintf+0x58c>
    10d4:	9307      	str	r3, [sp, #28]
					OUTC(pad);
    10d6:	4610      	mov	r0, r2
    10d8:	9206      	str	r2, [sp, #24]
    10da:	4659      	mov	r1, fp
    10dc:	47c8      	blx	r9
    10de:	2800      	cmp	r0, #0
    10e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    10e4:	da04      	bge.n	10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>
#undef OUTS
#undef OUTC
}
    10e6:	b015      	add	sp, #84	; 0x54
    10e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    10ec:	2220      	movs	r2, #32
					pad = '0';
    10ee:	4643      	mov	r3, r8
				while (width-- > 0) {
    10f0:	4619      	mov	r1, r3
    10f2:	2900      	cmp	r1, #0
    10f4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    10f8:	dcec      	bgt.n	10d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>
    10fa:	4445      	add	r5, r8
    10fc:	1a6d      	subs	r5, r5, r1
    10fe:	4698      	mov	r8, r3
		if (sign != 0) {
    1100:	b12e      	cbz	r6, 110e <CONFIG_FPROTECT_BLOCK_SIZE+0x10e>
			OUTC(sign);
    1102:	4659      	mov	r1, fp
    1104:	4630      	mov	r0, r6
    1106:	47c8      	blx	r9
    1108:	2800      	cmp	r0, #0
    110a:	dbec      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
    110c:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    110e:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1112:	06da      	lsls	r2, r3, #27
    1114:	d401      	bmi.n	111a <CONFIG_FPROTECT_BLOCK_SIZE+0x11a>
    1116:	071b      	lsls	r3, r3, #28
    1118:	d505      	bpl.n	1126 <CONFIG_FPROTECT_BLOCK_SIZE+0x126>
				OUTC('0');
    111a:	4659      	mov	r1, fp
    111c:	2030      	movs	r0, #48	; 0x30
    111e:	47c8      	blx	r9
    1120:	2800      	cmp	r0, #0
    1122:	dbe0      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
    1124:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1126:	9b05      	ldr	r3, [sp, #20]
    1128:	b133      	cbz	r3, 1138 <CONFIG_FPROTECT_BLOCK_SIZE+0x138>
				OUTC(conv->specifier);
    112a:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    112e:	4659      	mov	r1, fp
    1130:	47c8      	blx	r9
    1132:	2800      	cmp	r0, #0
    1134:	dbd7      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
    1136:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1138:	9e04      	ldr	r6, [sp, #16]
    113a:	442e      	add	r6, r5
    113c:	e005      	b.n	114a <CONFIG_FPROTECT_BLOCK_SIZE+0x14a>
				OUTC('0');
    113e:	4659      	mov	r1, fp
    1140:	2030      	movs	r0, #48	; 0x30
    1142:	47c8      	blx	r9
    1144:	2800      	cmp	r0, #0
    1146:	dbce      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
    1148:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    114a:	1b73      	subs	r3, r6, r5
    114c:	2b00      	cmp	r3, #0
    114e:	dcf6      	bgt.n	113e <CONFIG_FPROTECT_BLOCK_SIZE+0x13e>
			OUTS(bps, bpe);
    1150:	4653      	mov	r3, sl
    1152:	463a      	mov	r2, r7
    1154:	4659      	mov	r1, fp
    1156:	4648      	mov	r0, r9
    1158:	f004 fbfa 	bl	5950 <outs>
    115c:	2800      	cmp	r0, #0
    115e:	dbc2      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
    1160:	4405      	add	r5, r0
		while (width > 0) {
    1162:	44a8      	add	r8, r5
    1164:	eba8 0305 	sub.w	r3, r8, r5
    1168:	2b00      	cmp	r3, #0
    116a:	f77f ae73 	ble.w	e54 <cbvprintf+0x438>
			OUTC(' ');
    116e:	4659      	mov	r1, fp
    1170:	2020      	movs	r0, #32
    1172:	47c8      	blx	r9
    1174:	2800      	cmp	r0, #0
    1176:	dbb6      	blt.n	10e6 <CONFIG_FPROTECT_BLOCK_SIZE+0xe6>
    1178:	3501      	adds	r5, #1
			--width;
    117a:	e7f3      	b.n	1164 <CONFIG_FPROTECT_BLOCK_SIZE+0x164>
    117c:	000070f9 	.word	0x000070f9

00001180 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1180:	b508      	push	{r3, lr}
	__asm__ volatile(
    1182:	f04f 0220 	mov.w	r2, #32
    1186:	f3ef 8311 	mrs	r3, BASEPRI
    118a:	f382 8812 	msr	BASEPRI_MAX, r2
    118e:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    1192:	f000 fde7 	bl	1d64 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1196:	4803      	ldr	r0, [pc, #12]	; (11a4 <sys_reboot+0x24>)
    1198:	f004 fac2 	bl	5720 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    119c:	f000 fa2a 	bl	15f4 <arch_cpu_idle>
    11a0:	e7fc      	b.n	119c <sys_reboot+0x1c>
    11a2:	bf00      	nop
    11a4:	000070ff 	.word	0x000070ff

000011a8 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    11a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    11ac:	4605      	mov	r5, r0
    11ae:	f04f 0320 	mov.w	r3, #32
    11b2:	f3ef 8611 	mrs	r6, BASEPRI
    11b6:	f383 8812 	msr	BASEPRI_MAX, r3
    11ba:	f3bf 8f6f 	isb	sy
	return list->head;
    11be:	4b0e      	ldr	r3, [pc, #56]	; (11f8 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    11c0:	4f0e      	ldr	r7, [pc, #56]	; (11fc <pm_state_notify+0x54>)
    11c2:	681c      	ldr	r4, [r3, #0]
    11c4:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1200 <pm_state_notify+0x58>
    11c8:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    11cc:	b92c      	cbnz	r4, 11da <pm_state_notify+0x32>
	__asm__ volatile(
    11ce:	f386 8811 	msr	BASEPRI, r6
    11d2:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    11d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    11da:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    11de:	2d00      	cmp	r5, #0
    11e0:	bf18      	it	ne
    11e2:	4613      	movne	r3, r2
		if (callback) {
    11e4:	b12b      	cbz	r3, 11f2 <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    11e6:	f898 2014 	ldrb.w	r2, [r8, #20]
    11ea:	fb09 f202 	mul.w	r2, r9, r2
    11ee:	5cb8      	ldrb	r0, [r7, r2]
    11f0:	4798      	blx	r3
	return node->next;
    11f2:	6824      	ldr	r4, [r4, #0]
    11f4:	e7ea      	b.n	11cc <pm_state_notify+0x24>
    11f6:	bf00      	nop
    11f8:	200004f4 	.word	0x200004f4
    11fc:	200004e8 	.word	0x200004e8
    1200:	20000bc0 	.word	0x20000bc0

00001204 <atomic_clear_bit.constprop.0>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1204:	4a0a      	ldr	r2, [pc, #40]	; (1230 <atomic_clear_bit.constprop.0+0x2c>)
    1206:	f3bf 8f5b 	dmb	ish
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    120a:	0943      	lsrs	r3, r0, #5
    120c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    1210:	f000 001f 	and.w	r0, r0, #31
    1214:	2301      	movs	r3, #1
    1216:	4083      	lsls	r3, r0
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1218:	43db      	mvns	r3, r3
    121a:	e852 0f00 	ldrex	r0, [r2]
    121e:	4018      	ands	r0, r3
    1220:	e842 0100 	strex	r1, r0, [r2]
    1224:	2900      	cmp	r1, #0
    1226:	d1f8      	bne.n	121a <atomic_clear_bit.constprop.0+0x16>
    1228:	f3bf 8f5b 	dmb	ish
}
    122c:	4770      	bx	lr
    122e:	bf00      	nop
    1230:	200004e4 	.word	0x200004e4

00001234 <pm_system_resume>:

void pm_system_resume(void)
{
    1234:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    1236:	4b19      	ldr	r3, [pc, #100]	; (129c <pm_system_resume+0x68>)
    1238:	7d1c      	ldrb	r4, [r3, #20]
    123a:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    123e:	f004 031f 	and.w	r3, r4, #31
    1242:	2201      	movs	r2, #1
    1244:	409a      	lsls	r2, r3
    1246:	4b16      	ldr	r3, [pc, #88]	; (12a0 <pm_system_resume+0x6c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1248:	0961      	lsrs	r1, r4, #5
    124a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    124e:	43d0      	mvns	r0, r2
    1250:	e853 1f00 	ldrex	r1, [r3]
    1254:	ea01 0500 	and.w	r5, r1, r0
    1258:	e843 5600 	strex	r6, r5, [r3]
    125c:	2e00      	cmp	r6, #0
    125e:	d1f7      	bne.n	1250 <pm_system_resume+0x1c>
    1260:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1264:	420a      	tst	r2, r1
    1266:	d013      	beq.n	1290 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    1268:	4b0e      	ldr	r3, [pc, #56]	; (12a4 <pm_system_resume+0x70>)
    126a:	4d0f      	ldr	r5, [pc, #60]	; (12a8 <pm_system_resume+0x74>)
    126c:	b18b      	cbz	r3, 1292 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    126e:	230c      	movs	r3, #12
    1270:	4363      	muls	r3, r4
    1272:	18ea      	adds	r2, r5, r3
    1274:	5ce8      	ldrb	r0, [r5, r3]
    1276:	7851      	ldrb	r1, [r2, #1]
    1278:	f004 fbd4 	bl	5a24 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    127c:	2000      	movs	r0, #0
    127e:	f7ff ff93 	bl	11a8 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1282:	230c      	movs	r3, #12
    1284:	435c      	muls	r4, r3
    1286:	192a      	adds	r2, r5, r4
    1288:	2300      	movs	r3, #0
    128a:	512b      	str	r3, [r5, r4]
    128c:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    1290:	bd70      	pop	{r4, r5, r6, pc}
    1292:	f383 8811 	msr	BASEPRI, r3
    1296:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    129a:	e7ef      	b.n	127c <pm_system_resume+0x48>
    129c:	20000bc0 	.word	0x20000bc0
    12a0:	200004fc 	.word	0x200004fc
    12a4:	00005a25 	.word	0x00005a25
    12a8:	200004e8 	.word	0x200004e8

000012ac <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    12ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    12b0:	4b32      	ldr	r3, [pc, #200]	; (137c <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    12b2:	4a33      	ldr	r2, [pc, #204]	; (1380 <pm_system_suspend+0xd4>)
    12b4:	7d1c      	ldrb	r4, [r3, #20]
    12b6:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    12ba:	0963      	lsrs	r3, r4, #5
    12bc:	ea4f 0883 	mov.w	r8, r3, lsl #2
    12c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    12c4:	4e2f      	ldr	r6, [pc, #188]	; (1384 <pm_system_suspend+0xd8>)
    12c6:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    12ca:	f004 091f 	and.w	r9, r4, #31
    12ce:	fa43 f309 	asr.w	r3, r3, r9

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    12d2:	f013 0f01 	tst.w	r3, #1
{
    12d6:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    12d8:	d10a      	bne.n	12f0 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    12da:	4601      	mov	r1, r0
    12dc:	4620      	mov	r0, r4
    12de:	f000 f869 	bl	13b4 <pm_policy_next_state>
		if (info != NULL) {
    12e2:	b128      	cbz	r0, 12f0 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    12e4:	c807      	ldmia	r0, {r0, r1, r2}
    12e6:	230c      	movs	r3, #12
    12e8:	fb03 6304 	mla	r3, r3, r4, r6
    12ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    12f0:	230c      	movs	r3, #12
    12f2:	4363      	muls	r3, r4
    12f4:	18f2      	adds	r2, r6, r3
    12f6:	5cf5      	ldrb	r5, [r6, r3]
    12f8:	b92d      	cbnz	r5, 1306 <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    12fa:	4620      	mov	r0, r4
    12fc:	f7ff ff82 	bl	1204 <atomic_clear_bit.constprop.0>
		ret = false;
    1300:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    1302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    1306:	1c7b      	adds	r3, r7, #1
    1308:	d010      	beq.n	132c <pm_system_suspend+0x80>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    130a:	f8d2 c008 	ldr.w	ip, [r2, #8]
    130e:	4d1e      	ldr	r5, [pc, #120]	; (1388 <pm_system_suspend+0xdc>)
    1310:	4a1e      	ldr	r2, [pc, #120]	; (138c <pm_system_suspend+0xe0>)
    1312:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    1316:	2100      	movs	r1, #0
    1318:	fbec 5100 	umlal	r5, r1, ip, r0
    131c:	2300      	movs	r3, #0
    131e:	4628      	mov	r0, r5
    1320:	f7fe feee 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1324:	2101      	movs	r1, #1
    1326:	1a38      	subs	r0, r7, r0
    1328:	f005 fa9d 	bl	6866 <z_set_timeout_expiry>
	k_sched_lock();
    132c:	f003 fc94 	bl	4c58 <k_sched_lock>
	pm_state_notify(true);
    1330:	2001      	movs	r0, #1
    1332:	f7ff ff39 	bl	11a8 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1336:	f3bf 8f5b 	dmb	ish
    133a:	4b15      	ldr	r3, [pc, #84]	; (1390 <pm_system_suspend+0xe4>)
    133c:	4498      	add	r8, r3
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    133e:	2301      	movs	r3, #1
    1340:	fa03 f309 	lsl.w	r3, r3, r9
    1344:	e858 2f00 	ldrex	r2, [r8]
    1348:	431a      	orrs	r2, r3
    134a:	e848 2100 	strex	r1, r2, [r8]
    134e:	2900      	cmp	r1, #0
    1350:	d1f8      	bne.n	1344 <pm_system_suspend+0x98>
    1352:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    1356:	4b0f      	ldr	r3, [pc, #60]	; (1394 <pm_system_suspend+0xe8>)
    1358:	b133      	cbz	r3, 1368 <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
    135a:	230c      	movs	r3, #12
    135c:	4363      	muls	r3, r4
    135e:	18f2      	adds	r2, r6, r3
    1360:	5cf0      	ldrb	r0, [r6, r3]
    1362:	7851      	ldrb	r1, [r2, #1]
    1364:	f004 fb52 	bl	5a0c <pm_state_set>
	pm_system_resume();
    1368:	f7ff ff64 	bl	1234 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    136c:	4620      	mov	r0, r4
    136e:	f7ff ff49 	bl	1204 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    1372:	f003 fc85 	bl	4c80 <k_sched_unlock>
	bool ret = true;
    1376:	2001      	movs	r0, #1
    1378:	e7c3      	b.n	1302 <pm_system_suspend+0x56>
    137a:	bf00      	nop
    137c:	20000bc0 	.word	0x20000bc0
    1380:	200004e4 	.word	0x200004e4
    1384:	200004e8 	.word	0x200004e8
    1388:	000f423f 	.word	0x000f423f
    138c:	000f4240 	.word	0x000f4240
    1390:	200004fc 	.word	0x200004fc
    1394:	00005a0d 	.word	0x00005a0d

00001398 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1398:	4b05      	ldr	r3, [pc, #20]	; (13b0 <pm_policy_state_lock_is_active+0x18>)
    139a:	f3bf 8f5b 	dmb	ish
    139e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    13a2:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    13a6:	3800      	subs	r0, #0
    13a8:	bf18      	it	ne
    13aa:	2001      	movne	r0, #1
    13ac:	4770      	bx	lr
    13ae:	bf00      	nop
    13b0:	20000500 	.word	0x20000500

000013b4 <pm_policy_next_state>:
{
    13b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13b8:	4688      	mov	r8, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    13ba:	a901      	add	r1, sp, #4
    13bc:	f000 f842 	bl	1444 <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    13c0:	1e44      	subs	r4, r0, #1
    13c2:	b224      	sxth	r4, r4
    13c4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    13c8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 1438 <pm_policy_next_state+0x84>
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    13cc:	4605      	mov	r5, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    13ce:	00a4      	lsls	r4, r4, #2
    13d0:	b925      	cbnz	r5, 13dc <pm_policy_next_state+0x28>
	return NULL;
    13d2:	462f      	mov	r7, r5
}
    13d4:	4638      	mov	r0, r7
    13d6:	b003      	add	sp, #12
    13d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    13dc:	9b01      	ldr	r3, [sp, #4]
		if (pm_policy_state_lock_is_active(state->state)) {
    13de:	5d18      	ldrb	r0, [r3, r4]
		const struct pm_state_info *state = &cpu_states[i];
    13e0:	191f      	adds	r7, r3, r4
		if (pm_policy_state_lock_is_active(state->state)) {
    13e2:	f7ff ffd9 	bl	1398 <pm_policy_state_lock_is_active>
    13e6:	4606      	mov	r6, r0
    13e8:	bb10      	cbnz	r0, 1430 <pm_policy_next_state+0x7c>
    13ea:	6878      	ldr	r0, [r7, #4]
    13ec:	4a13      	ldr	r2, [pc, #76]	; (143c <pm_policy_next_state+0x88>)
    13ee:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
    13f2:	46cc      	mov	ip, r9
    13f4:	4631      	mov	r1, r6
    13f6:	fbe0 c10a 	umlal	ip, r1, r0, sl
    13fa:	2300      	movs	r3, #0
    13fc:	4660      	mov	r0, ip
    13fe:	f7fe fe7f 	bl	100 <__aeabi_uldivmod>
    1402:	4683      	mov	fp, r0
    1404:	68b8      	ldr	r0, [r7, #8]
    1406:	4a0d      	ldr	r2, [pc, #52]	; (143c <pm_policy_next_state+0x88>)
    1408:	46cc      	mov	ip, r9
    140a:	4631      	mov	r1, r6
    140c:	fbe0 c10a 	umlal	ip, r1, r0, sl
    1410:	2300      	movs	r3, #0
    1412:	4660      	mov	r0, ip
    1414:	f7fe fe74 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1418:	4b09      	ldr	r3, [pc, #36]	; (1440 <pm_policy_next_state+0x8c>)
    141a:	681b      	ldr	r3, [r3, #0]
    141c:	1c5a      	adds	r2, r3, #1
    141e:	d001      	beq.n	1424 <pm_policy_next_state+0x70>
    1420:	4283      	cmp	r3, r0
    1422:	d905      	bls.n	1430 <pm_policy_next_state+0x7c>
		if ((ticks == K_TICKS_FOREVER) ||
    1424:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    1428:	d0d4      	beq.n	13d4 <pm_policy_next_state+0x20>
		    (ticks >= (min_residency + exit_latency))) {
    142a:	4458      	add	r0, fp
		if ((ticks == K_TICKS_FOREVER) ||
    142c:	4540      	cmp	r0, r8
    142e:	d9d1      	bls.n	13d4 <pm_policy_next_state+0x20>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1430:	3d01      	subs	r5, #1
    1432:	b2ad      	uxth	r5, r5
    1434:	3c0c      	subs	r4, #12
    1436:	e7cb      	b.n	13d0 <pm_policy_next_state+0x1c>
    1438:	000f423f 	.word	0x000f423f
    143c:	000f4240 	.word	0x000f4240
    1440:	20000014 	.word	0x20000014

00001444 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1444:	b908      	cbnz	r0, 144a <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1446:	4b02      	ldr	r3, [pc, #8]	; (1450 <pm_state_cpu_get_all+0xc>)
    1448:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    144a:	2000      	movs	r0, #0
    144c:	4770      	bx	lr
    144e:	bf00      	nop
    1450:	00006bf8 	.word	0x00006bf8

00001454 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1454:	4801      	ldr	r0, [pc, #4]	; (145c <nrf_cc3xx_platform_abort_init+0x8>)
    1456:	f003 bf6d 	b.w	5334 <nrf_cc3xx_platform_set_abort>
    145a:	bf00      	nop
    145c:	00006bf8 	.word	0x00006bf8

00001460 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1460:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    1462:	4604      	mov	r4, r0
    1464:	b918      	cbnz	r0, 146e <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1466:	4b0d      	ldr	r3, [pc, #52]	; (149c <mutex_free_platform+0x3c>)
    1468:	480d      	ldr	r0, [pc, #52]	; (14a0 <mutex_free_platform+0x40>)
    146a:	685b      	ldr	r3, [r3, #4]
    146c:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    146e:	6861      	ldr	r1, [r4, #4]
    1470:	f031 0304 	bics.w	r3, r1, #4
    1474:	d00c      	beq.n	1490 <mutex_free_platform+0x30>
    1476:	2908      	cmp	r1, #8
    1478:	d00a      	beq.n	1490 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    147a:	f011 0102 	ands.w	r1, r1, #2
    147e:	d008      	beq.n	1492 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1480:	4808      	ldr	r0, [pc, #32]	; (14a4 <mutex_free_platform+0x44>)
    1482:	4621      	mov	r1, r4
    1484:	f005 f8bf 	bl	6606 <k_mem_slab_free>
        mutex->mutex = NULL;
    1488:	2300      	movs	r3, #0
    148a:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    148c:	2300      	movs	r3, #0
    148e:	6063      	str	r3, [r4, #4]
}
    1490:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1492:	6820      	ldr	r0, [r4, #0]
    1494:	2214      	movs	r2, #20
    1496:	f004 faad 	bl	59f4 <memset>
    149a:	e7f7      	b.n	148c <mutex_free_platform+0x2c>
    149c:	20000120 	.word	0x20000120
    14a0:	00007128 	.word	0x00007128
    14a4:	20000a1c 	.word	0x20000a1c

000014a8 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    14a8:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    14aa:	b308      	cbz	r0, 14f0 <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    14ac:	6843      	ldr	r3, [r0, #4]
    14ae:	2b04      	cmp	r3, #4
    14b0:	d110      	bne.n	14d4 <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    14b2:	2201      	movs	r2, #1
    14b4:	6803      	ldr	r3, [r0, #0]
    14b6:	f3bf 8f5b 	dmb	ish
    14ba:	e853 1f00 	ldrex	r1, [r3]
    14be:	2900      	cmp	r1, #0
    14c0:	d103      	bne.n	14ca <mutex_lock_platform+0x22>
    14c2:	e843 2000 	strex	r0, r2, [r3]
    14c6:	2800      	cmp	r0, #0
    14c8:	d1f7      	bne.n	14ba <mutex_lock_platform+0x12>
    14ca:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    14ce:	d10b      	bne.n	14e8 <mutex_lock_platform+0x40>

        p_mutex = (struct k_mutex *)mutex->mutex;

        ret = k_mutex_lock(p_mutex, K_FOREVER);
        if (ret == 0) {
            return NRF_CC3XX_PLATFORM_SUCCESS;
    14d0:	2000      	movs	r0, #0
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    14d2:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    14d4:	b153      	cbz	r3, 14ec <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    14d6:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    14d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    14dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    14e0:	f003 f8aa 	bl	4638 <z_impl_k_mutex_lock>
        if (ret == 0) {
    14e4:	2800      	cmp	r0, #0
    14e6:	d0f3      	beq.n	14d0 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    14e8:	4803      	ldr	r0, [pc, #12]	; (14f8 <mutex_lock_platform+0x50>)
    14ea:	e7f2      	b.n	14d2 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    14ec:	4803      	ldr	r0, [pc, #12]	; (14fc <mutex_lock_platform+0x54>)
    14ee:	e7f0      	b.n	14d2 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    14f0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    14f4:	e7ed      	b.n	14d2 <mutex_lock_platform+0x2a>
    14f6:	bf00      	nop
    14f8:	ffff8fe9 	.word	0xffff8fe9
    14fc:	ffff8fea 	.word	0xffff8fea

00001500 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1500:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1502:	b1c0      	cbz	r0, 1536 <mutex_unlock_platform+0x36>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1504:	6843      	ldr	r3, [r0, #4]
    1506:	2b04      	cmp	r3, #4
    1508:	d110      	bne.n	152c <mutex_unlock_platform+0x2c>
    150a:	2200      	movs	r2, #0
    150c:	6803      	ldr	r3, [r0, #0]
    150e:	f3bf 8f5b 	dmb	ish
    1512:	e853 1f00 	ldrex	r1, [r3]
    1516:	2901      	cmp	r1, #1
    1518:	d103      	bne.n	1522 <mutex_unlock_platform+0x22>
    151a:	e843 2000 	strex	r0, r2, [r3]
    151e:	2800      	cmp	r0, #0
    1520:	d1f7      	bne.n	1512 <mutex_unlock_platform+0x12>
    1522:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1526:	d109      	bne.n	153c <mutex_unlock_platform+0x3c>
        }

        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1528:	2000      	movs	r0, #0
    }
}
    152a:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    152c:	b143      	cbz	r3, 1540 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    152e:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1530:	f003 f8fa 	bl	4728 <z_impl_k_mutex_unlock>
    1534:	e7f8      	b.n	1528 <mutex_unlock_platform+0x28>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1536:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    153a:	e7f6      	b.n	152a <mutex_unlock_platform+0x2a>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    153c:	4801      	ldr	r0, [pc, #4]	; (1544 <mutex_unlock_platform+0x44>)
    153e:	e7f4      	b.n	152a <mutex_unlock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1540:	4801      	ldr	r0, [pc, #4]	; (1548 <mutex_unlock_platform+0x48>)
    1542:	e7f2      	b.n	152a <mutex_unlock_platform+0x2a>
    1544:	ffff8fe9 	.word	0xffff8fe9
    1548:	ffff8fea 	.word	0xffff8fea

0000154c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    154c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    154e:	4604      	mov	r4, r0
    1550:	b918      	cbnz	r0, 155a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1552:	4b16      	ldr	r3, [pc, #88]	; (15ac <mutex_init_platform+0x60>)
    1554:	4816      	ldr	r0, [pc, #88]	; (15b0 <mutex_init_platform+0x64>)
    1556:	685b      	ldr	r3, [r3, #4]
    1558:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    155a:	6863      	ldr	r3, [r4, #4]
    155c:	2b04      	cmp	r3, #4
    155e:	d023      	beq.n	15a8 <mutex_init_platform+0x5c>
    1560:	2b08      	cmp	r3, #8
    1562:	d021      	beq.n	15a8 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1564:	b9cb      	cbnz	r3, 159a <mutex_init_platform+0x4e>
    1566:	6823      	ldr	r3, [r4, #0]
    1568:	b9bb      	cbnz	r3, 159a <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    156a:	4812      	ldr	r0, [pc, #72]	; (15b4 <mutex_init_platform+0x68>)
    156c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1570:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1574:	4621      	mov	r1, r4
    1576:	f002 ff87 	bl	4488 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    157a:	b908      	cbnz	r0, 1580 <mutex_init_platform+0x34>
    157c:	6823      	ldr	r3, [r4, #0]
    157e:	b91b      	cbnz	r3, 1588 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1580:	4b0a      	ldr	r3, [pc, #40]	; (15ac <mutex_init_platform+0x60>)
    1582:	480d      	ldr	r0, [pc, #52]	; (15b8 <mutex_init_platform+0x6c>)
    1584:	685b      	ldr	r3, [r3, #4]
    1586:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1588:	6820      	ldr	r0, [r4, #0]
    158a:	2214      	movs	r2, #20
    158c:	2100      	movs	r1, #0
    158e:	f004 fa31 	bl	59f4 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1592:	6863      	ldr	r3, [r4, #4]
    1594:	f043 0302 	orr.w	r3, r3, #2
    1598:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    159a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    159c:	f005 f871 	bl	6682 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    15a0:	6863      	ldr	r3, [r4, #4]
    15a2:	f043 0301 	orr.w	r3, r3, #1
    15a6:	6063      	str	r3, [r4, #4]
}
    15a8:	bd10      	pop	{r4, pc}
    15aa:	bf00      	nop
    15ac:	20000120 	.word	0x20000120
    15b0:	00007128 	.word	0x00007128
    15b4:	20000a1c 	.word	0x20000a1c
    15b8:	0000714e 	.word	0x0000714e

000015bc <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    15bc:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    15be:	4906      	ldr	r1, [pc, #24]	; (15d8 <nrf_cc3xx_platform_mutex_init+0x1c>)
    15c0:	4806      	ldr	r0, [pc, #24]	; (15dc <nrf_cc3xx_platform_mutex_init+0x20>)
    15c2:	2340      	movs	r3, #64	; 0x40
    15c4:	2214      	movs	r2, #20
    15c6:	f005 f803 	bl	65d0 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    15ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    15ce:	4904      	ldr	r1, [pc, #16]	; (15e0 <nrf_cc3xx_platform_mutex_init+0x24>)
    15d0:	4804      	ldr	r0, [pc, #16]	; (15e4 <nrf_cc3xx_platform_mutex_init+0x28>)
    15d2:	f003 bf0f 	b.w	53f4 <nrf_cc3xx_platform_set_mutexes>
    15d6:	bf00      	nop
    15d8:	2000051c 	.word	0x2000051c
    15dc:	20000a1c 	.word	0x20000a1c
    15e0:	00006c00 	.word	0x00006c00
    15e4:	00006c14 	.word	0x00006c14

000015e8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    15e8:	4901      	ldr	r1, [pc, #4]	; (15f0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    15ea:	2210      	movs	r2, #16
	str	r2, [r1]
    15ec:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    15ee:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    15f0:	e000ed10 	.word	0xe000ed10

000015f4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    15f4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    15f6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    15f8:	f380 8811 	msr	BASEPRI, r0
	isb
    15fc:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1600:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1604:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1606:	b662      	cpsie	i
	isb
    1608:	f3bf 8f6f 	isb	sy

	bx	lr
    160c:	4770      	bx	lr
    160e:	bf00      	nop

00001610 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1610:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1612:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1614:	f381 8811 	msr	BASEPRI, r1

	wfe
    1618:	bf20      	wfe

	msr	BASEPRI, r0
    161a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    161e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1620:	4770      	bx	lr
    1622:	bf00      	nop

00001624 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1624:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1626:	2800      	cmp	r0, #0
    1628:	db07      	blt.n	163a <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    162a:	4a04      	ldr	r2, [pc, #16]	; (163c <arch_irq_enable+0x18>)
    162c:	0941      	lsrs	r1, r0, #5
    162e:	2301      	movs	r3, #1
    1630:	f000 001f 	and.w	r0, r0, #31
    1634:	4083      	lsls	r3, r0
    1636:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    163a:	4770      	bx	lr
    163c:	e000e100 	.word	0xe000e100

00001640 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1640:	4b05      	ldr	r3, [pc, #20]	; (1658 <arch_irq_is_enabled+0x18>)
    1642:	0942      	lsrs	r2, r0, #5
    1644:	f000 001f 	and.w	r0, r0, #31
    1648:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    164c:	2301      	movs	r3, #1
    164e:	fa03 f000 	lsl.w	r0, r3, r0
}
    1652:	4010      	ands	r0, r2
    1654:	4770      	bx	lr
    1656:	bf00      	nop
    1658:	e000e100 	.word	0xe000e100

0000165c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    165c:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    165e:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1660:	bfa8      	it	ge
    1662:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1666:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    166a:	bfb8      	it	lt
    166c:	4b06      	ldrlt	r3, [pc, #24]	; (1688 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    166e:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1672:	bfac      	ite	ge
    1674:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1678:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    167c:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    167e:	bfb4      	ite	lt
    1680:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1682:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    1686:	4770      	bx	lr
    1688:	e000ed14 	.word	0xe000ed14

0000168c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    168c:	bf30      	wfi
    b z_SysNmiOnReset
    168e:	f7ff bffd 	b.w	168c <z_SysNmiOnReset>
    1692:	bf00      	nop

00001694 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1694:	4a0b      	ldr	r2, [pc, #44]	; (16c4 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1696:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1698:	4b0b      	ldr	r3, [pc, #44]	; (16c8 <z_arm_prep_c+0x34>)
    169a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    169e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    16a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    16a4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    16a8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    16ac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    16b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    16b4:	f002 fe18 	bl	42e8 <z_bss_zero>
	z_data_copy();
    16b8:	f003 fbfe 	bl	4eb8 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    16bc:	f000 f9c4 	bl	1a48 <z_arm_interrupt_init>
	z_cstart();
    16c0:	f002 fe56 	bl	4370 <z_cstart>
    16c4:	00000000 	.word	0x00000000
    16c8:	e000ed00 	.word	0xe000ed00

000016cc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    16cc:	4a09      	ldr	r2, [pc, #36]	; (16f4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    16ce:	490a      	ldr	r1, [pc, #40]	; (16f8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    16d0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    16d2:	6809      	ldr	r1, [r1, #0]
    16d4:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    16d6:	4909      	ldr	r1, [pc, #36]	; (16fc <arch_swap+0x30>)
	_current->arch.basepri = key;
    16d8:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    16da:	684b      	ldr	r3, [r1, #4]
    16dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    16e0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    16e2:	2300      	movs	r3, #0
    16e4:	f383 8811 	msr	BASEPRI, r3
    16e8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    16ec:	6893      	ldr	r3, [r2, #8]
}
    16ee:	6f98      	ldr	r0, [r3, #120]	; 0x78
    16f0:	4770      	bx	lr
    16f2:	bf00      	nop
    16f4:	20000bc0 	.word	0x20000bc0
    16f8:	00006dc8 	.word	0x00006dc8
    16fc:	e000ed00 	.word	0xe000ed00

00001700 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1700:	4912      	ldr	r1, [pc, #72]	; (174c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1702:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1704:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1708:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    170a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    170e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1712:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1714:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1718:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    171c:	4f0c      	ldr	r7, [pc, #48]	; (1750 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    171e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1722:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1724:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1726:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1728:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    172a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    172c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    172e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1732:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1734:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1736:	f000 fa23 	bl	1b80 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    173a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    173e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1742:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1746:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    174a:	4770      	bx	lr
    ldr r1, =_kernel
    174c:	20000bc0 	.word	0x20000bc0
    ldr v4, =_SCS_ICSR
    1750:	e000ed04 	.word	0xe000ed04

00001754 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1754:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1758:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    175a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    175e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1762:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1764:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1768:	2902      	cmp	r1, #2
    beq _oops
    176a:	d0ff      	beq.n	176c <_oops>

0000176c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    176c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    176e:	f004 f90d 	bl	598c <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1772:	bd01      	pop	{r0, pc}

00001774 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1774:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1778:	9b00      	ldr	r3, [sp, #0]
    177a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    177e:	490a      	ldr	r1, [pc, #40]	; (17a8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1780:	9b01      	ldr	r3, [sp, #4]
    1782:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1786:	9b02      	ldr	r3, [sp, #8]
    1788:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    178c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1790:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1794:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1798:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    179c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    179e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    17a0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    17a2:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    17a4:	4770      	bx	lr
    17a6:	bf00      	nop
    17a8:	000058b1 	.word	0x000058b1

000017ac <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    17ac:	4a09      	ldr	r2, [pc, #36]	; (17d4 <z_check_thread_stack_fail+0x28>)
{
    17ae:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    17b0:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    17b2:	b170      	cbz	r0, 17d2 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    17b4:	f113 0f16 	cmn.w	r3, #22
    17b8:	6e40      	ldr	r0, [r0, #100]	; 0x64
    17ba:	d005      	beq.n	17c8 <z_check_thread_stack_fail+0x1c>
    17bc:	f1a0 0220 	sub.w	r2, r0, #32
    17c0:	429a      	cmp	r2, r3
    17c2:	d805      	bhi.n	17d0 <z_check_thread_stack_fail+0x24>
    17c4:	4283      	cmp	r3, r0
    17c6:	d203      	bcs.n	17d0 <z_check_thread_stack_fail+0x24>
		return 0;
    17c8:	4281      	cmp	r1, r0
    17ca:	bf28      	it	cs
    17cc:	2000      	movcs	r0, #0
    17ce:	4770      	bx	lr
    17d0:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    17d2:	4770      	bx	lr
    17d4:	20000bc0 	.word	0x20000bc0

000017d8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    17d8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    17da:	4b09      	ldr	r3, [pc, #36]	; (1800 <arch_switch_to_main_thread+0x28>)
    17dc:	6098      	str	r0, [r3, #8]
{
    17de:	460d      	mov	r5, r1
    17e0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    17e2:	f000 f9cd 	bl	1b80 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    17e6:	4620      	mov	r0, r4
    17e8:	f385 8809 	msr	PSP, r5
    17ec:	2100      	movs	r1, #0
    17ee:	b663      	cpsie	if
    17f0:	f381 8811 	msr	BASEPRI, r1
    17f4:	f3bf 8f6f 	isb	sy
    17f8:	2200      	movs	r2, #0
    17fa:	2300      	movs	r3, #0
    17fc:	f004 f858 	bl	58b0 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1800:	20000bc0 	.word	0x20000bc0

00001804 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1804:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1806:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1808:	4a0b      	ldr	r2, [pc, #44]	; (1838 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    180a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    180c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    180e:	bf1e      	ittt	ne
	movne	r1, #0
    1810:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1812:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1814:	f004 ff26 	blne	6664 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1818:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    181a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    181e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1822:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1826:	4905      	ldr	r1, [pc, #20]	; (183c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1828:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    182a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    182c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    182e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1832:	4903      	ldr	r1, [pc, #12]	; (1840 <_isr_wrapper+0x3c>)
	bx r1
    1834:	4708      	bx	r1
    1836:	0000      	.short	0x0000
	ldr r2, =_kernel
    1838:	20000bc0 	.word	0x20000bc0
	ldr r1, =_sw_isr_table
    183c:	00006a08 	.word	0x00006a08
	ldr r1, =z_arm_int_exit
    1840:	00001845 	.word	0x00001845

00001844 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1844:	4b04      	ldr	r3, [pc, #16]	; (1858 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1846:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1848:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    184a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    184c:	d003      	beq.n	1856 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    184e:	4903      	ldr	r1, [pc, #12]	; (185c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1850:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1854:	600a      	str	r2, [r1, #0]

00001856 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1856:	4770      	bx	lr
	ldr r3, =_kernel
    1858:	20000bc0 	.word	0x20000bc0
	ldr r1, =_SCS_ICSR
    185c:	e000ed04 	.word	0xe000ed04

00001860 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1860:	4b0d      	ldr	r3, [pc, #52]	; (1898 <bus_fault.constprop.0+0x38>)
    1862:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1864:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1866:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1868:	0592      	lsls	r2, r2, #22
    186a:	d508      	bpl.n	187e <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    186c:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    186e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1870:	0412      	lsls	r2, r2, #16
    1872:	d504      	bpl.n	187e <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    1874:	b118      	cbz	r0, 187e <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1876:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    187c:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    187e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1882:	05d2      	lsls	r2, r2, #23
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1884:	4a04      	ldr	r2, [pc, #16]	; (1898 <bus_fault.constprop.0+0x38>)
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1886:	bf58      	it	pl
    1888:	6a9b      	ldrpl	r3, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    188a:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    188c:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    188e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    1892:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1894:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1896:	4770      	bx	lr
    1898:	e000ed00 	.word	0xe000ed00

0000189c <mem_manage_fault.constprop.0>:
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    189c:	4b1d      	ldr	r3, [pc, #116]	; (1914 <mem_manage_fault.constprop.0+0x78>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    189e:	b570      	push	{r4, r5, r6, lr}
    18a0:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    18a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    18a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    18a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18a8:	0792      	lsls	r2, r2, #30
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    18aa:	4606      	mov	r6, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    18ac:	d522      	bpl.n	18f4 <mem_manage_fault.constprop.0+0x58>
		uint32_t temp = SCB->MMFAR;
    18ae:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    18b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18b2:	0614      	lsls	r4, r2, #24
    18b4:	d51e      	bpl.n	18f4 <mem_manage_fault.constprop.0+0x58>
			if (from_hard_fault != 0) {
    18b6:	b119      	cbz	r1, 18c0 <mem_manage_fault.constprop.0+0x24>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    18b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    18be:	629a      	str	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    18c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    18c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    18c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18c6:	4c13      	ldr	r4, [pc, #76]	; (1914 <mem_manage_fault.constprop.0+0x78>)
    18c8:	f012 0f10 	tst.w	r2, #16
    18cc:	d115      	bne.n	18fa <mem_manage_fault.constprop.0+0x5e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    18ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    18d0:	0799      	lsls	r1, r3, #30
    18d2:	d412      	bmi.n	18fa <mem_manage_fault.constprop.0+0x5e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    18d4:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    18d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    18d8:	4a0e      	ldr	r2, [pc, #56]	; (1914 <mem_manage_fault.constprop.0+0x78>)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    18da:	069b      	lsls	r3, r3, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    18dc:	bf42      	ittt	mi
    18de:	6a63      	ldrmi	r3, [r4, #36]	; 0x24
    18e0:	f423 5300 	bicmi.w	r3, r3, #8192	; 0x2000
    18e4:	6263      	strmi	r3, [r4, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    18e6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    18e8:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    18ec:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    18ee:	2300      	movs	r3, #0
    18f0:	702b      	strb	r3, [r5, #0]
}
    18f2:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    18f4:	f06f 0015 	mvn.w	r0, #21
    18f8:	e7e2      	b.n	18c0 <mem_manage_fault.constprop.0+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    18fa:	6863      	ldr	r3, [r4, #4]
    18fc:	051a      	lsls	r2, r3, #20
    18fe:	d5e9      	bpl.n	18d4 <mem_manage_fault.constprop.0+0x38>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1900:	4631      	mov	r1, r6
    1902:	f7ff ff53 	bl	17ac <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1906:	2800      	cmp	r0, #0
    1908:	d0e4      	beq.n	18d4 <mem_manage_fault.constprop.0+0x38>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    190a:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    190e:	2002      	movs	r0, #2
    1910:	e7e1      	b.n	18d6 <mem_manage_fault.constprop.0+0x3a>
    1912:	bf00      	nop
    1914:	e000ed00 	.word	0xe000ed00

00001918 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1918:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    191a:	4b41      	ldr	r3, [pc, #260]	; (1a20 <z_arm_fault+0x108>)
    191c:	685b      	ldr	r3, [r3, #4]
{
    191e:	b08a      	sub	sp, #40	; 0x28
    1920:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1922:	f3c3 0308 	ubfx	r3, r3, #0, #9
    1926:	2600      	movs	r6, #0
    1928:	f386 8811 	msr	BASEPRI, r6
    192c:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1930:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    1934:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    1938:	d111      	bne.n	195e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    193a:	f002 000c 	and.w	r0, r2, #12
    193e:	2808      	cmp	r0, #8
    1940:	d00d      	beq.n	195e <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1942:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    1944:	bf4c      	ite	mi
    1946:	460d      	movmi	r5, r1
			*nested_exc = true;
    1948:	2601      	movpl	r6, #1
	*recoverable = false;
    194a:	2200      	movs	r2, #0
	switch (fault) {
    194c:	3b03      	subs	r3, #3
	*recoverable = false;
    194e:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1952:	2b03      	cmp	r3, #3
    1954:	d83b      	bhi.n	19ce <z_arm_fault+0xb6>
    1956:	e8df f003 	tbb	[pc, r3]
    195a:	5304      	.short	0x5304
    195c:	5b57      	.short	0x5b57
		return NULL;
    195e:	4635      	mov	r5, r6
    1960:	e7f3      	b.n	194a <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1962:	4b2f      	ldr	r3, [pc, #188]	; (1a20 <z_arm_fault+0x108>)
    1964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1966:	0791      	lsls	r1, r2, #30
    1968:	d431      	bmi.n	19ce <z_arm_fault+0xb6>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    196a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    196c:	2a00      	cmp	r2, #0
    196e:	db2e      	blt.n	19ce <z_arm_fault+0xb6>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1972:	0052      	lsls	r2, r2, #1
    1974:	d52b      	bpl.n	19ce <z_arm_fault+0xb6>
	uint16_t fault_insn = *(ret_addr - 1);
    1976:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1978:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    197c:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1980:	4291      	cmp	r1, r2
    1982:	d00a      	beq.n	199a <z_arm_fault+0x82>
		} else if (SCB_MMFSR != 0) {
    1984:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    1988:	b14a      	cbz	r2, 199e <z_arm_fault+0x86>
			reason = mem_manage_fault(esf, 1, recoverable);
    198a:	f10d 0207 	add.w	r2, sp, #7
    198e:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1990:	4628      	mov	r0, r5
    1992:	f7ff ff83 	bl	189c <mem_manage_fault.constprop.0>
    1996:	4604      	mov	r4, r0
		break;
    1998:	e01a      	b.n	19d0 <z_arm_fault+0xb8>
			reason = esf->basic.r0;
    199a:	682c      	ldr	r4, [r5, #0]
    199c:	e018      	b.n	19d0 <z_arm_fault+0xb8>
		} else if (SCB_BFSR != 0) {
    199e:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    19a2:	b12a      	cbz	r2, 19b0 <z_arm_fault+0x98>
			reason = bus_fault(esf, 1, recoverable);
    19a4:	f10d 0107 	add.w	r1, sp, #7
    19a8:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    19aa:	f7ff ff59 	bl	1860 <bus_fault.constprop.0>
    19ae:	e7f2      	b.n	1996 <z_arm_fault+0x7e>
		} else if (SCB_UFSR != 0) {
    19b0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    19b2:	b292      	uxth	r2, r2
    19b4:	b15a      	cbz	r2, 19ce <z_arm_fault+0xb6>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    19b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    19b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    19ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    19bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    19be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    19c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    19c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    19c4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    19c8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    19cc:	629a      	str	r2, [r3, #40]	; 0x28
		return NULL;
    19ce:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    19d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    19d4:	b993      	cbnz	r3, 19fc <z_arm_fault+0xe4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    19d6:	2220      	movs	r2, #32
    19d8:	4629      	mov	r1, r5
    19da:	a802      	add	r0, sp, #8
    19dc:	f003 ffff 	bl	59de <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    19e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    19e2:	b1be      	cbz	r6, 1a14 <z_arm_fault+0xfc>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    19e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
    19e8:	b922      	cbnz	r2, 19f4 <z_arm_fault+0xdc>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    19ea:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    19ee:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    19f2:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    19f4:	a902      	add	r1, sp, #8
    19f6:	4620      	mov	r0, r4
    19f8:	f003 ffc6 	bl	5988 <z_arm_fatal_error>
}
    19fc:	b00a      	add	sp, #40	; 0x28
    19fe:	bd70      	pop	{r4, r5, r6, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    1a00:	f10d 0207 	add.w	r2, sp, #7
    1a04:	2100      	movs	r1, #0
    1a06:	e7c3      	b.n	1990 <z_arm_fault+0x78>
		reason = bus_fault(esf, 0, recoverable);
    1a08:	f10d 0107 	add.w	r1, sp, #7
    1a0c:	2000      	movs	r0, #0
    1a0e:	e7cc      	b.n	19aa <z_arm_fault+0x92>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1a10:	4b03      	ldr	r3, [pc, #12]	; (1a20 <z_arm_fault+0x108>)
    1a12:	e7d0      	b.n	19b6 <z_arm_fault+0x9e>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1a14:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1a18:	f023 0301 	bic.w	r3, r3, #1
    1a1c:	e7e9      	b.n	19f2 <z_arm_fault+0xda>
    1a1e:	bf00      	nop
    1a20:	e000ed00 	.word	0xe000ed00

00001a24 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1a24:	4a02      	ldr	r2, [pc, #8]	; (1a30 <z_arm_fault_init+0xc>)
    1a26:	6953      	ldr	r3, [r2, #20]
    1a28:	f043 0310 	orr.w	r3, r3, #16
    1a2c:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    1a2e:	4770      	bx	lr
    1a30:	e000ed00 	.word	0xe000ed00

00001a34 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1a34:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1a38:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1a3c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1a3e:	4672      	mov	r2, lr
	bl z_arm_fault
    1a40:	f7ff ff6a 	bl	1918 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1a44:	bd01      	pop	{r0, pc}
    1a46:	bf00      	nop

00001a48 <z_arm_interrupt_init>:
    1a48:	4804      	ldr	r0, [pc, #16]	; (1a5c <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1a4a:	2300      	movs	r3, #0
    1a4c:	2120      	movs	r1, #32
    1a4e:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1a50:	3301      	adds	r3, #1
    1a52:	2b30      	cmp	r3, #48	; 0x30
    1a54:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1a58:	d1f9      	bne.n	1a4e <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1a5a:	4770      	bx	lr
    1a5c:	e000e100 	.word	0xe000e100

00001a60 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1a60:	2000      	movs	r0, #0
    msr CONTROL, r0
    1a62:	f380 8814 	msr	CONTROL, r0
    isb
    1a66:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1a6a:	f004 ff4b 	bl	6904 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1a6e:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1a70:	490d      	ldr	r1, [pc, #52]	; (1aa8 <__start+0x48>)
    str r0, [r1]
    1a72:	6008      	str	r0, [r1, #0]
    dsb
    1a74:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1a78:	480c      	ldr	r0, [pc, #48]	; (1aac <__start+0x4c>)
    msr msp, r0
    1a7a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1a7e:	f000 f82b 	bl	1ad8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1a82:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1a84:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1a88:	4809      	ldr	r0, [pc, #36]	; (1ab0 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1a8a:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    1a8e:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1a90:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1a94:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1a98:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1a9a:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1a9c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1aa0:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1aa4:	f7ff fdf6 	bl	1694 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1aa8:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1aac:	20001f80 	.word	0x20001f80
    ldr r0, =z_interrupt_stacks
    1ab0:	20001200 	.word	0x20001200

00001ab4 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1ab4:	4907      	ldr	r1, [pc, #28]	; (1ad4 <z_arm_clear_arm_mpu_config+0x20>)
    1ab6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    1aba:	2300      	movs	r3, #0
	int num_regions =
    1abc:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1ac0:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    1ac2:	4293      	cmp	r3, r2
    1ac4:	db00      	blt.n	1ac8 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    1ac6:	4770      	bx	lr
  MPU->RNR = rnr;
    1ac8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    1acc:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    1ad0:	3301      	adds	r3, #1
    1ad2:	e7f6      	b.n	1ac2 <z_arm_clear_arm_mpu_config+0xe>
    1ad4:	e000ed00 	.word	0xe000ed00

00001ad8 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1ad8:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1ada:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1adc:	2300      	movs	r3, #0
    1ade:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1ae2:	f7ff ffe7 	bl	1ab4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1ae6:	4b14      	ldr	r3, [pc, #80]	; (1b38 <z_arm_init_arch_hw_at_boot+0x60>)
    1ae8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1aec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1af0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1af4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1af8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    1afc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1b00:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1b04:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    1b08:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1b0c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1b10:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1b14:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    1b18:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    1b1c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1b20:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1b24:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    1b28:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    1b2c:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1b2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b32:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1b36:	bd08      	pop	{r3, pc}
    1b38:	e000e100 	.word	0xe000e100

00001b3c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    1b3c:	4b08      	ldr	r3, [pc, #32]	; (1b60 <z_impl_k_thread_abort+0x24>)
    1b3e:	689b      	ldr	r3, [r3, #8]
    1b40:	4283      	cmp	r3, r0
    1b42:	d10b      	bne.n	1b5c <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1b44:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1b48:	b143      	cbz	r3, 1b5c <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1b4a:	4b06      	ldr	r3, [pc, #24]	; (1b64 <z_impl_k_thread_abort+0x28>)
    1b4c:	685a      	ldr	r2, [r3, #4]
    1b4e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1b52:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    1b54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1b56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1b5a:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    1b5c:	f003 b95a 	b.w	4e14 <z_thread_abort>
    1b60:	20000bc0 	.word	0x20000bc0
    1b64:	e000ed00 	.word	0xe000ed00

00001b68 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1b68:	4b02      	ldr	r3, [pc, #8]	; (1b74 <z_arm_configure_static_mpu_regions+0xc>)
    1b6a:	4a03      	ldr	r2, [pc, #12]	; (1b78 <z_arm_configure_static_mpu_regions+0x10>)
    1b6c:	4803      	ldr	r0, [pc, #12]	; (1b7c <z_arm_configure_static_mpu_regions+0x14>)
    1b6e:	2101      	movs	r1, #1
    1b70:	f000 b870 	b.w	1c54 <arm_core_mpu_configure_static_mpu_regions>
    1b74:	20040000 	.word	0x20040000
    1b78:	20000000 	.word	0x20000000
    1b7c:	00006c24 	.word	0x00006c24

00001b80 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1b80:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    1b82:	4b05      	ldr	r3, [pc, #20]	; (1b98 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    1b84:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    1b86:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    1b88:	4a04      	ldr	r2, [pc, #16]	; (1b9c <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1b8a:	2120      	movs	r1, #32
    1b8c:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1b90:	4618      	mov	r0, r3
    1b92:	2101      	movs	r1, #1
    1b94:	f000 b868 	b.w	1c68 <arm_core_mpu_configure_dynamic_mpu_regions>
    1b98:	20000a38 	.word	0x20000a38
    1b9c:	150b0000 	.word	0x150b0000

00001ba0 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    1ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1ba2:	4e20      	ldr	r6, [pc, #128]	; (1c24 <mpu_configure_regions+0x84>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1ba4:	2500      	movs	r5, #0
    1ba6:	428d      	cmp	r5, r1
    1ba8:	db01      	blt.n	1bae <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    1baa:	4610      	mov	r0, r2
    1bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    1bae:	6844      	ldr	r4, [r0, #4]
    1bb0:	b374      	cbz	r4, 1c10 <mpu_configure_regions+0x70>
		if (do_sanity_check &&
    1bb2:	b153      	cbz	r3, 1bca <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    1bb4:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    1bb8:	ea14 0f0c 	tst.w	r4, ip
    1bbc:	d12f      	bne.n	1c1e <mpu_configure_regions+0x7e>
		&&
    1bbe:	2c1f      	cmp	r4, #31
    1bc0:	d92d      	bls.n	1c1e <mpu_configure_regions+0x7e>
		((part->start & (part->size - 1U)) == 0U);
    1bc2:	6807      	ldr	r7, [r0, #0]
		&&
    1bc4:	ea1c 0f07 	tst.w	ip, r7
    1bc8:	d129      	bne.n	1c1e <mpu_configure_regions+0x7e>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    1bca:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    1bcc:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1bce:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    1bd2:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    1bd6:	d91e      	bls.n	1c16 <mpu_configure_regions+0x76>
	if (size > (1UL << 31)) {
    1bd8:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    1bdc:	d81d      	bhi.n	1c1a <mpu_configure_regions+0x7a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    1bde:	3c01      	subs	r4, #1
    1be0:	fab4 f484 	clz	r4, r4
    1be4:	f1c4 041f 	rsb	r4, r4, #31
    1be8:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1bea:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1bee:	ea4c 0c04 	orr.w	ip, ip, r4
    1bf2:	d814      	bhi.n	1c1e <mpu_configure_regions+0x7e>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1bf4:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    1bf8:	4314      	orrs	r4, r2
    1bfa:	f044 0410 	orr.w	r4, r4, #16
    1bfe:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1c02:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1c06:	f04c 0401 	orr.w	r4, ip, #1
    1c0a:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		reg_index++;
    1c0e:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    1c10:	3501      	adds	r5, #1
    1c12:	300c      	adds	r0, #12
    1c14:	e7c7      	b.n	1ba6 <mpu_configure_regions+0x6>
		return REGION_32B;
    1c16:	2408      	movs	r4, #8
    1c18:	e7e7      	b.n	1bea <mpu_configure_regions+0x4a>
		return REGION_4G;
    1c1a:	243e      	movs	r4, #62	; 0x3e
    1c1c:	e7e5      	b.n	1bea <mpu_configure_regions+0x4a>
			return -EINVAL;
    1c1e:	f06f 0215 	mvn.w	r2, #21
    1c22:	e7c2      	b.n	1baa <mpu_configure_regions+0xa>
    1c24:	e000ed00 	.word	0xe000ed00

00001c28 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1c28:	4b04      	ldr	r3, [pc, #16]	; (1c3c <arm_core_mpu_enable+0x14>)
    1c2a:	2205      	movs	r2, #5
    1c2c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1c30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1c34:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1c38:	4770      	bx	lr
    1c3a:	bf00      	nop
    1c3c:	e000ed00 	.word	0xe000ed00

00001c40 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1c40:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1c44:	4b02      	ldr	r3, [pc, #8]	; (1c50 <arm_core_mpu_disable+0x10>)
    1c46:	2200      	movs	r2, #0
    1c48:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1c4c:	4770      	bx	lr
    1c4e:	bf00      	nop
    1c50:	e000ed00 	.word	0xe000ed00

00001c54 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1c54:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1c56:	4c03      	ldr	r4, [pc, #12]	; (1c64 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1c58:	2301      	movs	r3, #1
    1c5a:	7822      	ldrb	r2, [r4, #0]
    1c5c:	f7ff ffa0 	bl	1ba0 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1c60:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    1c62:	bd10      	pop	{r4, pc}
    1c64:	20000de5 	.word	0x20000de5

00001c68 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1c68:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1c6a:	4a09      	ldr	r2, [pc, #36]	; (1c90 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    1c6c:	2300      	movs	r3, #0
    1c6e:	7812      	ldrb	r2, [r2, #0]
    1c70:	f7ff ff96 	bl	1ba0 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1c74:	f110 0f16 	cmn.w	r0, #22
    1c78:	d002      	beq.n	1c80 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    1c7a:	4a06      	ldr	r2, [pc, #24]	; (1c94 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1c7c:	2807      	cmp	r0, #7
    1c7e:	dd00      	ble.n	1c82 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    1c80:	bd08      	pop	{r3, pc}
    1c82:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    1c86:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    1c8a:	3001      	adds	r0, #1
    1c8c:	e7f6      	b.n	1c7c <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    1c8e:	bf00      	nop
    1c90:	20000de5 	.word	0x20000de5
    1c94:	e000ed00 	.word	0xe000ed00

00001c98 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1c98:	4914      	ldr	r1, [pc, #80]	; (1cec <z_arm_mpu_init+0x54>)
    1c9a:	6808      	ldr	r0, [r1, #0]
    1c9c:	2808      	cmp	r0, #8
{
    1c9e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    1ca0:	d821      	bhi.n	1ce6 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1ca2:	f7ff ffcd 	bl	1c40 <arm_core_mpu_disable>
    1ca6:	4c12      	ldr	r4, [pc, #72]	; (1cf0 <z_arm_mpu_init+0x58>)
    1ca8:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1caa:	2200      	movs	r2, #0
    1cac:	4290      	cmp	r0, r2
    1cae:	f101 010c 	add.w	r1, r1, #12
    1cb2:	d105      	bne.n	1cc0 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1cb4:	4b0f      	ldr	r3, [pc, #60]	; (1cf4 <z_arm_mpu_init+0x5c>)
    1cb6:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    1cb8:	f7ff ffb6 	bl	1c28 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1cbc:	2000      	movs	r0, #0
}
    1cbe:	bd10      	pop	{r4, pc}
    1cc0:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1cc4:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    1cc8:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1ccc:	4313      	orrs	r3, r2
    1cce:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1cd2:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1cd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
    1cda:	f043 0301 	orr.w	r3, r3, #1
    1cde:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1ce2:	3201      	adds	r2, #1
    1ce4:	e7e2      	b.n	1cac <z_arm_mpu_init+0x14>
		return -1;
    1ce6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1cea:	e7e8      	b.n	1cbe <z_arm_mpu_init+0x26>
    1cec:	00006c30 	.word	0x00006c30
    1cf0:	e000ed00 	.word	0xe000ed00
    1cf4:	20000de5 	.word	0x20000de5

00001cf8 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1cf8:	4b01      	ldr	r3, [pc, #4]	; (1d00 <__stdout_hook_install+0x8>)
    1cfa:	6018      	str	r0, [r3, #0]
}
    1cfc:	4770      	bx	lr
    1cfe:	bf00      	nop
    1d00:	20000038 	.word	0x20000038

00001d04 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    1d04:	b510      	push	{r4, lr}
	__asm__ volatile(
    1d06:	f04f 0320 	mov.w	r3, #32
    1d0a:	f3ef 8011 	mrs	r0, BASEPRI
    1d0e:	f383 8812 	msr	BASEPRI_MAX, r3
    1d12:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1d16:	4a11      	ldr	r2, [pc, #68]	; (1d5c <nordicsemi_nrf52_init+0x58>)
    1d18:	2301      	movs	r3, #1
    1d1a:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1d1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    1d22:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    1d26:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    1d2a:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    1d2e:	2c08      	cmp	r4, #8
    1d30:	d108      	bne.n	1d44 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    1d32:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    1d36:	2905      	cmp	r1, #5
    1d38:	d804      	bhi.n	1d44 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    1d3a:	4c09      	ldr	r4, [pc, #36]	; (1d60 <nordicsemi_nrf52_init+0x5c>)
    1d3c:	5c61      	ldrb	r1, [r4, r1]
    1d3e:	b109      	cbz	r1, 1d44 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    1d40:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    1d44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d48:	2201      	movs	r2, #1
    1d4a:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    1d4e:	f380 8811 	msr	BASEPRI, r0
    1d52:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1d56:	2000      	movs	r0, #0
    1d58:	bd10      	pop	{r4, pc}
    1d5a:	bf00      	nop
    1d5c:	4001e000 	.word	0x4001e000
    1d60:	0000718a 	.word	0x0000718a

00001d64 <sys_arch_reboot>:
    *p_gpregret = val;
    1d64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d68:	b2c0      	uxtb	r0, r0
    1d6a:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1d6e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1d72:	4905      	ldr	r1, [pc, #20]	; (1d88 <sys_arch_reboot+0x24>)
    1d74:	4b05      	ldr	r3, [pc, #20]	; (1d8c <sys_arch_reboot+0x28>)
    1d76:	68ca      	ldr	r2, [r1, #12]
    1d78:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1d7c:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1d7e:	60cb      	str	r3, [r1, #12]
    1d80:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1d84:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1d86:	e7fd      	b.n	1d84 <sys_arch_reboot+0x20>
    1d88:	e000ed00 	.word	0xe000ed00
    1d8c:	05fa0004 	.word	0x05fa0004

00001d90 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1d90:	b120      	cbz	r0, 1d9c <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1d92:	4b03      	ldr	r3, [pc, #12]	; (1da0 <arch_busy_wait+0x10>)
    1d94:	0180      	lsls	r0, r0, #6
    1d96:	f043 0301 	orr.w	r3, r3, #1
    1d9a:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    1d9c:	4770      	bx	lr
    1d9e:	bf00      	nop
    1da0:	00006bb0 	.word	0x00006bb0

00001da4 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1da4:	4b08      	ldr	r3, [pc, #32]	; (1dc8 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1da6:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1da8:	1ac3      	subs	r3, r0, r3
{
    1daa:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1dac:	4907      	ldr	r1, [pc, #28]	; (1dcc <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    1dae:	109b      	asrs	r3, r3, #2
{
    1db0:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1db2:	4359      	muls	r1, r3
    1db4:	4806      	ldr	r0, [pc, #24]	; (1dd0 <onoff_stop+0x2c>)
    1db6:	2240      	movs	r2, #64	; 0x40
    1db8:	f003 fe56 	bl	5a68 <stop>
	notify(mgr, res);
    1dbc:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1dbe:	4601      	mov	r1, r0
	notify(mgr, res);
    1dc0:	4620      	mov	r0, r4
}
    1dc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    1dc6:	4718      	bx	r3
    1dc8:	20000a58 	.word	0x20000a58
    1dcc:	b6db6db7 	.word	0xb6db6db7
    1dd0:	00006978 	.word	0x00006978

00001dd4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1dd4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1dd6:	4c0c      	ldr	r4, [pc, #48]	; (1e08 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1dd8:	4a0c      	ldr	r2, [pc, #48]	; (1e0c <onoff_start+0x38>)
    1dda:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    1ddc:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1dde:	9300      	str	r3, [sp, #0]
{
    1de0:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1de2:	460b      	mov	r3, r1
    1de4:	490a      	ldr	r1, [pc, #40]	; (1e10 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    1de6:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1de8:	4361      	muls	r1, r4
{
    1dea:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1dec:	4809      	ldr	r0, [pc, #36]	; (1e14 <onoff_start+0x40>)
    1dee:	f003 fe68 	bl	5ac2 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1df2:	1e01      	subs	r1, r0, #0
    1df4:	da05      	bge.n	1e02 <onoff_start+0x2e>
		notify(mgr, err);
    1df6:	4630      	mov	r0, r6
    1df8:	462b      	mov	r3, r5
	}
}
    1dfa:	b002      	add	sp, #8
    1dfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    1e00:	4718      	bx	r3
}
    1e02:	b002      	add	sp, #8
    1e04:	bd70      	pop	{r4, r5, r6, pc}
    1e06:	bf00      	nop
    1e08:	20000a58 	.word	0x20000a58
    1e0c:	00005b2f 	.word	0x00005b2f
    1e10:	b6db6db7 	.word	0xb6db6db7
    1e14:	00006978 	.word	0x00006978

00001e18 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1e18:	2200      	movs	r2, #0
{
    1e1a:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1e1c:	2101      	movs	r1, #1
{
    1e1e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1e20:	4610      	mov	r0, r2
    1e22:	f7ff fc1b 	bl	165c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1e26:	480f      	ldr	r0, [pc, #60]	; (1e64 <clk_init+0x4c>)
    1e28:	f001 fb74 	bl	3514 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1e2c:	4b0e      	ldr	r3, [pc, #56]	; (1e68 <clk_init+0x50>)
    1e2e:	4298      	cmp	r0, r3
    1e30:	d115      	bne.n	1e5e <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1e32:	f004 fa54 	bl	62de <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    1e36:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1e38:	490c      	ldr	r1, [pc, #48]	; (1e6c <clk_init+0x54>)
    1e3a:	4630      	mov	r0, r6
    1e3c:	f003 fccd 	bl	57da <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1e40:	2800      	cmp	r0, #0
    1e42:	db0b      	blt.n	1e5c <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    1e44:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1e46:	4909      	ldr	r1, [pc, #36]	; (1e6c <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1e48:	2501      	movs	r5, #1
    1e4a:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1e4c:	f104 001c 	add.w	r0, r4, #28
    1e50:	f003 fcc3 	bl	57da <onoff_manager_init>
		if (err < 0) {
    1e54:	2800      	cmp	r0, #0
    1e56:	db01      	blt.n	1e5c <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1e58:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    1e5a:	2000      	movs	r0, #0
}
    1e5c:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1e5e:	f06f 0004 	mvn.w	r0, #4
    1e62:	e7fb      	b.n	1e5c <clk_init+0x44>
    1e64:	00001ea5 	.word	0x00001ea5
    1e68:	0bad0000 	.word	0x0bad0000
    1e6c:	00006c50 	.word	0x00006c50

00001e70 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1e70:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1e72:	230c      	movs	r3, #12
    1e74:	4809      	ldr	r0, [pc, #36]	; (1e9c <clkstarted_handle.constprop.0+0x2c>)
    1e76:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    1e78:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    1e7a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    1e7c:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    1e80:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1e82:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1e84:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1e86:	4418      	add	r0, r3
    1e88:	f003 fddb 	bl	5a42 <set_on_state>
	if (callback) {
    1e8c:	b12d      	cbz	r5, 1e9a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    1e8e:	4632      	mov	r2, r6
    1e90:	462b      	mov	r3, r5
    1e92:	4803      	ldr	r0, [pc, #12]	; (1ea0 <clkstarted_handle.constprop.0+0x30>)
}
    1e94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1e98:	4718      	bx	r3
}
    1e9a:	bd70      	pop	{r4, r5, r6, pc}
    1e9c:	20000a58 	.word	0x20000a58
    1ea0:	00006978 	.word	0x00006978

00001ea4 <clock_event_handler>:
	switch (event) {
    1ea4:	b110      	cbz	r0, 1eac <clock_event_handler+0x8>
    1ea6:	2801      	cmp	r0, #1
    1ea8:	d004      	beq.n	1eb4 <clock_event_handler+0x10>
    1eaa:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1eac:	4b03      	ldr	r3, [pc, #12]	; (1ebc <clock_event_handler+0x18>)
    1eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    1eb0:	075b      	lsls	r3, r3, #29
    1eb2:	d101      	bne.n	1eb8 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1eb4:	f7ff bfdc 	b.w	1e70 <clkstarted_handle.constprop.0>
}
    1eb8:	4770      	bx	lr
    1eba:	bf00      	nop
    1ebc:	20000a58 	.word	0x20000a58

00001ec0 <generic_hfclk_start>:
{
    1ec0:	b508      	push	{r3, lr}
	__asm__ volatile(
    1ec2:	f04f 0320 	mov.w	r3, #32
    1ec6:	f3ef 8111 	mrs	r1, BASEPRI
    1eca:	f383 8812 	msr	BASEPRI_MAX, r3
    1ece:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1ed2:	4a12      	ldr	r2, [pc, #72]	; (1f1c <generic_hfclk_start+0x5c>)
    1ed4:	6813      	ldr	r3, [r2, #0]
    1ed6:	f043 0002 	orr.w	r0, r3, #2
    1eda:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1edc:	07da      	lsls	r2, r3, #31
    1ede:	d408      	bmi.n	1ef2 <generic_hfclk_start+0x32>
	__asm__ volatile(
    1ee0:	f381 8811 	msr	BASEPRI, r1
    1ee4:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1ee8:	2001      	movs	r0, #1
}
    1eea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    1eee:	f004 ba03 	b.w	62f8 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1ef6:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1efa:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1efe:	07d3      	lsls	r3, r2, #31
    1f00:	d5ee      	bpl.n	1ee0 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    1f02:	4807      	ldr	r0, [pc, #28]	; (1f20 <generic_hfclk_start+0x60>)
    1f04:	f003 fd9d 	bl	5a42 <set_on_state>
    1f08:	f381 8811 	msr	BASEPRI, r1
    1f0c:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    1f10:	2000      	movs	r0, #0
}
    1f12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    1f16:	f7ff bfab 	b.w	1e70 <clkstarted_handle.constprop.0>
    1f1a:	bf00      	nop
    1f1c:	20000aa8 	.word	0x20000aa8
    1f20:	20000a98 	.word	0x20000a98

00001f24 <api_blocking_start>:
{
    1f24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1f26:	2200      	movs	r2, #0
    1f28:	2301      	movs	r3, #1
    1f2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1f2e:	4a09      	ldr	r2, [pc, #36]	; (1f54 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1f30:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1f34:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1f36:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1f3a:	f003 fdf1 	bl	5b20 <api_start>
	if (err < 0) {
    1f3e:	2800      	cmp	r0, #0
    1f40:	db05      	blt.n	1f4e <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1f42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1f46:	2300      	movs	r3, #0
    1f48:	4668      	mov	r0, sp
    1f4a:	f002 fc4f 	bl	47ec <z_impl_k_sem_take>
}
    1f4e:	b005      	add	sp, #20
    1f50:	f85d fb04 	ldr.w	pc, [sp], #4
    1f54:	00005b4d 	.word	0x00005b4d

00001f58 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1f58:	4b09      	ldr	r3, [pc, #36]	; (1f80 <generic_hfclk_stop+0x28>)
    1f5a:	f3bf 8f5b 	dmb	ish
    1f5e:	e853 2f00 	ldrex	r2, [r3]
    1f62:	f022 0102 	bic.w	r1, r2, #2
    1f66:	e843 1000 	strex	r0, r1, [r3]
    1f6a:	2800      	cmp	r0, #0
    1f6c:	d1f7      	bne.n	1f5e <generic_hfclk_stop+0x6>
    1f6e:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1f72:	07d3      	lsls	r3, r2, #31
    1f74:	d402      	bmi.n	1f7c <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    1f76:	2001      	movs	r0, #1
    1f78:	f004 b9fa 	b.w	6370 <nrfx_clock_stop>
}
    1f7c:	4770      	bx	lr
    1f7e:	bf00      	nop
    1f80:	20000aa8 	.word	0x20000aa8

00001f84 <z_nrf_clock_control_lf_on>:
{
    1f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1f88:	4938      	ldr	r1, [pc, #224]	; (206c <z_nrf_clock_control_lf_on+0xe8>)
    1f8a:	f3bf 8f5b 	dmb	ish
    1f8e:	4607      	mov	r7, r0
    1f90:	2201      	movs	r2, #1
    1f92:	e851 3f00 	ldrex	r3, [r1]
    1f96:	e841 2000 	strex	r0, r2, [r1]
    1f9a:	2800      	cmp	r0, #0
    1f9c:	d1f9      	bne.n	1f92 <z_nrf_clock_control_lf_on+0xe>
    1f9e:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1fa2:	b933      	cbnz	r3, 1fb2 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1fa4:	4932      	ldr	r1, [pc, #200]	; (2070 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    1fa6:	4833      	ldr	r0, [pc, #204]	; (2074 <z_nrf_clock_control_lf_on+0xf0>)
    1fa8:	604b      	str	r3, [r1, #4]
    1faa:	60cb      	str	r3, [r1, #12]
    1fac:	608a      	str	r2, [r1, #8]
    1fae:	f003 fc27 	bl	5800 <onoff_request>
	switch (start_mode) {
    1fb2:	1e7b      	subs	r3, r7, #1
    1fb4:	2b01      	cmp	r3, #1
    1fb6:	d82b      	bhi.n	2010 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1fb8:	2f01      	cmp	r7, #1
    1fba:	d107      	bne.n	1fcc <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1fbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1fc0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1fc4:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1fc8:	2b01      	cmp	r3, #1
    1fca:	d021      	beq.n	2010 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1fcc:	f004 fb44 	bl	6658 <k_is_in_isr>
    1fd0:	4605      	mov	r5, r0
    1fd2:	b9f8      	cbnz	r0, 2014 <z_nrf_clock_control_lf_on+0x90>
	return !z_sys_post_kernel;
    1fd4:	4b28      	ldr	r3, [pc, #160]	; (2078 <z_nrf_clock_control_lf_on+0xf4>)
    1fd6:	781b      	ldrb	r3, [r3, #0]
    1fd8:	b1e3      	cbz	r3, 2014 <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    1fda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1fde:	2202      	movs	r2, #2
    1fe0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1fe4:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1fe6:	f8df 8094 	ldr.w	r8, [pc, #148]	; 207c <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1fea:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    1fee:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1ff2:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    1ff6:	03d2      	lsls	r2, r2, #15
    1ff8:	d516      	bpl.n	2028 <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1ffa:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1ffe:	2b01      	cmp	r3, #1
    2000:	d001      	beq.n	2006 <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2002:	2f01      	cmp	r7, #1
    2004:	d110      	bne.n	2028 <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    2006:	b35d      	cbz	r5, 2060 <z_nrf_clock_control_lf_on+0xdc>
    2008:	f386 8811 	msr	BASEPRI, r6
    200c:	f3bf 8f6f 	isb	sy
}
    2010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    2014:	f04f 0320 	mov.w	r3, #32
    2018:	f3ef 8611 	mrs	r6, BASEPRI
    201c:	f383 8812 	msr	BASEPRI_MAX, r3
    2020:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2024:	2501      	movs	r5, #1
    2026:	e7de      	b.n	1fe6 <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    2028:	b1ad      	cbz	r5, 2056 <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    202a:	4630      	mov	r0, r6
    202c:	f7ff faf0 	bl	1610 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2030:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2034:	2b00      	cmp	r3, #0
    2036:	d1da      	bne.n	1fee <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2038:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    203c:	2a00      	cmp	r2, #0
    203e:	d0d6      	beq.n	1fee <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2040:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2044:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    2048:	2301      	movs	r3, #1
    204a:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    204e:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2052:	60a3      	str	r3, [r4, #8]
}
    2054:	e7cb      	b.n	1fee <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    2056:	2100      	movs	r1, #0
    2058:	2021      	movs	r0, #33	; 0x21
    205a:	f002 febb 	bl	4dd4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    205e:	e7e7      	b.n	2030 <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    2060:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2064:	2202      	movs	r2, #2
    2066:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    206a:	e7d1      	b.n	2010 <z_nrf_clock_control_lf_on+0x8c>
    206c:	20000a54 	.word	0x20000a54
    2070:	20000a44 	.word	0x20000a44
    2074:	20000a74 	.word	0x20000a74
    2078:	200011f6 	.word	0x200011f6
    207c:	e000e100 	.word	0xe000e100

00002080 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2080:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2082:	4b08      	ldr	r3, [pc, #32]	; (20a4 <uart_console_init+0x24>)
    2084:	4808      	ldr	r0, [pc, #32]	; (20a8 <uart_console_init+0x28>)
    2086:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    2088:	f004 fa79 	bl	657e <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    208c:	b138      	cbz	r0, 209e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    208e:	4807      	ldr	r0, [pc, #28]	; (20ac <uart_console_init+0x2c>)
    2090:	f7ff fe32 	bl	1cf8 <__stdout_hook_install>
	__printk_hook_install(console_out);
    2094:	4805      	ldr	r0, [pc, #20]	; (20ac <uart_console_init+0x2c>)
    2096:	f7fe fb9f 	bl	7d8 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    209a:	2000      	movs	r0, #0
}
    209c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    209e:	f06f 0012 	mvn.w	r0, #18
    20a2:	e7fb      	b.n	209c <uart_console_init+0x1c>
    20a4:	20000aac 	.word	0x20000aac
    20a8:	000069d8 	.word	0x000069d8
    20ac:	000020b1 	.word	0x000020b1

000020b0 <console_out>:
	if ('\n' == c) {
    20b0:	280a      	cmp	r0, #10
{
    20b2:	b538      	push	{r3, r4, r5, lr}
    20b4:	4d07      	ldr	r5, [pc, #28]	; (20d4 <console_out+0x24>)
    20b6:	4604      	mov	r4, r0
	if ('\n' == c) {
    20b8:	d104      	bne.n	20c4 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    20ba:	6828      	ldr	r0, [r5, #0]
	api->poll_out(dev, out_char);
    20bc:	6883      	ldr	r3, [r0, #8]
    20be:	210d      	movs	r1, #13
    20c0:	69db      	ldr	r3, [r3, #28]
    20c2:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    20c4:	6828      	ldr	r0, [r5, #0]
    20c6:	6883      	ldr	r3, [r0, #8]
    20c8:	b2e1      	uxtb	r1, r4
    20ca:	69db      	ldr	r3, [r3, #28]
    20cc:	4798      	blx	r3
}
    20ce:	4620      	mov	r0, r4
    20d0:	bd38      	pop	{r3, r4, r5, pc}
    20d2:	bf00      	nop
    20d4:	20000aac 	.word	0x20000aac

000020d8 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    20d8:	b530      	push	{r4, r5, lr}
	return port->config;
    20da:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    20dc:	7b05      	ldrb	r5, [r0, #12]
    20de:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    20e2:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    20e6:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    20e8:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    20ec:	d104      	bne.n	20f8 <gpio_nrfx_pin_interrupt_configure+0x20>
		nrfx_gpiote_trigger_disable(abs_pin);
    20ee:	4620      	mov	r0, r4
    20f0:	f001 fc90 	bl	3a14 <nrfx_gpiote_trigger_disable>

		return 0;
    20f4:	2000      	movs	r0, #0
    20f6:	e04a      	b.n	218e <gpio_nrfx_pin_interrupt_configure+0xb6>
	}

	nrfx_gpiote_trigger_config_t trigger_config = {
    20f8:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    20fa:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    20fe:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2102:	d114      	bne.n	212e <gpio_nrfx_pin_interrupt_configure+0x56>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2104:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2108:	bf0c      	ite	eq
    210a:	2304      	moveq	r3, #4
    210c:	2305      	movne	r3, #5
    210e:	f88d 3008 	strb.w	r3, [sp, #8]
		}

		trigger_config.p_in_channel = &ch;
	}

	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2112:	2300      	movs	r3, #0
    2114:	4619      	mov	r1, r3
    2116:	aa02      	add	r2, sp, #8
    2118:	4620      	mov	r0, r4
    211a:	f001 fabb 	bl	3694 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    211e:	4b20      	ldr	r3, [pc, #128]	; (21a0 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    2120:	4298      	cmp	r0, r3
    2122:	d13a      	bne.n	219a <gpio_nrfx_pin_interrupt_configure+0xc2>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);
    2124:	2101      	movs	r1, #1
    2126:	4620      	mov	r0, r4
    2128:	f001 fc2c 	bl	3984 <nrfx_gpiote_trigger_enable>

	return 0;
    212c:	e7e2      	b.n	20f4 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    212e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    2132:	d02e      	beq.n	2192 <gpio_nrfx_pin_interrupt_configure+0xba>
    2134:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2138:	bf14      	ite	ne
    213a:	2301      	movne	r3, #1
    213c:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    213e:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2142:	6883      	ldr	r3, [r0, #8]
    2144:	40cb      	lsrs	r3, r1
    2146:	07d9      	lsls	r1, r3, #31
    2148:	d4e3      	bmi.n	2112 <gpio_nrfx_pin_interrupt_configure+0x3a>
    214a:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    214e:	d1e0      	bne.n	2112 <gpio_nrfx_pin_interrupt_configure+0x3a>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    2150:	0962      	lsrs	r2, r4, #5
        case 1: return NRF_P1;
    2152:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    2154:	f004 031f 	and.w	r3, r4, #31
        case 1: return NRF_P1;
    2158:	4a12      	ldr	r2, [pc, #72]	; (21a4 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    215a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    215e:	bf18      	it	ne
    2160:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2168:	07db      	lsls	r3, r3, #31
    216a:	d4d2      	bmi.n	2112 <gpio_nrfx_pin_interrupt_configure+0x3a>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    216c:	f10d 0507 	add.w	r5, sp, #7
    2170:	4629      	mov	r1, r5
    2172:	4620      	mov	r0, r4
    2174:	f001 fbb2 	bl	38dc <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2178:	4b0b      	ldr	r3, [pc, #44]	; (21a8 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    217a:	4298      	cmp	r0, r3
    217c:	d10b      	bne.n	2196 <gpio_nrfx_pin_interrupt_configure+0xbe>
			err = nrfx_gpiote_channel_alloc(&ch);
    217e:	4628      	mov	r0, r5
    2180:	f001 fbfa 	bl	3978 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2184:	4b06      	ldr	r3, [pc, #24]	; (21a0 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    2186:	4298      	cmp	r0, r3
    2188:	d005      	beq.n	2196 <gpio_nrfx_pin_interrupt_configure+0xbe>
				return -ENOMEM;
    218a:	f06f 000b 	mvn.w	r0, #11
}
    218e:	b005      	add	sp, #20
    2190:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    2192:	2303      	movs	r3, #3
    2194:	e7d3      	b.n	213e <gpio_nrfx_pin_interrupt_configure+0x66>
		trigger_config.p_in_channel = &ch;
    2196:	9503      	str	r5, [sp, #12]
    2198:	e7bb      	b.n	2112 <gpio_nrfx_pin_interrupt_configure+0x3a>
		return -EIO;
    219a:	f06f 0004 	mvn.w	r0, #4
    219e:	e7f6      	b.n	218e <gpio_nrfx_pin_interrupt_configure+0xb6>
    21a0:	0bad0000 	.word	0x0bad0000
    21a4:	50000300 	.word	0x50000300
    21a8:	0bad0004 	.word	0x0bad0004

000021ac <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    21ac:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    21ae:	f001 fbd3 	bl	3958 <nrfx_gpiote_is_init>
    21b2:	4604      	mov	r4, r0
    21b4:	b968      	cbnz	r0, 21d2 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    21b6:	f001 fba7 	bl	3908 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    21ba:	4b08      	ldr	r3, [pc, #32]	; (21dc <gpio_nrfx_init+0x30>)
    21bc:	4298      	cmp	r0, r3
    21be:	d10a      	bne.n	21d6 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    21c0:	4807      	ldr	r0, [pc, #28]	; (21e0 <gpio_nrfx_init+0x34>)
    21c2:	4621      	mov	r1, r4
    21c4:	f001 fb84 	bl	38d0 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    21c8:	4622      	mov	r2, r4
    21ca:	2105      	movs	r1, #5
    21cc:	2006      	movs	r0, #6
    21ce:	f7ff fa45 	bl	165c <z_arm_irq_priority_set>
		return 0;
    21d2:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    21d4:	bd10      	pop	{r4, pc}
		return -EIO;
    21d6:	f06f 0004 	mvn.w	r0, #4
    21da:	e7fb      	b.n	21d4 <gpio_nrfx_init+0x28>
    21dc:	0bad0000 	.word	0x0bad0000
    21e0:	000021e5 	.word	0x000021e5

000021e4 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    21e4:	0942      	lsrs	r2, r0, #5
{
    21e6:	b570      	push	{r4, r5, r6, lr}
    21e8:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    21ea:	d002      	beq.n	21f2 <nrfx_gpio_handler+0xe>
    21ec:	2a01      	cmp	r2, #1
    21ee:	d017      	beq.n	2220 <nrfx_gpio_handler+0x3c>
}
    21f0:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    21f2:	4e0d      	ldr	r6, [pc, #52]	; (2228 <nrfx_gpio_handler+0x44>)
	gpio_fire_callbacks(list, port, BIT(pin));
    21f4:	6932      	ldr	r2, [r6, #16]
    21f6:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    21f8:	2900      	cmp	r1, #0
    21fa:	d0f9      	beq.n	21f0 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    21fc:	f003 031f 	and.w	r3, r3, #31
    2200:	2501      	movs	r5, #1
    2202:	680c      	ldr	r4, [r1, #0]
    2204:	409d      	lsls	r5, r3
    2206:	2900      	cmp	r1, #0
    2208:	d0f2      	beq.n	21f0 <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
    220a:	688a      	ldr	r2, [r1, #8]
    220c:	402a      	ands	r2, r5
    220e:	d002      	beq.n	2216 <nrfx_gpio_handler+0x32>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    2210:	684b      	ldr	r3, [r1, #4]
    2212:	4630      	mov	r0, r6
    2214:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2216:	b12c      	cbz	r4, 2224 <nrfx_gpio_handler+0x40>
    2218:	6823      	ldr	r3, [r4, #0]
    221a:	4621      	mov	r1, r4
    221c:	461c      	mov	r4, r3
    221e:	e7f2      	b.n	2206 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2220:	4e02      	ldr	r6, [pc, #8]	; (222c <nrfx_gpio_handler+0x48>)
    2222:	e7e7      	b.n	21f4 <nrfx_gpio_handler+0x10>
    2224:	4623      	mov	r3, r4
    2226:	e7f8      	b.n	221a <nrfx_gpio_handler+0x36>
    2228:	000069a8 	.word	0x000069a8
    222c:	00006990 	.word	0x00006990

00002230 <gpio_nrfx_pin_configure>:
{
    2230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    2234:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2236:	7b3b      	ldrb	r3, [r7, #12]
    2238:	f001 051f 	and.w	r5, r1, #31
{
    223c:	b085      	sub	sp, #20
    223e:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2240:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2244:	4614      	mov	r4, r2
    2246:	b9d2      	cbnz	r2, 227e <gpio_nrfx_pin_configure+0x4e>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2248:	a902      	add	r1, sp, #8
    224a:	4628      	mov	r0, r5
    224c:	f001 fb46 	bl	38dc <nrfx_gpiote_channel_get>
    2250:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2252:	4628      	mov	r0, r5
    2254:	f001 fc06 	bl	3a64 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2258:	4b46      	ldr	r3, [pc, #280]	; (2374 <gpio_nrfx_pin_configure+0x144>)
    225a:	4298      	cmp	r0, r3
    225c:	d004      	beq.n	2268 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    225e:	f06f 0004 	mvn.w	r0, #4
}
    2262:	b005      	add	sp, #20
    2264:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2268:	4284      	cmp	r4, r0
    226a:	d001      	beq.n	2270 <gpio_nrfx_pin_configure+0x40>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    226c:	2000      	movs	r0, #0
    226e:	e7f8      	b.n	2262 <gpio_nrfx_pin_configure+0x32>
		err = nrfx_gpiote_channel_free(ch);
    2270:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2274:	f001 fb7a 	bl	396c <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2278:	42a0      	cmp	r0, r4
    227a:	d0f7      	beq.n	226c <gpio_nrfx_pin_configure+0x3c>
    227c:	e7ef      	b.n	225e <gpio_nrfx_pin_configure+0x2e>
	nrfx_gpiote_trigger_config_t trigger_config = {
    227e:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2282:	f10d 0103 	add.w	r1, sp, #3
    2286:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2288:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    228c:	f001 fb26 	bl	38dc <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2290:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2292:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2294:	aa02      	add	r2, sp, #8
    2296:	4649      	mov	r1, r9
    2298:	4628      	mov	r0, r5
    229a:	f001 f9fb 	bl	3694 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    229e:	4b35      	ldr	r3, [pc, #212]	; (2374 <gpio_nrfx_pin_configure+0x144>)
    22a0:	4298      	cmp	r0, r3
    22a2:	d002      	beq.n	22aa <gpio_nrfx_pin_configure+0x7a>
		return NRF_GPIO_PIN_PULLUP;
    22a4:	f06f 0015 	mvn.w	r0, #21
    22a8:	e7db      	b.n	2262 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    22aa:	4580      	cmp	r8, r0
    22ac:	d103      	bne.n	22b6 <gpio_nrfx_pin_configure+0x86>
		err = nrfx_gpiote_channel_free(ch);
    22ae:	f89d 0003 	ldrb.w	r0, [sp, #3]
    22b2:	f001 fb5b 	bl	396c <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    22b6:	03a3      	lsls	r3, r4, #14
    22b8:	d54c      	bpl.n	2354 <gpio_nrfx_pin_configure+0x124>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    22ba:	f240 6306 	movw	r3, #1542	; 0x606
    22be:	4023      	ands	r3, r4
    22c0:	f240 2206 	movw	r2, #518	; 0x206
    22c4:	4293      	cmp	r3, r2
    22c6:	d019      	beq.n	22fc <gpio_nrfx_pin_configure+0xcc>
    22c8:	d80c      	bhi.n	22e4 <gpio_nrfx_pin_configure+0xb4>
    22ca:	2b06      	cmp	r3, #6
    22cc:	d017      	beq.n	22fe <gpio_nrfx_pin_configure+0xce>
    22ce:	d804      	bhi.n	22da <gpio_nrfx_pin_configure+0xaa>
    22d0:	b1ab      	cbz	r3, 22fe <gpio_nrfx_pin_configure+0xce>
    22d2:	2b02      	cmp	r3, #2
    22d4:	d1e6      	bne.n	22a4 <gpio_nrfx_pin_configure+0x74>
		*drive = NRF_GPIO_PIN_D0S1;
    22d6:	2304      	movs	r3, #4
    22d8:	e011      	b.n	22fe <gpio_nrfx_pin_configure+0xce>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    22da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    22de:	d1e1      	bne.n	22a4 <gpio_nrfx_pin_configure+0x74>
    22e0:	2301      	movs	r3, #1
    22e2:	e00c      	b.n	22fe <gpio_nrfx_pin_configure+0xce>
    22e4:	f240 4202 	movw	r2, #1026	; 0x402
    22e8:	4293      	cmp	r3, r2
    22ea:	d027      	beq.n	233c <gpio_nrfx_pin_configure+0x10c>
    22ec:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    22f0:	d026      	beq.n	2340 <gpio_nrfx_pin_configure+0x110>
    22f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    22f6:	d1d5      	bne.n	22a4 <gpio_nrfx_pin_configure+0x74>
		*drive = NRF_GPIO_PIN_S0H1;
    22f8:	2302      	movs	r3, #2
    22fa:	e000      	b.n	22fe <gpio_nrfx_pin_configure+0xce>
		*drive = NRF_GPIO_PIN_H0D1;
    22fc:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    22fe:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2302:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    2306:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    230a:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    230c:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    2310:	bf54      	ite	pl
    2312:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2316:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2318:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    231a:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    231e:	d511      	bpl.n	2344 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2320:	687a      	ldr	r2, [r7, #4]
    2322:	2301      	movs	r3, #1
    2324:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    2326:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    232a:	2200      	movs	r2, #0
    232c:	a901      	add	r1, sp, #4
    232e:	4628      	mov	r0, r5
    2330:	f001 fa5e 	bl	37f0 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2334:	4b0f      	ldr	r3, [pc, #60]	; (2374 <gpio_nrfx_pin_configure+0x144>)
    2336:	4298      	cmp	r0, r3
    2338:	d098      	beq.n	226c <gpio_nrfx_pin_configure+0x3c>
    233a:	e7b3      	b.n	22a4 <gpio_nrfx_pin_configure+0x74>
		*drive = NRF_GPIO_PIN_D0H1;
    233c:	2305      	movs	r3, #5
    233e:	e7de      	b.n	22fe <gpio_nrfx_pin_configure+0xce>
		*drive = NRF_GPIO_PIN_H0H1;
    2340:	2303      	movs	r3, #3
    2342:	e7dc      	b.n	22fe <gpio_nrfx_pin_configure+0xce>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2344:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2346:	bf41      	itttt	mi
    2348:	2301      	movmi	r3, #1
    234a:	687a      	ldrmi	r2, [r7, #4]
    234c:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    234e:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    2352:	e7ea      	b.n	232a <gpio_nrfx_pin_configure+0xfa>
	if (flags & GPIO_PULL_UP) {
    2354:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2356:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    235a:	bf54      	ite	pl
    235c:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2360:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2362:	461a      	mov	r2, r3
    2364:	a901      	add	r1, sp, #4
    2366:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2368:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    236c:	f001 f992 	bl	3694 <nrfx_gpiote_input_configure>
    2370:	e7e0      	b.n	2334 <gpio_nrfx_pin_configure+0x104>
    2372:	bf00      	nop
    2374:	0bad0000 	.word	0x0bad0000

00002378 <i2c_nrfx_twi_recover_bus>:

	return 0;
}

static int i2c_nrfx_twi_recover_bus(const struct device *dev)
{
    2378:	b508      	push	{r3, lr}
	const struct i2c_nrfx_twi_config *config = dev->config;
    237a:	6843      	ldr	r3, [r0, #4]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twi_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twi_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    237c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
    2380:	f001 fede 	bl	4140 <nrfx_twi_twim_bus_recover>

	nrfx_err_t err = nrfx_twi_bus_recover(config->config.scl,
					      config->config.sda);

	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    2384:	4b03      	ldr	r3, [pc, #12]	; (2394 <i2c_nrfx_twi_recover_bus+0x1c>)
    2386:	4298      	cmp	r0, r3
}
    2388:	bf14      	ite	ne
    238a:	f06f 000f 	mvnne.w	r0, #15
    238e:	2000      	moveq	r0, #0
    2390:	bd08      	pop	{r3, pc}
    2392:	bf00      	nop
    2394:	0bad0000 	.word	0x0bad0000

00002398 <twi_0_init>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twi_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWI
I2C_NRFX_TWI_DEVICE(0);
    2398:	b537      	push	{r0, r1, r2, r4, r5, lr}
    239a:	4604      	mov	r4, r0
    239c:	2200      	movs	r2, #0
    239e:	2101      	movs	r1, #1
    23a0:	2003      	movs	r0, #3
    23a2:	f7ff f95b 	bl	165c <z_arm_irq_priority_set>
    23a6:	6863      	ldr	r3, [r4, #4]
    23a8:	699d      	ldr	r5, [r3, #24]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    23aa:	aa01      	add	r2, sp, #4
    23ac:	2100      	movs	r1, #0
    23ae:	4628      	mov	r0, r5
    23b0:	f003 fec7 	bl	6142 <pinctrl_lookup_state>
	if (ret < 0) {
    23b4:	2800      	cmp	r0, #0
    23b6:	db14      	blt.n	23e2 <twi_0_init+0x4a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    23b8:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    23ba:	682a      	ldr	r2, [r5, #0]
    23bc:	7919      	ldrb	r1, [r3, #4]
    23be:	6818      	ldr	r0, [r3, #0]
    23c0:	f003 fedc 	bl	617c <pinctrl_configure_pins>
    23c4:	2800      	cmp	r0, #0
    23c6:	db0c      	blt.n	23e2 <twi_0_init+0x4a>
	const struct i2c_nrfx_twi_config *config = dev->config;
    23c8:	6860      	ldr	r0, [r4, #4]
	nrfx_err_t result = nrfx_twi_init(&config->twi, &config->config,
    23ca:	6923      	ldr	r3, [r4, #16]
    23cc:	4a06      	ldr	r2, [pc, #24]	; (23e8 <twi_0_init+0x50>)
    23ce:	f100 0108 	add.w	r1, r0, #8
    23d2:	f001 fd43 	bl	3e5c <nrfx_twi_init>
	if (result != NRFX_SUCCESS) {
    23d6:	4b05      	ldr	r3, [pc, #20]	; (23ec <twi_0_init+0x54>)
	return 0;
    23d8:	4298      	cmp	r0, r3
    23da:	bf14      	ite	ne
    23dc:	f06f 000f 	mvnne.w	r0, #15
    23e0:	2000      	moveq	r0, #0
I2C_NRFX_TWI_DEVICE(0);
    23e2:	b003      	add	sp, #12
    23e4:	bd30      	pop	{r4, r5, pc}
    23e6:	bf00      	nop
    23e8:	000023f1 	.word	0x000023f1
    23ec:	0bad0000 	.word	0x0bad0000

000023f0 <event_handler>:
	switch (p_event->type) {
    23f0:	7803      	ldrb	r3, [r0, #0]
    23f2:	2b01      	cmp	r3, #1
    23f4:	d008      	beq.n	2408 <event_handler+0x18>
    23f6:	2b02      	cmp	r3, #2
    23f8:	d008      	beq.n	240c <event_handler+0x1c>
    23fa:	b94b      	cbnz	r3, 2410 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    23fc:	4b05      	ldr	r3, [pc, #20]	; (2414 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    23fe:	620b      	str	r3, [r1, #32]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2400:	f101 0010 	add.w	r0, r1, #16
    2404:	f002 b9d2 	b.w	47ac <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    2408:	4b03      	ldr	r3, [pc, #12]	; (2418 <event_handler+0x28>)
    240a:	e7f8      	b.n	23fe <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    240c:	4b03      	ldr	r3, [pc, #12]	; (241c <event_handler+0x2c>)
    240e:	e7f6      	b.n	23fe <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    2410:	4b03      	ldr	r3, [pc, #12]	; (2420 <event_handler+0x30>)
    2412:	e7f4      	b.n	23fe <event_handler+0xe>
    2414:	0bad0000 	.word	0x0bad0000
    2418:	0bae0001 	.word	0x0bae0001
    241c:	0bae0002 	.word	0x0bae0002
    2420:	0bad0001 	.word	0x0bad0001

00002424 <i2c_nrfx_twi_transfer>:
{
    2424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2428:	460c      	mov	r4, r1
    242a:	b089      	sub	sp, #36	; 0x24
    242c:	4617      	mov	r7, r2
    242e:	4699      	mov	r9, r3
	const struct i2c_nrfx_twi_config *config = dev->config;
    2430:	6845      	ldr	r5, [r0, #4]
	struct i2c_nrfx_twi_data *data = dev->data;
    2432:	6906      	ldr	r6, [r0, #16]
	return z_impl_k_sem_take(sem, timeout);
    2434:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2438:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    243c:	4630      	mov	r0, r6
    243e:	f002 f9d5 	bl	47ec <z_impl_k_sem_take>
	k_sem_take(&data->completion_sync, K_NO_WAIT);
    2442:	f106 0a10 	add.w	sl, r6, #16
    2446:	2200      	movs	r2, #0
    2448:	2300      	movs	r3, #0
    244a:	4650      	mov	r0, sl
    244c:	f002 f9ce 	bl	47ec <z_impl_k_sem_take>
	nrfx_twi_enable(&config->twi);
    2450:	4628      	mov	r0, r5
    2452:	f001 fd61 	bl	3f18 <nrfx_twi_enable>
		if (res != NRFX_SUCCESS) {
    2456:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 2518 <i2c_nrfx_twi_transfer+0xf4>
	for (size_t i = 0; i < num_msgs; i++) {
    245a:	f04f 0800 	mov.w	r8, #0
    245e:	45b8      	cmp	r8, r7
    2460:	d301      	bcc.n	2466 <i2c_nrfx_twi_transfer+0x42>
    2462:	2400      	movs	r4, #0
    2464:	e02c      	b.n	24c0 <i2c_nrfx_twi_transfer+0x9c>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    2466:	7a23      	ldrb	r3, [r4, #8]
    2468:	9301      	str	r3, [sp, #4]
    246a:	f013 0108 	ands.w	r1, r3, #8
    246e:	d14c      	bne.n	250a <i2c_nrfx_twi_transfer+0xe6>
		nrfx_twi_xfer_desc_t cur_xfer = {
    2470:	2212      	movs	r2, #18
    2472:	f10d 000e 	add.w	r0, sp, #14
    2476:	9100      	str	r1, [sp, #0]
    2478:	f003 fabc 	bl	59f4 <memset>
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    247c:	9b01      	ldr	r3, [sp, #4]
		nrfx_twi_xfer_desc_t cur_xfer = {
    247e:	6860      	ldr	r0, [r4, #4]
    2480:	9004      	str	r0, [sp, #16]
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    2482:	f003 0201 	and.w	r2, r3, #1
		nrfx_twi_xfer_desc_t cur_xfer = {
    2486:	6820      	ldr	r0, [r4, #0]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2488:	9900      	ldr	r1, [sp, #0]
		nrfx_twi_xfer_desc_t cur_xfer = {
    248a:	f88d 200c 	strb.w	r2, [sp, #12]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    248e:	f013 0f02 	tst.w	r3, #2
		nrfx_twi_xfer_desc_t cur_xfer = {
    2492:	f88d 900d 	strb.w	r9, [sp, #13]
    2496:	9006      	str	r0, [sp, #24]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2498:	d11c      	bne.n	24d4 <i2c_nrfx_twi_transfer+0xb0>
			if ((i < (num_msgs - 1)) &&
    249a:	1e7b      	subs	r3, r7, #1
    249c:	4543      	cmp	r3, r8
    249e:	d902      	bls.n	24a6 <i2c_nrfx_twi_transfer+0x82>
    24a0:	7d23      	ldrb	r3, [r4, #20]
    24a2:	075b      	lsls	r3, r3, #29
    24a4:	d518      	bpl.n	24d8 <i2c_nrfx_twi_transfer+0xb4>
			} else if (msgs[i].flags & I2C_MSG_READ) {
    24a6:	bb82      	cbnz	r2, 250a <i2c_nrfx_twi_transfer+0xe6>
				xfer_flags |= NRFX_TWI_FLAG_TX_NO_STOP;
    24a8:	2220      	movs	r2, #32
		res = nrfx_twi_xfer(&config->twi, &cur_xfer, xfer_flags);
    24aa:	a903      	add	r1, sp, #12
    24ac:	4628      	mov	r0, r5
    24ae:	f001 fd5f 	bl	3f70 <nrfx_twi_xfer>
		if (res != NRFX_SUCCESS) {
    24b2:	4558      	cmp	r0, fp
    24b4:	d012      	beq.n	24dc <i2c_nrfx_twi_transfer+0xb8>
			if (res == NRFX_ERROR_BUSY) {
    24b6:	4b19      	ldr	r3, [pc, #100]	; (251c <i2c_nrfx_twi_transfer+0xf8>)
    24b8:	4298      	cmp	r0, r3
    24ba:	d029      	beq.n	2510 <i2c_nrfx_twi_transfer+0xec>
				ret = -EIO;
    24bc:	f06f 0404 	mvn.w	r4, #4
	nrfx_twi_disable(&config->twi);
    24c0:	4628      	mov	r0, r5
    24c2:	f001 fd39 	bl	3f38 <nrfx_twi_disable>
	z_impl_k_sem_give(sem);
    24c6:	4630      	mov	r0, r6
    24c8:	f002 f970 	bl	47ac <z_impl_k_sem_give>
}
    24cc:	4620      	mov	r0, r4
    24ce:	b009      	add	sp, #36	; 0x24
    24d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32_t xfer_flags = 0;
    24d4:	460a      	mov	r2, r1
    24d6:	e7e8      	b.n	24aa <i2c_nrfx_twi_transfer+0x86>
				xfer_flags |= NRFX_TWI_FLAG_SUSPEND;
    24d8:	2240      	movs	r2, #64	; 0x40
    24da:	e7e6      	b.n	24aa <i2c_nrfx_twi_transfer+0x86>
	return z_impl_k_sem_take(sem, timeout);
    24dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    24e0:	2300      	movs	r3, #0
    24e2:	4650      	mov	r0, sl
    24e4:	f002 f982 	bl	47ec <z_impl_k_sem_take>
		if (ret != 0) {
    24e8:	b138      	cbz	r0, 24fa <i2c_nrfx_twi_transfer+0xd6>
			nrfx_twi_disable(&config->twi);
    24ea:	4628      	mov	r0, r5
    24ec:	f001 fd24 	bl	3f38 <nrfx_twi_disable>
    24f0:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
    24f4:	f001 fe24 	bl	4140 <nrfx_twi_twim_bus_recover>
    24f8:	e7e0      	b.n	24bc <i2c_nrfx_twi_transfer+0x98>
		res = data->res;
    24fa:	6a33      	ldr	r3, [r6, #32]
		if (res != NRFX_SUCCESS) {
    24fc:	455b      	cmp	r3, fp
    24fe:	f104 040c 	add.w	r4, r4, #12
    2502:	d1db      	bne.n	24bc <i2c_nrfx_twi_transfer+0x98>
	for (size_t i = 0; i < num_msgs; i++) {
    2504:	f108 0801 	add.w	r8, r8, #1
    2508:	e7a9      	b.n	245e <i2c_nrfx_twi_transfer+0x3a>
			ret = -ENOTSUP;
    250a:	f06f 0485 	mvn.w	r4, #133	; 0x85
    250e:	e7d7      	b.n	24c0 <i2c_nrfx_twi_transfer+0x9c>
				ret = -EBUSY;
    2510:	f06f 040f 	mvn.w	r4, #15
    2514:	e7d4      	b.n	24c0 <i2c_nrfx_twi_transfer+0x9c>
    2516:	bf00      	nop
    2518:	0bad0000 	.word	0x0bad0000
    251c:	0bad000b 	.word	0x0bad000b

00002520 <uarte_nrfx_tx>:
}

static int uarte_nrfx_tx(const struct device *dev, const uint8_t *buf,
			 size_t len,
			 int32_t timeout)
{
    2520:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2524:	461c      	mov	r4, r3
	return config->uarte_regs;
    2526:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    2528:	6907      	ldr	r7, [r0, #16]
{
    252a:	460e      	mov	r6, r1
    252c:	4605      	mov	r5, r0
	return config->uarte_regs;
    252e:	6819      	ldr	r1, [r3, #0]
    2530:	f04f 0320 	mov.w	r3, #32
    2534:	f3ef 8811 	mrs	r8, BASEPRI
    2538:	f383 8812 	msr	BASEPRI_MAX, r3
    253c:	f3bf 8f6f 	isb	sy
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	int key = irq_lock();

	if (data->async->tx_size) {
    2540:	68f8      	ldr	r0, [r7, #12]
    2542:	68c3      	ldr	r3, [r0, #12]
    2544:	b143      	cbz	r3, 2558 <uarte_nrfx_tx+0x38>
	__asm__ volatile(
    2546:	f388 8811 	msr	BASEPRI, r8
    254a:	f3bf 8f6f 	isb	sy
		irq_unlock(key);
		return -EBUSY;
    254e:	f06f 000f 	mvn.w	r0, #15
	    && timeout != SYS_FOREVER_US) {
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
			      K_NO_WAIT);
	}
	return 0;
}
    2552:	b002      	add	sp, #8
    2554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    p_reg->SHORTS &= ~(mask);
}

NRF_STATIC_INLINE void nrf_uarte_int_enable(NRF_UARTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
    2558:	f44f 0c80 	mov.w	ip, #4194304	; 0x400000
	data->async->tx_size = len;
    255c:	60c2      	str	r2, [r0, #12]
	data->async->tx_buf = buf;
    255e:	6086      	str	r6, [r0, #8]
    2560:	f8c1 c304 	str.w	ip, [r1, #772]	; 0x304

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    2564:	f006 4160 	and.w	r1, r6, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
    2568:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    256c:	d110      	bne.n	2590 <uarte_nrfx_tx+0x70>
		data->async->xfer_len = len;
    256e:	e9c0 6204 	strd	r6, r2, [r0, #16]
	start_tx_locked(dev, data);
    2572:	4639      	mov	r1, r7
    2574:	4628      	mov	r0, r5
    2576:	f003 fcbe 	bl	5ef6 <start_tx_locked>
    257a:	f388 8811 	msr	BASEPRI, r8
    257e:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
    2582:	7afb      	ldrb	r3, [r7, #11]
    2584:	2b01      	cmp	r3, #1
    2586:	d101      	bne.n	258c <uarte_nrfx_tx+0x6c>
	    && timeout != SYS_FOREVER_US) {
    2588:	1c63      	adds	r3, r4, #1
    258a:	d105      	bne.n	2598 <uarte_nrfx_tx+0x78>
	return 0;
    258c:	2000      	movs	r0, #0
    258e:	e7e0      	b.n	2552 <uarte_nrfx_tx+0x32>
		data->async->tx_cache_offset = 0;
    2590:	6203      	str	r3, [r0, #32]
		(void)setup_tx_cache(data);
    2592:	f003 fc65 	bl	5e60 <setup_tx_cache.isra.0>
    2596:	e7ec      	b.n	2572 <uarte_nrfx_tx+0x52>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    2598:	480b      	ldr	r0, [pc, #44]	; (25c8 <uarte_nrfx_tx+0xa8>)
    259a:	4a0c      	ldr	r2, [pc, #48]	; (25cc <uarte_nrfx_tx+0xac>)
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
    259c:	68fd      	ldr	r5, [r7, #12]
    259e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
    25a2:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    25a6:	2100      	movs	r1, #0
    25a8:	2300      	movs	r3, #0
    25aa:	fbc4 0106 	smlal	r0, r1, r4, r6
    25ae:	f7fd fda7 	bl	100 <__aeabi_uldivmod>
    25b2:	3528      	adds	r5, #40	; 0x28
    25b4:	4602      	mov	r2, r0
    25b6:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
    25b8:	2000      	movs	r0, #0
    25ba:	2100      	movs	r1, #0
    25bc:	e9cd 0100 	strd	r0, r1, [sp]
    25c0:	4628      	mov	r0, r5
    25c2:	f002 fe17 	bl	51f4 <z_impl_k_timer_start>
    25c6:	e7e1      	b.n	258c <uarte_nrfx_tx+0x6c>
    25c8:	000f423f 	.word	0x000f423f
    25cc:	000f4240 	.word	0x000f4240

000025d0 <uarte_nrfx_configure>:
{
    25d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (cfg->stop_bits) {
    25d2:	794b      	ldrb	r3, [r1, #5]
    25d4:	2b01      	cmp	r3, #1
    25d6:	d026      	beq.n	2626 <uarte_nrfx_configure+0x56>
    25d8:	2b03      	cmp	r3, #3
    25da:	d121      	bne.n	2620 <uarte_nrfx_configure+0x50>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    25dc:	2610      	movs	r6, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    25de:	798b      	ldrb	r3, [r1, #6]
    25e0:	2b03      	cmp	r3, #3
    25e2:	d11d      	bne.n	2620 <uarte_nrfx_configure+0x50>
	switch (cfg->flow_ctrl) {
    25e4:	79cc      	ldrb	r4, [r1, #7]
    25e6:	b10c      	cbz	r4, 25ec <uarte_nrfx_configure+0x1c>
    25e8:	2c01      	cmp	r4, #1
    25ea:	d119      	bne.n	2620 <uarte_nrfx_configure+0x50>
	switch (cfg->parity) {
    25ec:	790a      	ldrb	r2, [r1, #4]
    25ee:	b112      	cbz	r2, 25f6 <uarte_nrfx_configure+0x26>
    25f0:	2a02      	cmp	r2, #2
    25f2:	d115      	bne.n	2620 <uarte_nrfx_configure+0x50>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    25f4:	220e      	movs	r2, #14
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    25f6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    25f8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    25fa:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    25fe:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2600:	d065      	beq.n	26ce <uarte_nrfx_configure+0xfe>
    2602:	d82d      	bhi.n	2660 <uarte_nrfx_configure+0x90>
    2604:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2608:	d064      	beq.n	26d4 <uarte_nrfx_configure+0x104>
    260a:	d816      	bhi.n	263a <uarte_nrfx_configure+0x6a>
    260c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2610:	d062      	beq.n	26d8 <uarte_nrfx_configure+0x108>
    2612:	d80a      	bhi.n	262a <uarte_nrfx_configure+0x5a>
    2614:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2618:	d061      	beq.n	26de <uarte_nrfx_configure+0x10e>
    261a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    261e:	d061      	beq.n	26e4 <uarte_nrfx_configure+0x114>
		return -ENOTSUP;
    2620:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2624:	e052      	b.n	26cc <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2626:	2600      	movs	r6, #0
    2628:	e7d9      	b.n	25de <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    262a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    262e:	d05c      	beq.n	26ea <uarte_nrfx_configure+0x11a>
    2630:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2634:	d1f4      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2636:	4b37      	ldr	r3, [pc, #220]	; (2714 <uarte_nrfx_configure+0x144>)
    2638:	e03c      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    263a:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    263e:	d057      	beq.n	26f0 <uarte_nrfx_configure+0x120>
    2640:	d807      	bhi.n	2652 <uarte_nrfx_configure+0x82>
    2642:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2646:	d055      	beq.n	26f4 <uarte_nrfx_configure+0x124>
    2648:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    264c:	d1e8      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    264e:	4b32      	ldr	r3, [pc, #200]	; (2718 <uarte_nrfx_configure+0x148>)
    2650:	e030      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2652:	f647 2712 	movw	r7, #31250	; 0x7a12
    2656:	42bb      	cmp	r3, r7
    2658:	d1e2      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    265a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    265e:	e029      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2660:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2664:	d048      	beq.n	26f8 <uarte_nrfx_configure+0x128>
    2666:	d813      	bhi.n	2690 <uarte_nrfx_configure+0xc0>
    2668:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    266c:	d047      	beq.n	26fe <uarte_nrfx_configure+0x12e>
    266e:	d809      	bhi.n	2684 <uarte_nrfx_configure+0xb4>
    2670:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2674:	42bb      	cmp	r3, r7
    2676:	d044      	beq.n	2702 <uarte_nrfx_configure+0x132>
    2678:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    267c:	d1d0      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    267e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2682:	e017      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2684:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2688:	d1ca      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    268a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    268e:	e011      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2690:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2694:	d038      	beq.n	2708 <uarte_nrfx_configure+0x138>
    2696:	d808      	bhi.n	26aa <uarte_nrfx_configure+0xda>
    2698:	4f20      	ldr	r7, [pc, #128]	; (271c <uarte_nrfx_configure+0x14c>)
    269a:	42bb      	cmp	r3, r7
    269c:	d037      	beq.n	270e <uarte_nrfx_configure+0x13e>
    269e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    26a2:	d1bd      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    26a4:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    26a8:	e004      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    26aa:	4f1d      	ldr	r7, [pc, #116]	; (2720 <uarte_nrfx_configure+0x150>)
    26ac:	42bb      	cmp	r3, r7
    26ae:	d1b7      	bne.n	2620 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    26b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    26b4:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    26b6:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
	data->uart_config = *cfg;
    26ba:	1d03      	adds	r3, r0, #4
    26bc:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    26be:	4334      	orrs	r4, r6
    26c0:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    26c2:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    26c6:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
    26ca:	2000      	movs	r0, #0
}
    26cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    26ce:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    26d2:	e7ef      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    26d4:	4b13      	ldr	r3, [pc, #76]	; (2724 <uarte_nrfx_configure+0x154>)
    26d6:	e7ed      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    26d8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    26dc:	e7ea      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    26de:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    26e2:	e7e7      	b.n	26b4 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    26e4:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    26e8:	e7e4      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    26ea:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    26ee:	e7e1      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    26f0:	4b0d      	ldr	r3, [pc, #52]	; (2728 <uarte_nrfx_configure+0x158>)
    26f2:	e7df      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    26f4:	4b0d      	ldr	r3, [pc, #52]	; (272c <uarte_nrfx_configure+0x15c>)
    26f6:	e7dd      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    26f8:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    26fc:	e7da      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    26fe:	4b0c      	ldr	r3, [pc, #48]	; (2730 <uarte_nrfx_configure+0x160>)
    2700:	e7d8      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2702:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2706:	e7d5      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2708:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    270c:	e7d2      	b.n	26b4 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    270e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2712:	e7cf      	b.n	26b4 <uarte_nrfx_configure+0xe4>
    2714:	0013b000 	.word	0x0013b000
    2718:	004ea000 	.word	0x004ea000
    271c:	0003d090 	.word	0x0003d090
    2720:	000f4240 	.word	0x000f4240
    2724:	00275000 	.word	0x00275000
    2728:	0075c000 	.word	0x0075c000
    272c:	003af000 	.word	0x003af000
    2730:	013a9000 	.word	0x013a9000

00002734 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    2734:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    2738:	f8d0 9004 	ldr.w	r9, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    273c:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    273e:	f8d9 4000 	ldr.w	r4, [r9]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    2742:	f8d9 800c 	ldr.w	r8, [r9, #12]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2746:	2100      	movs	r1, #0
    2748:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
static int uarte_instance_init(const struct device *dev,
    274c:	4607      	mov	r7, r0
	data->dev = dev;
    274e:	6030      	str	r0, [r6, #0]
	ret = pinctrl_lookup_state(config, id, &state);
    2750:	aa01      	add	r2, sp, #4
    2752:	4640      	mov	r0, r8
    2754:	f003 fcf5 	bl	6142 <pinctrl_lookup_state>
	if (ret < 0) {
    2758:	1e05      	subs	r5, r0, #0
    275a:	f2c0 8087 	blt.w	286c <uarte_instance_init.constprop.0+0x138>
	return pinctrl_apply_state_direct(config, state);
    275e:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    2760:	f8d8 2000 	ldr.w	r2, [r8]
    2764:	7919      	ldrb	r1, [r3, #4]
    2766:	6818      	ldr	r0, [r3, #0]
    2768:	f003 fd08 	bl	617c <pinctrl_configure_pins>
	if (err < 0) {
    276c:	1e05      	subs	r5, r0, #0
    276e:	db7d      	blt.n	286c <uarte_instance_init.constprop.0+0x138>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    2770:	1d31      	adds	r1, r6, #4
    2772:	4638      	mov	r0, r7
    2774:	f7ff ff2c 	bl	25d0 <uarte_nrfx_configure>
	if (err) {
    2778:	4605      	mov	r5, r0
    277a:	2800      	cmp	r0, #0
    277c:	d176      	bne.n	286c <uarte_instance_init.constprop.0+0x138>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    277e:	f8d9 3004 	ldr.w	r3, [r9, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    2782:	0799      	lsls	r1, r3, #30
    2784:	d51a      	bpl.n	27bc <uarte_instance_init.constprop.0+0x88>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2786:	f106 0016 	add.w	r0, r6, #22
    278a:	f001 fa6d 	bl	3c68 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    278e:	4b45      	ldr	r3, [pc, #276]	; (28a4 <uarte_instance_init.constprop.0+0x170>)
    2790:	4298      	cmp	r0, r3
    2792:	f040 8083 	bne.w	289c <uarte_instance_init.constprop.0+0x168>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2796:	7db0      	ldrb	r0, [r6, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2798:	00c3      	lsls	r3, r0, #3
    279a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    279e:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    27a2:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    27a6:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    27aa:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    27ae:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    27b2:	4a3d      	ldr	r2, [pc, #244]	; (28a8 <uarte_instance_init.constprop.0+0x174>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    27b4:	2301      	movs	r3, #1
    27b6:	4083      	lsls	r3, r0
    27b8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
		}
	}


#ifdef UARTE_ANY_ASYNC
	if (data->async) {
    27bc:	68f3      	ldr	r3, [r6, #12]
    27be:	2b00      	cmp	r3, #0
    27c0:	d058      	beq.n	2874 <uarte_instance_init.constprop.0+0x140>
	return config->uarte_regs;
    27c2:	687b      	ldr	r3, [r7, #4]
	struct uarte_nrfx_data *data = dev->data;
    27c4:	f8d7 8010 	ldr.w	r8, [r7, #16]
	return config->uarte_regs;
    27c8:	681b      	ldr	r3, [r3, #0]
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
    27ca:	f8d8 000c 	ldr.w	r0, [r8, #12]
    p_reg->INTENSET = mask;
    27ce:	4937      	ldr	r1, [pc, #220]	; (28ac <uarte_instance_init.constprop.0+0x178>)
    27d0:	2204      	movs	r2, #4
    27d2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    27d6:	2201      	movs	r2, #1
    27d8:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8
    27dc:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    27e0:	2108      	movs	r1, #8
    27e2:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    27e6:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    27ea:	b1a1      	cbz	r1, 2816 <uarte_instance_init.constprop.0+0xe2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    27ec:	605a      	str	r2, [r3, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    27ee:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    27f2:	b91a      	cbnz	r2, 27fc <uarte_instance_init.constprop.0+0xc8>
    27f4:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    27f8:	2a00      	cmp	r2, #0
    27fa:	d0f8      	beq.n	27ee <uarte_instance_init.constprop.0+0xba>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    27fc:	2200      	movs	r2, #0
    27fe:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
    2802:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
    2806:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    280a:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    280e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
    2812:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
    2816:	4926      	ldr	r1, [pc, #152]	; (28b0 <uarte_instance_init.constprop.0+0x17c>)
    2818:	2200      	movs	r2, #0
    281a:	3088      	adds	r0, #136	; 0x88
    281c:	f004 f847 	bl	68ae <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
    2820:	f8d8 300c 	ldr.w	r3, [r8, #12]
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
    2824:	f8d8 000c 	ldr.w	r0, [r8, #12]
	timer->user_data = user_data;
    2828:	f8c3 80bc 	str.w	r8, [r3, #188]	; 0xbc
    282c:	4921      	ldr	r1, [pc, #132]	; (28b4 <uarte_instance_init.constprop.0+0x180>)
    282e:	2200      	movs	r2, #0
    2830:	3028      	adds	r0, #40	; 0x28
    2832:	f004 f83c 	bl	68ae <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
    2836:	f8d8 300c 	ldr.w	r3, [r8, #12]
    283a:	f8c3 805c 	str.w	r8, [r3, #92]	; 0x5c
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    283e:	f8d9 3004 	ldr.w	r3, [r9, #4]
    2842:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    2844:	bf5c      	itt	pl
    2846:	f44f 7280 	movpl.w	r2, #256	; 0x100
    284a:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    284e:	06db      	lsls	r3, r3, #27
    2850:	bf44      	itt	mi
    2852:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2856:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    285a:	3614      	adds	r6, #20
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    285c:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    285e:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2862:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2866:	2301      	movs	r3, #1
    2868:	60a3      	str	r3, [r4, #8]
    286a:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    286c:	4628      	mov	r0, r5
    286e:	b003      	add	sp, #12
    2870:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2874:	2308      	movs	r3, #8
    2876:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    287a:	f899 3008 	ldrb.w	r3, [r9, #8]
    287e:	2b00      	cmp	r3, #0
    2880:	d1dd      	bne.n	283e <uarte_instance_init.constprop.0+0x10a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2882:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    2886:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    288a:	f106 0315 	add.w	r3, r6, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    288e:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2892:	2301      	movs	r3, #1
    2894:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2898:	6023      	str	r3, [r4, #0]
}
    289a:	e7d0      	b.n	283e <uarte_instance_init.constprop.0+0x10a>
		return -EIO;
    289c:	f06f 0504 	mvn.w	r5, #4
    28a0:	e7e4      	b.n	286c <uarte_instance_init.constprop.0+0x138>
    28a2:	bf00      	nop
    28a4:	0bad0000 	.word	0x0bad0000
    28a8:	4001f000 	.word	0x4001f000
    28ac:	000a0210 	.word	0x000a0210
    28b0:	00006075 	.word	0x00006075
    28b4:	00006139 	.word	0x00006139

000028b8 <uarte_nrfx_poll_out>:
{
    28b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    28ba:	6906      	ldr	r6, [r0, #16]
{
    28bc:	4605      	mov	r5, r0
    28be:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    28c0:	f003 feca 	bl	6658 <k_is_in_isr>
    28c4:	b9b0      	cbnz	r0, 28f4 <uarte_nrfx_poll_out+0x3c>
	return !z_sys_post_kernel;
    28c6:	4b28      	ldr	r3, [pc, #160]	; (2968 <uarte_nrfx_poll_out+0xb0>)
    28c8:	781b      	ldrb	r3, [r3, #0]
    28ca:	b19b      	cbz	r3, 28f4 <uarte_nrfx_poll_out+0x3c>
{
    28cc:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    28ce:	6868      	ldr	r0, [r5, #4]
    28d0:	f003 fb01 	bl	5ed6 <is_tx_ready.isra.0>
    28d4:	2800      	cmp	r0, #0
    28d6:	d134      	bne.n	2942 <uarte_nrfx_poll_out+0x8a>
    28d8:	2001      	movs	r0, #1
    28da:	f003 fcfe 	bl	62da <nrfx_busy_wait>
    28de:	3c01      	subs	r4, #1
    28e0:	d1f5      	bne.n	28ce <uarte_nrfx_poll_out+0x16>
	return z_impl_k_sleep(timeout);
    28e2:	2100      	movs	r1, #0
    28e4:	2021      	movs	r0, #33	; 0x21
    28e6:	f002 fa75 	bl	4dd4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    28ea:	e7ef      	b.n	28cc <uarte_nrfx_poll_out+0x14>
    28ec:	f384 8811 	msr	BASEPRI, r4
    28f0:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    28f4:	f04f 0320 	mov.w	r3, #32
    28f8:	f3ef 8411 	mrs	r4, BASEPRI
    28fc:	f383 8812 	msr	BASEPRI_MAX, r3
    2900:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2904:	6869      	ldr	r1, [r5, #4]
    2906:	4608      	mov	r0, r1
    2908:	f003 fae5 	bl	5ed6 <is_tx_ready.isra.0>
    290c:	2800      	cmp	r0, #0
    290e:	d0ed      	beq.n	28ec <uarte_nrfx_poll_out+0x34>
				if (data->async && data->async->tx_size &&
    2910:	68f3      	ldr	r3, [r6, #12]
    2912:	b153      	cbz	r3, 292a <uarte_nrfx_poll_out+0x72>
    2914:	68da      	ldr	r2, [r3, #12]
    2916:	b142      	cbz	r2, 292a <uarte_nrfx_poll_out+0x72>
					data->async->tx_amount < 0) {
    2918:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
				if (data->async && data->async->tx_size &&
    291c:	2a00      	cmp	r2, #0
    291e:	da04      	bge.n	292a <uarte_nrfx_poll_out+0x72>
	return config->uarte_regs;
    2920:	680a      	ldr	r2, [r1, #0]
    return p_reg->TXD.AMOUNT;
    2922:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
    2926:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	data->char_out = c;
    292a:	4631      	mov	r1, r6
	tx_start(dev, &data->char_out, 1);
    292c:	2201      	movs	r2, #1
	data->char_out = c;
    292e:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    2932:	4628      	mov	r0, r5
    2934:	f003 f986 	bl	5c44 <tx_start>
	__asm__ volatile(
    2938:	f384 8811 	msr	BASEPRI, r4
    293c:	f3bf 8f6f 	isb	sy
}
    2940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	__asm__ volatile(
    2942:	f04f 0320 	mov.w	r3, #32
    2946:	f3ef 8411 	mrs	r4, BASEPRI
    294a:	f383 8812 	msr	BASEPRI_MAX, r3
    294e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2952:	6868      	ldr	r0, [r5, #4]
    2954:	f003 fabf 	bl	5ed6 <is_tx_ready.isra.0>
    2958:	2800      	cmp	r0, #0
    295a:	d1e6      	bne.n	292a <uarte_nrfx_poll_out+0x72>
	__asm__ volatile(
    295c:	f384 8811 	msr	BASEPRI, r4
    2960:	f3bf 8f6f 	isb	sy
}
    2964:	e7bd      	b.n	28e2 <uarte_nrfx_poll_out+0x2a>
    2966:	bf00      	nop
    2968:	200011f6 	.word	0x200011f6

0000296c <uarte_nrfx_isr_async>:
	return config->uarte_regs;
    296c:	6843      	ldr	r3, [r0, #4]
{
    296e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
    2972:	681d      	ldr	r5, [r3, #0]
	struct uarte_nrfx_data *data = dev->data;
    2974:	6903      	ldr	r3, [r0, #16]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2976:	f8d5 1108 	ldr.w	r1, [r5, #264]	; 0x108
{
    297a:	b088      	sub	sp, #32
    297c:	4604      	mov	r4, r0
	if (!HW_RX_COUNTING_ENABLED(data)
    297e:	b169      	cbz	r1, 299c <uarte_nrfx_isr_async+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2980:	2200      	movs	r2, #0
    2982:	f8c5 2108 	str.w	r2, [r5, #264]	; 0x108
    2986:	f8d5 2108 	ldr.w	r2, [r5, #264]	; 0x108
		data->async->rx_cnt.cnt++;
    298a:	68da      	ldr	r2, [r3, #12]
    298c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
    2990:	3301      	adds	r3, #1
    2992:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
}
    2996:	b008      	add	sp, #32
    2998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    299c:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    29a0:	b313      	cbz	r3, 29e8 <uarte_nrfx_isr_async+0x7c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29a2:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
    29a6:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    29aa:	f8d5 6480 	ldr.w	r6, [r5, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    29ae:	f8c5 6480 	str.w	r6, [r5, #1152]	; 0x480
	struct uart_event evt = {
    29b2:	2214      	movs	r2, #20
    29b4:	a803      	add	r0, sp, #12
    29b6:	f003 f81d 	bl	59f4 <memset>
    29ba:	2306      	movs	r3, #6
    29bc:	f88d 300c 	strb.w	r3, [sp, #12]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    29c0:	07f3      	lsls	r3, r6, #31
    29c2:	f100 8102 	bmi.w	2bca <uarte_nrfx_isr_async+0x25e>
    29c6:	07b7      	lsls	r7, r6, #30
    29c8:	f100 8101 	bmi.w	2bce <uarte_nrfx_isr_async+0x262>
    29cc:	0770      	lsls	r0, r6, #29
    29ce:	f100 8100 	bmi.w	2bd2 <uarte_nrfx_isr_async+0x266>
    29d2:	f006 0608 	and.w	r6, r6, #8
	user_callback(dev, &evt);
    29d6:	4620      	mov	r0, r4
    29d8:	a903      	add	r1, sp, #12
	struct uart_event evt = {
    29da:	f88d 6010 	strb.w	r6, [sp, #16]
	user_callback(dev, &evt);
    29de:	f003 f957 	bl	5c90 <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
    29e2:	4620      	mov	r0, r4
    29e4:	f003 f9e7 	bl	5db6 <uarte_nrfx_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    29e8:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
    29ec:	b37b      	cbz	r3, 2a4e <uarte_nrfx_isr_async+0xe2>
    return p_reg->INTENSET & mask;
    29ee:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
    29f2:	06d9      	lsls	r1, r3, #27
    29f4:	d52b      	bpl.n	2a4e <uarte_nrfx_isr_async+0xe2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    29f6:	f04f 0800 	mov.w	r8, #0
	struct uarte_nrfx_data *data = dev->data;
    29fa:	6927      	ldr	r7, [r4, #16]
    29fc:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
    2a00:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	return config->uarte_regs;
    2a04:	6863      	ldr	r3, [r4, #4]
	data->async->is_in_irq = true;
    2a06:	68f8      	ldr	r0, [r7, #12]
	return config->uarte_regs;
    2a08:	681e      	ldr	r6, [r3, #0]
	data->async->is_in_irq = true;
    2a0a:	2301      	movs	r3, #1
    2a0c:	f880 30d5 	strb.w	r3, [r0, #213]	; 0xd5
	z_impl_k_timer_stop(timer);
    2a10:	3088      	adds	r0, #136	; 0x88
    2a12:	f003 ff58 	bl	68c6 <z_impl_k_timer_stop>
				data->async->rx_flush_cnt;
    2a16:	68fa      	ldr	r2, [r7, #12]
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
    2a18:	f8d6 153c 	ldr.w	r1, [r6, #1340]	; 0x53c
    2a1c:	f892 30d1 	ldrb.w	r3, [r2, #209]	; 0xd1
	int rx_len = rx_amount - data->async->rx_offset;
    2a20:	6e90      	ldr	r0, [r2, #104]	; 0x68
	data->async->rx_flush_cnt = 0;
    2a22:	f882 80d1 	strb.w	r8, [r2, #209]	; 0xd1
	int rx_len = rx_amount - data->async->rx_offset;
    2a26:	1a1b      	subs	r3, r3, r0
    2a28:	440b      	add	r3, r1
	data->async->rx_total_user_byte_cnt += rx_len;
    2a2a:	6f90      	ldr	r0, [r2, #120]	; 0x78
	if (rx_len < 0) {
    2a2c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
	data->async->rx_total_user_byte_cnt += rx_len;
    2a30:	4408      	add	r0, r1
	if (rx_len > 0) {
    2a32:	4543      	cmp	r3, r8
	data->async->rx_total_user_byte_cnt += rx_len;
    2a34:	6790      	str	r0, [r2, #120]	; 0x78
	if (rx_len > 0) {
    2a36:	dd02      	ble.n	2a3e <uarte_nrfx_isr_async+0xd2>
		notify_uart_rx_rdy(dev, rx_len);
    2a38:	4620      	mov	r0, r4
    2a3a:	f003 f930 	bl	5c9e <notify_uart_rx_rdy>
	if (!data->async->rx_enabled) {
    2a3e:	68f9      	ldr	r1, [r7, #12]
    2a40:	f891 30d2 	ldrb.w	r3, [r1, #210]	; 0xd2
    2a44:	2b00      	cmp	r3, #0
    2a46:	f040 80c6 	bne.w	2bd6 <uarte_nrfx_isr_async+0x26a>
		data->async->is_in_irq = false;
    2a4a:	f881 30d5 	strb.w	r3, [r1, #213]	; 0xd5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2a4e:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
    2a52:	b38b      	cbz	r3, 2ab8 <uarte_nrfx_isr_async+0x14c>
    2a54:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
    2a58:	bb76      	cbnz	r6, 2ab8 <uarte_nrfx_isr_async+0x14c>
	struct uart_event evt = {
    2a5a:	2214      	movs	r2, #20
	struct uarte_nrfx_data *data = dev->data;
    2a5c:	6927      	ldr	r7, [r4, #16]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2a5e:	f8c5 614c 	str.w	r6, [r5, #332]	; 0x14c
	struct uart_event evt = {
    2a62:	4631      	mov	r1, r6
    2a64:	a803      	add	r0, sp, #12
    2a66:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
    2a6a:	f002 ffc3 	bl	59f4 <memset>
    2a6e:	2303      	movs	r3, #3
	user_callback(dev, &evt);
    2a70:	a903      	add	r1, sp, #12
    2a72:	4620      	mov	r0, r4
	struct uart_event evt = {
    2a74:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
    2a78:	f003 f90a 	bl	5c90 <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
    2a7c:	68ff      	ldr	r7, [r7, #12]
    2a7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    2a80:	1c5a      	adds	r2, r3, #1
    2a82:	d019      	beq.n	2ab8 <uarte_nrfx_isr_async+0x14c>
			      K_USEC(data->async->rx_timeout_slab),
    2a84:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
    2a88:	498b      	ldr	r1, [pc, #556]	; (2cb8 <uarte_nrfx_isr_async+0x34c>)
		data->async->rx_timeout_left = data->async->rx_timeout;
    2a8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			      K_USEC(data->async->rx_timeout_slab),
    2a8e:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
    2a92:	468e      	mov	lr, r1
    2a94:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2a98:	4631      	mov	r1, r6
    2a9a:	fbcc e100 	smlal	lr, r1, ip, r0
    2a9e:	4a87      	ldr	r2, [pc, #540]	; (2cbc <uarte_nrfx_isr_async+0x350>)
    2aa0:	2300      	movs	r3, #0
    2aa2:	4670      	mov	r0, lr
    2aa4:	f7fd fb2c 	bl	100 <__aeabi_uldivmod>
    2aa8:	4602      	mov	r2, r0
    2aaa:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
    2aac:	e9cd 0100 	strd	r0, r1, [sp]
    2ab0:	f107 0088 	add.w	r0, r7, #136	; 0x88
    2ab4:	f002 fb9e 	bl	51f4 <z_impl_k_timer_start>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2ab8:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    2abc:	b333      	cbz	r3, 2b0c <uarte_nrfx_isr_async+0x1a0>
    2abe:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
    2ac2:	bb1e      	cbnz	r6, 2b0c <uarte_nrfx_isr_async+0x1a0>
	struct uarte_nrfx_data *data = dev->data;
    2ac4:	6927      	ldr	r7, [r4, #16]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2ac6:	f8c5 6144 	str.w	r6, [r5, #324]	; 0x144
	rx_buf_release(dev, &data->async->rx_buf);
    2aca:	68f9      	ldr	r1, [r7, #12]
    2acc:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	const struct uarte_nrfx_config *config = dev->config;
    2ad0:	f8d4 8004 	ldr.w	r8, [r4, #4]
	rx_buf_release(dev, &data->async->rx_buf);
    2ad4:	3160      	adds	r1, #96	; 0x60
    2ad6:	4620      	mov	r0, r4
    2ad8:	f003 f8fa 	bl	5cd0 <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
    2adc:	68f9      	ldr	r1, [r7, #12]
    2ade:	4620      	mov	r0, r4
    2ae0:	316c      	adds	r1, #108	; 0x6c
    2ae2:	f003 f8f5 	bl	5cd0 <rx_buf_release>
	if (data->async->rx_enabled) {
    2ae6:	68fb      	ldr	r3, [r7, #12]
    2ae8:	f893 20d2 	ldrb.w	r2, [r3, #210]	; 0xd2
    2aec:	2a00      	cmp	r2, #0
    2aee:	f000 809f 	beq.w	2c30 <uarte_nrfx_isr_async+0x2c4>
		data->async->rx_enabled = false;
    2af2:	f883 60d2 	strb.w	r6, [r3, #210]	; 0xd2
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2af6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2afa:	06d8      	lsls	r0, r3, #27
    2afc:	d503      	bpl.n	2b06 <uarte_nrfx_isr_async+0x19a>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
    2afe:	2102      	movs	r1, #2
    2b00:	4620      	mov	r0, r4
    2b02:	f003 f9c1 	bl	5e88 <async_uart_release>
	notify_rx_disable(dev);
    2b06:	4620      	mov	r0, r4
    2b08:	f003 f8fa 	bl	5d00 <notify_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2b0c:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
    2b10:	b1db      	cbz	r3, 2b4a <uarte_nrfx_isr_async+0x1de>
    return p_reg->INTENSET & mask;
    2b12:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
    2b16:	05d9      	lsls	r1, r3, #23
    2b18:	d517      	bpl.n	2b4a <uarte_nrfx_isr_async+0x1de>
	return config->uarte_regs;
    2b1a:	6863      	ldr	r3, [r4, #4]
    2b1c:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    2b1e:	f04f 0120 	mov.w	r1, #32
    2b22:	f3ef 8211 	mrs	r2, BASEPRI
    2b26:	f381 8812 	msr	BASEPRI_MAX, r1
    2b2a:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2b2e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    2b32:	b131      	cbz	r1, 2b42 <uarte_nrfx_isr_async+0x1d6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2b34:	2100      	movs	r1, #0
    2b36:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    2b3a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b3e:	2101      	movs	r1, #1
    2b40:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    2b42:	f382 8811 	msr	BASEPRI, r2
    2b46:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2b4a:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
    2b4e:	2b00      	cmp	r3, #0
    2b50:	f43f af21 	beq.w	2996 <uarte_nrfx_isr_async+0x2a>
    return p_reg->INTENSET & mask;
    2b54:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
    2b58:	025a      	lsls	r2, r3, #9
    2b5a:	f57f af1c 	bpl.w	2996 <uarte_nrfx_isr_async+0x2a>
	const struct uarte_nrfx_config *config = dev->config;
    2b5e:	6863      	ldr	r3, [r4, #4]
	struct uarte_nrfx_data *data = dev->data;
    2b60:	6925      	ldr	r5, [r4, #16]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2b62:	e9d3 7300 	ldrd	r7, r3, [r3]
    2b66:	06db      	lsls	r3, r3, #27
    2b68:	d467      	bmi.n	2c3a <uarte_nrfx_isr_async+0x2ce>
	if (!data->async->tx_buf) {
    2b6a:	68eb      	ldr	r3, [r5, #12]
    2b6c:	689b      	ldr	r3, [r3, #8]
    2b6e:	2b00      	cmp	r3, #0
    2b70:	f43f af11 	beq.w	2996 <uarte_nrfx_isr_async+0x2a>
	__asm__ volatile(
    2b74:	f04f 0320 	mov.w	r3, #32
    2b78:	f3ef 8211 	mrs	r2, BASEPRI
    2b7c:	f383 8812 	msr	BASEPRI_MAX, r3
    2b80:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
    2b84:	68eb      	ldr	r3, [r5, #12]
    2b86:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
    2b8a:	2900      	cmp	r1, #0
    2b8c:	bfac      	ite	ge
    2b8e:	f8d3 60c4 	ldrge.w	r6, [r3, #196]	; 0xc4
    return p_reg->TXD.AMOUNT;
    2b92:	f8d7 654c 	ldrlt.w	r6, [r7, #1356]	; 0x54c
	__asm__ volatile(
    2b96:	f382 8811 	msr	BASEPRI, r2
    2b9a:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
    2b9e:	68e8      	ldr	r0, [r5, #12]
    2ba0:	f890 30d4 	ldrb.w	r3, [r0, #212]	; 0xd4
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	d055      	beq.n	2c54 <uarte_nrfx_isr_async+0x2e8>
	__asm__ volatile(
    2ba8:	f04f 0320 	mov.w	r3, #32
    2bac:	f3ef 8611 	mrs	r6, BASEPRI
    2bb0:	f383 8812 	msr	BASEPRI_MAX, r3
    2bb4:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
    2bb8:	4629      	mov	r1, r5
    2bba:	4620      	mov	r0, r4
    2bbc:	f003 f99b 	bl	5ef6 <start_tx_locked>
	__asm__ volatile(
    2bc0:	f386 8811 	msr	BASEPRI, r6
    2bc4:	f3bf 8f6f 	isb	sy
				return;
    2bc8:	e6e5      	b.n	2996 <uarte_nrfx_isr_async+0x2a>
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    2bca:	2601      	movs	r6, #1
    2bcc:	e703      	b.n	29d6 <uarte_nrfx_isr_async+0x6a>
    2bce:	2602      	movs	r6, #2
    2bd0:	e701      	b.n	29d6 <uarte_nrfx_isr_async+0x6a>
    2bd2:	2604      	movs	r6, #4
    2bd4:	e6ff      	b.n	29d6 <uarte_nrfx_isr_async+0x6a>
	rx_buf_release(dev, &data->async->rx_buf);
    2bd6:	3160      	adds	r1, #96	; 0x60
    2bd8:	4620      	mov	r0, r4
    2bda:	f003 f879 	bl	5cd0 <rx_buf_release>
	__asm__ volatile(
    2bde:	f04f 0320 	mov.w	r3, #32
    2be2:	f3ef 8111 	mrs	r1, BASEPRI
    2be6:	f383 8812 	msr	BASEPRI_MAX, r3
    2bea:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
    2bee:	68fb      	ldr	r3, [r7, #12]
    2bf0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    2bf2:	b1d2      	cbz	r2, 2c2a <uarte_nrfx_isr_async+0x2be>
		data->async->rx_buf = data->async->rx_next_buf;
    2bf4:	661a      	str	r2, [r3, #96]	; 0x60
		data->async->rx_buf_len = data->async->rx_next_buf_len;
    2bf6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    2bf8:	665a      	str	r2, [r3, #100]	; 0x64
		data->async->rx_next_buf = NULL;
    2bfa:	2200      	movs	r2, #0
		data->async->rx_next_buf_len = 0;
    2bfc:	e9c3 221b 	strd	r2, r2, [r3, #108]	; 0x6c
		data->async->rx_offset = 0;
    2c00:	669a      	str	r2, [r3, #104]	; 0x68
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2c02:	f8d6 314c 	ldr.w	r3, [r6, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    2c06:	b90b      	cbnz	r3, 2c0c <uarte_nrfx_isr_async+0x2a0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c08:	2301      	movs	r3, #1
    2c0a:	6033      	str	r3, [r6, #0]
    p_reg->SHORTS &= ~(mask);
    2c0c:	f8d6 3200 	ldr.w	r3, [r6, #512]	; 0x200
    2c10:	f023 0320 	bic.w	r3, r3, #32
    2c14:	f8c6 3200 	str.w	r3, [r6, #512]	; 0x200
	__asm__ volatile(
    2c18:	f381 8811 	msr	BASEPRI, r1
    2c1c:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
    2c20:	68fb      	ldr	r3, [r7, #12]
    2c22:	2200      	movs	r2, #0
    2c24:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
    2c28:	e711      	b.n	2a4e <uarte_nrfx_isr_async+0xe2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c2a:	2301      	movs	r3, #1
    2c2c:	6073      	str	r3, [r6, #4]
}
    2c2e:	e7f3      	b.n	2c18 <uarte_nrfx_isr_async+0x2ac>
		(void)rx_flush(dev, NULL, 0);
    2c30:	6860      	ldr	r0, [r4, #4]
    2c32:	4611      	mov	r1, r2
    2c34:	f003 f8e0 	bl	5df8 <rx_flush.isra.0>
    2c38:	e75d      	b.n	2af6 <uarte_nrfx_isr_async+0x18a>
    p_reg->INTENCLR = mask;
    2c3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    2c3e:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
		async_uart_release(dev, UARTE_LOW_POWER_TX);
    2c42:	2101      	movs	r1, #1
    2c44:	4620      	mov	r0, r4
    2c46:	f003 f91f 	bl	5e88 <async_uart_release>
		if (!data->async->tx_size) {
    2c4a:	68eb      	ldr	r3, [r5, #12]
    2c4c:	68db      	ldr	r3, [r3, #12]
    2c4e:	2b00      	cmp	r3, #0
    2c50:	d18b      	bne.n	2b6a <uarte_nrfx_isr_async+0x1fe>
    2c52:	e6a0      	b.n	2996 <uarte_nrfx_isr_async+0x2a>
	if (data->async->tx_buf != data->async->xfer_buf) {
    2c54:	6882      	ldr	r2, [r0, #8]
    2c56:	6903      	ldr	r3, [r0, #16]
    2c58:	429a      	cmp	r2, r3
    2c5a:	d00b      	beq.n	2c74 <uarte_nrfx_isr_async+0x308>
		if (amount == data->async->xfer_len) {
    2c5c:	6942      	ldr	r2, [r0, #20]
			data->async->tx_cache_offset += amount;
    2c5e:	6a03      	ldr	r3, [r0, #32]
		if (amount == data->async->xfer_len) {
    2c60:	42b2      	cmp	r2, r6
			data->async->tx_cache_offset += amount;
    2c62:	4433      	add	r3, r6
		if (amount == data->async->xfer_len) {
    2c64:	d125      	bne.n	2cb2 <uarte_nrfx_isr_async+0x346>
			data->async->tx_cache_offset += amount;
    2c66:	6203      	str	r3, [r0, #32]
			if (setup_tx_cache(data)) {
    2c68:	f003 f8fa 	bl	5e60 <setup_tx_cache.isra.0>
    2c6c:	2800      	cmp	r0, #0
    2c6e:	d19b      	bne.n	2ba8 <uarte_nrfx_isr_async+0x23c>
			amount = data->async->tx_cache_offset;
    2c70:	68eb      	ldr	r3, [r5, #12]
    2c72:	6a1e      	ldr	r6, [r3, #32]
	k_timer_stop(&data->async->tx_timeout_timer);
    2c74:	68e8      	ldr	r0, [r5, #12]
    2c76:	3028      	adds	r0, #40	; 0x28
	z_impl_k_timer_stop(timer);
    2c78:	f003 fe25 	bl	68c6 <z_impl_k_timer_stop>
	struct uart_event evt = {
    2c7c:	2214      	movs	r2, #20
    2c7e:	2100      	movs	r1, #0
    2c80:	a803      	add	r0, sp, #12
    2c82:	f002 feb7 	bl	59f4 <memset>
		.data.tx.buf = data->async->tx_buf,
    2c86:	68eb      	ldr	r3, [r5, #12]
	struct uart_event evt = {
    2c88:	689a      	ldr	r2, [r3, #8]
    2c8a:	e9cd 2604 	strd	r2, r6, [sp, #16]
	if (amount == data->async->tx_size) {
    2c8e:	68da      	ldr	r2, [r3, #12]
    2c90:	4296      	cmp	r6, r2
		evt.type = UART_TX_ABORTED;
    2c92:	bf1c      	itt	ne
    2c94:	2201      	movne	r2, #1
    2c96:	f88d 200c 	strbne.w	r2, [sp, #12]
    2c9a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    2c9e:	f8c7 2308 	str.w	r2, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
    2ca2:	2200      	movs	r2, #0
    2ca4:	609a      	str	r2, [r3, #8]
	data->async->tx_size = 0;
    2ca6:	60da      	str	r2, [r3, #12]
	user_callback(dev, &evt);
    2ca8:	a903      	add	r1, sp, #12
    2caa:	4620      	mov	r0, r4
    2cac:	f002 fff0 	bl	5c90 <user_callback>
    2cb0:	e671      	b.n	2996 <uarte_nrfx_isr_async+0x2a>
			amount += data->async->tx_cache_offset;
    2cb2:	461e      	mov	r6, r3
    2cb4:	e7de      	b.n	2c74 <uarte_nrfx_isr_async+0x308>
    2cb6:	bf00      	nop
    2cb8:	000f423f 	.word	0x000f423f
    2cbc:	000f4240 	.word	0x000f4240

00002cc0 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2cc0:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2cc2:	2301      	movs	r3, #1
    2cc4:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2cc6:	4a0e      	ldr	r2, [pc, #56]	; (2d00 <compare_int_lock+0x40>)
    2cc8:	f3bf 8f5b 	dmb	ish
    2ccc:	43dc      	mvns	r4, r3
    2cce:	e852 1f00 	ldrex	r1, [r2]
    2cd2:	ea01 0504 	and.w	r5, r1, r4
    2cd6:	e842 5600 	strex	r6, r5, [r2]
    2cda:	2e00      	cmp	r6, #0
    2cdc:	d1f7      	bne.n	2cce <compare_int_lock+0xe>
    2cde:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2ce2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2ce6:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    2ce8:	4806      	ldr	r0, [pc, #24]	; (2d04 <compare_int_lock+0x44>)
    2cea:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    2cee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2cf2:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2cf6:	420b      	tst	r3, r1
}
    2cf8:	bf14      	ite	ne
    2cfa:	2001      	movne	r0, #1
    2cfc:	2000      	moveq	r0, #0
    2cfe:	bd70      	pop	{r4, r5, r6, pc}
    2d00:	20000acc 	.word	0x20000acc
    2d04:	40011000 	.word	0x40011000

00002d08 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2d08:	491b      	ldr	r1, [pc, #108]	; (2d78 <sys_clock_timeout_handler+0x70>)
{
    2d0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d0c:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    2d0e:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2d12:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    2d14:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2d18:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2d1c:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    2d1e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2d22:	d30f      	bcc.n	2d44 <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2d24:	f002 f9ac 	bl	5080 <sys_clock_announce>
    return p_reg->CC[ch];
    2d28:	00a3      	lsls	r3, r4, #2
    2d2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2d2e:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2d32:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    2d36:	4295      	cmp	r5, r2
    2d38:	d11d      	bne.n	2d76 <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
    2d3a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    2d3e:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
    2d42:	e012      	b.n	2d6a <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2d44:	4b0d      	ldr	r3, [pc, #52]	; (2d7c <sys_clock_timeout_handler+0x74>)
    2d46:	681b      	ldr	r3, [r3, #0]
    2d48:	0a1a      	lsrs	r2, r3, #8
    2d4a:	061b      	lsls	r3, r3, #24
    2d4c:	195e      	adds	r6, r3, r5
    2d4e:	4b0c      	ldr	r3, [pc, #48]	; (2d80 <sys_clock_timeout_handler+0x78>)
    2d50:	f142 0700 	adc.w	r7, r2, #0
    2d54:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2d58:	f002 f992 	bl	5080 <sys_clock_announce>
    return p_reg->CC[ch];
    2d5c:	4a09      	ldr	r2, [pc, #36]	; (2d84 <sys_clock_timeout_handler+0x7c>)
    2d5e:	f504 73a8 	add.w	r3, r4, #336	; 0x150
    2d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
    2d66:	429d      	cmp	r5, r3
    2d68:	d105      	bne.n	2d76 <sys_clock_timeout_handler+0x6e>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    2d6a:	4a06      	ldr	r2, [pc, #24]	; (2d84 <sys_clock_timeout_handler+0x7c>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2d6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2d70:	40a3      	lsls	r3, r4
    2d72:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    2d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d78:	200003c0 	.word	0x200003c0
    2d7c:	20000ad0 	.word	0x20000ad0
    2d80:	200003c8 	.word	0x200003c8
    2d84:	40011000 	.word	0x40011000

00002d88 <compare_int_unlock>:
	if (key) {
    2d88:	b311      	cbz	r1, 2dd0 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2d8a:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    2d8e:	2301      	movs	r3, #1
    2d90:	4a10      	ldr	r2, [pc, #64]	; (2dd4 <compare_int_unlock+0x4c>)
    2d92:	4083      	lsls	r3, r0
    2d94:	e852 cf00 	ldrex	ip, [r2]
    2d98:	ea4c 0c03 	orr.w	ip, ip, r3
    2d9c:	e842 c100 	strex	r1, ip, [r2]
    2da0:	2900      	cmp	r1, #0
    2da2:	d1f7      	bne.n	2d94 <compare_int_unlock+0xc>
    2da4:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    2da8:	4a0b      	ldr	r2, [pc, #44]	; (2dd8 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2daa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2dae:	4083      	lsls	r3, r0
    2db0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2db4:	4b09      	ldr	r3, [pc, #36]	; (2ddc <compare_int_unlock+0x54>)
    2db6:	f3bf 8f5b 	dmb	ish
    2dba:	681b      	ldr	r3, [r3, #0]
    2dbc:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2dc0:	40c3      	lsrs	r3, r0
    2dc2:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2dc4:	bf42      	ittt	mi
    2dc6:	4b06      	ldrmi	r3, [pc, #24]	; (2de0 <compare_int_unlock+0x58>)
    2dc8:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    2dcc:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    2dd0:	4770      	bx	lr
    2dd2:	bf00      	nop
    2dd4:	20000acc 	.word	0x20000acc
    2dd8:	40011000 	.word	0x40011000
    2ddc:	20000ac8 	.word	0x20000ac8
    2de0:	e000e100 	.word	0xe000e100

00002de4 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    2de4:	4b0d      	ldr	r3, [pc, #52]	; (2e1c <z_nrf_rtc_timer_read+0x38>)
    2de6:	6818      	ldr	r0, [r3, #0]
    2de8:	0a01      	lsrs	r1, r0, #8
    2dea:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2dec:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    2df0:	4b0b      	ldr	r3, [pc, #44]	; (2e20 <z_nrf_rtc_timer_read+0x3c>)
    2df2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    2df6:	1818      	adds	r0, r3, r0
    2df8:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2dfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2e00:	d20a      	bcs.n	2e18 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    2e02:	4b08      	ldr	r3, [pc, #32]	; (2e24 <z_nrf_rtc_timer_read+0x40>)
    2e04:	e9d3 2300 	ldrd	r2, r3, [r3]
    2e08:	4290      	cmp	r0, r2
    2e0a:	eb71 0303 	sbcs.w	r3, r1, r3
    2e0e:	d203      	bcs.n	2e18 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    2e10:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    2e14:	f141 0100 	adc.w	r1, r1, #0
}
    2e18:	4770      	bx	lr
    2e1a:	bf00      	nop
    2e1c:	20000ad0 	.word	0x20000ad0
    2e20:	40011000 	.word	0x40011000
    2e24:	200003c8 	.word	0x200003c8

00002e28 <compare_set>:
{
    2e28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e2c:	4614      	mov	r4, r2
    2e2e:	461d      	mov	r5, r3
    2e30:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
    2e32:	f7ff ff45 	bl	2cc0 <compare_int_lock>
    2e36:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2e38:	f7ff ffd4 	bl	2de4 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2e3c:	42a0      	cmp	r0, r4
    2e3e:	eb71 0305 	sbcs.w	r3, r1, r5
    2e42:	d27a      	bcs.n	2f3a <compare_set+0x112>
		if (target_time - curr_time > COUNTER_SPAN) {
    2e44:	4b46      	ldr	r3, [pc, #280]	; (2f60 <compare_set+0x138>)
    2e46:	1a20      	subs	r0, r4, r0
    2e48:	eb65 0101 	sbc.w	r1, r5, r1
    2e4c:	4298      	cmp	r0, r3
    2e4e:	f171 0100 	sbcs.w	r1, r1, #0
    2e52:	f080 8081 	bcs.w	2f58 <compare_set+0x130>
		if (target_time != cc_data[chan].target_time) {
    2e56:	4b43      	ldr	r3, [pc, #268]	; (2f64 <compare_set+0x13c>)
    2e58:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    2e5c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2e60:	429d      	cmp	r5, r3
    2e62:	bf08      	it	eq
    2e64:	4294      	cmpeq	r4, r2
    2e66:	d053      	beq.n	2f10 <compare_set+0xe8>
    2e68:	ea4f 0a87 	mov.w	sl, r7, lsl #2
    2e6c:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2e70:	f107 0950 	add.w	r9, r7, #80	; 0x50
    2e74:	f50a 3a88 	add.w	sl, sl, #69632	; 0x11000
    2e78:	ea4f 0989 	mov.w	r9, r9, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2e7c:	fa1f f989 	uxth.w	r9, r9
	return absolute_time & COUNTER_MAX;
    2e80:	f024 487f 	bic.w	r8, r4, #4278190080	; 0xff000000
    2e84:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2e88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    return p_reg->CC[ch];
    2e8c:	f8da 0540 	ldr.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    2e90:	4a35      	ldr	r2, [pc, #212]	; (2f68 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2e92:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    2e96:	40bb      	lsls	r3, r7
	uint32_t cc_val = abs_val & COUNTER_MAX;
    2e98:	4646      	mov	r6, r8
     return p_reg->COUNTER;
    2e9a:	f8d2 b504 	ldr.w	fp, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    2e9e:	eba0 000b 	sub.w	r0, r0, fp
    2ea2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2ea6:	f02b 417f 	bic.w	r1, fp, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    2eaa:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    2eac:	f8ca 1540 	str.w	r1, [sl, #1344]	; 0x540
    2eb0:	d105      	bne.n	2ebe <compare_set+0x96>
    2eb2:	9301      	str	r3, [sp, #4]
	z_impl_k_busy_wait(usec_to_wait);
    2eb4:	2013      	movs	r0, #19
    2eb6:	f003 fcf6 	bl	68a6 <z_impl_k_busy_wait>
    2eba:	4a2b      	ldr	r2, [pc, #172]	; (2f68 <compare_set+0x140>)
    2ebc:	9b01      	ldr	r3, [sp, #4]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    2ebe:	f10b 0c02 	add.w	ip, fp, #2
	return (a - b) & COUNTER_MAX;
    2ec2:	eba6 000c 	sub.w	r0, r6, ip
    2ec6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    2eca:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2ece:	bf88      	it	hi
    2ed0:	4666      	movhi	r6, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2ed2:	2000      	movs	r0, #0
    2ed4:	f8c9 0000 	str.w	r0, [r9]
    2ed8:	f8d9 0000 	ldr.w	r0, [r9]
    p_reg->EVTENSET = mask;
    2edc:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2ee0:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    2ee4:	f8ca 0540 	str.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    2ee8:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	} while ((now2 != now) &&
    2eec:	4583      	cmp	fp, r0
    2eee:	d006      	beq.n	2efe <compare_set+0xd6>
	return (a - b) & COUNTER_MAX;
    2ef0:	1a30      	subs	r0, r6, r0
    2ef2:	3802      	subs	r0, #2
    2ef4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    2ef8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2efc:	d81b      	bhi.n	2f36 <compare_set+0x10e>
	return (a - b) & COUNTER_MAX;
    2efe:	eba6 0608 	sub.w	r6, r6, r8
    2f02:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    2f06:	1936      	adds	r6, r6, r4
    2f08:	f145 0300 	adc.w	r3, r5, #0
    2f0c:	4634      	mov	r4, r6
    2f0e:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
    2f10:	4914      	ldr	r1, [pc, #80]	; (2f64 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    2f12:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    2f14:	013b      	lsls	r3, r7, #4
    2f16:	eb01 1207 	add.w	r2, r1, r7, lsl #4
	cc_data[chan].callback = handler;
    2f1a:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    2f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2f1e:	6053      	str	r3, [r2, #4]
	cc_data[chan].target_time = target_time;
    2f20:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
    2f24:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    2f26:	4638      	mov	r0, r7
    2f28:	9900      	ldr	r1, [sp, #0]
    2f2a:	f7ff ff2d 	bl	2d88 <compare_int_unlock>
}
    2f2e:	4620      	mov	r0, r4
    2f30:	b003      	add	sp, #12
    2f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2f36:	4630      	mov	r0, r6
    2f38:	e7af      	b.n	2e9a <compare_set+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    2f3a:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2f3c:	4a0b      	ldr	r2, [pc, #44]	; (2f6c <compare_set+0x144>)
    2f3e:	f3bf 8f5b 	dmb	ish
    2f42:	40bb      	lsls	r3, r7
    2f44:	e852 0f00 	ldrex	r0, [r2]
    2f48:	4318      	orrs	r0, r3
    2f4a:	e842 0100 	strex	r1, r0, [r2]
    2f4e:	2900      	cmp	r1, #0
    2f50:	d1f8      	bne.n	2f44 <compare_set+0x11c>
    2f52:	f3bf 8f5b 	dmb	ish
    2f56:	e7db      	b.n	2f10 <compare_set+0xe8>
			return -EINVAL;
    2f58:	f06f 0415 	mvn.w	r4, #21
    2f5c:	e7e3      	b.n	2f26 <compare_set+0xfe>
    2f5e:	bf00      	nop
    2f60:	01000001 	.word	0x01000001
    2f64:	200003b0 	.word	0x200003b0
    2f68:	40011000 	.word	0x40011000
    2f6c:	20000ac8 	.word	0x20000ac8

00002f70 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2f70:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2f72:	4b19      	ldr	r3, [pc, #100]	; (2fd8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    2f74:	4d19      	ldr	r5, [pc, #100]	; (2fdc <sys_clock_driver_init+0x6c>)
    2f76:	2400      	movs	r4, #0
    2f78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2f7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2f80:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    2f84:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    2f88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2f8c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2f90:	4b13      	ldr	r3, [pc, #76]	; (2fe0 <sys_clock_driver_init+0x70>)
    2f92:	2602      	movs	r6, #2
    2f94:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2f98:	2101      	movs	r1, #1
    2f9a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    2f9e:	2011      	movs	r0, #17
    2fa0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2fa4:	4622      	mov	r2, r4
    2fa6:	f7fe fb59 	bl	165c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2faa:	2011      	movs	r0, #17
    2fac:	f7fe fb3a 	bl	1624 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2fb0:	4a0c      	ldr	r2, [pc, #48]	; (2fe4 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2fb2:	2301      	movs	r3, #1
    2fb4:	60ab      	str	r3, [r5, #8]
    2fb6:	602b      	str	r3, [r5, #0]
    2fb8:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    2fba:	4b0b      	ldr	r3, [pc, #44]	; (2fe8 <sys_clock_driver_init+0x78>)
    2fbc:	4a0b      	ldr	r2, [pc, #44]	; (2fec <sys_clock_driver_init+0x7c>)
    2fbe:	9300      	str	r3, [sp, #0]
    2fc0:	9401      	str	r4, [sp, #4]
    2fc2:	2300      	movs	r3, #0
    2fc4:	4620      	mov	r0, r4
    2fc6:	f7ff ff2f 	bl	2e28 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    2fca:	4630      	mov	r0, r6
    2fcc:	f7fe ffda 	bl	1f84 <z_nrf_clock_control_lf_on>

	return 0;
}
    2fd0:	4620      	mov	r0, r4
    2fd2:	b002      	add	sp, #8
    2fd4:	bd70      	pop	{r4, r5, r6, pc}
    2fd6:	bf00      	nop
    2fd8:	200003b0 	.word	0x200003b0
    2fdc:	40011000 	.word	0x40011000
    2fe0:	e000e100 	.word	0xe000e100
    2fe4:	20000acc 	.word	0x20000acc
    2fe8:	00002d09 	.word	0x00002d09
    2fec:	007fffff 	.word	0x007fffff

00002ff0 <rtc_nrf_isr>:
{
    2ff0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    2ff4:	4c33      	ldr	r4, [pc, #204]	; (30c4 <rtc_nrf_isr+0xd4>)
    2ff6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    2ffa:	079a      	lsls	r2, r3, #30
    2ffc:	d50b      	bpl.n	3016 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2ffe:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3002:	b143      	cbz	r3, 3016 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    3004:	4a30      	ldr	r2, [pc, #192]	; (30c8 <rtc_nrf_isr+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3006:	2300      	movs	r3, #0
    3008:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    300c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3010:	6813      	ldr	r3, [r2, #0]
    3012:	3301      	adds	r3, #1
    3014:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3016:	f04f 0320 	mov.w	r3, #32
    301a:	f3ef 8211 	mrs	r2, BASEPRI
    301e:	f383 8812 	msr	BASEPRI_MAX, r3
    3022:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3026:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    302a:	03db      	lsls	r3, r3, #15
    302c:	d529      	bpl.n	3082 <rtc_nrf_isr+0x92>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    302e:	f3bf 8f5b 	dmb	ish
    3032:	4b26      	ldr	r3, [pc, #152]	; (30cc <rtc_nrf_isr+0xdc>)
    3034:	e853 1f00 	ldrex	r1, [r3]
    3038:	f021 0001 	bic.w	r0, r1, #1
    303c:	e843 0500 	strex	r5, r0, [r3]
    3040:	2d00      	cmp	r5, #0
    3042:	d1f7      	bne.n	3034 <rtc_nrf_isr+0x44>
    3044:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3048:	b911      	cbnz	r1, 3050 <rtc_nrf_isr+0x60>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    304a:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    304e:	b1c3      	cbz	r3, 3082 <rtc_nrf_isr+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3050:	2500      	movs	r5, #0
    3052:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    3056:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
	__asm__ volatile(
    305a:	f382 8811 	msr	BASEPRI, r2
    305e:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
    3062:	f7ff febf 	bl	2de4 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    3066:	f04f 0320 	mov.w	r3, #32
    306a:	f3ef 8211 	mrs	r2, BASEPRI
    306e:	f383 8812 	msr	BASEPRI_MAX, r3
    3072:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3076:	4b16      	ldr	r3, [pc, #88]	; (30d0 <rtc_nrf_isr+0xe0>)
    3078:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    307c:	42b0      	cmp	r0, r6
    307e:	41b9      	sbcs	r1, r7
    3080:	d206      	bcs.n	3090 <rtc_nrf_isr+0xa0>
	__asm__ volatile(
    3082:	f382 8811 	msr	BASEPRI, r2
    3086:	f3bf 8f6f 	isb	sy
}
    308a:	b003      	add	sp, #12
    308c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3090:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3094:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    3098:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    309c:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    30a0:	601d      	str	r5, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    30a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    30a6:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    30aa:	f382 8811 	msr	BASEPRI, r2
    30ae:	f3bf 8f6f 	isb	sy
		if (handler) {
    30b2:	2900      	cmp	r1, #0
    30b4:	d0e9      	beq.n	308a <rtc_nrf_isr+0x9a>
			handler(chan, expire_time, user_context);
    30b6:	9000      	str	r0, [sp, #0]
    30b8:	4632      	mov	r2, r6
    30ba:	463b      	mov	r3, r7
    30bc:	4628      	mov	r0, r5
    30be:	4788      	blx	r1
}
    30c0:	e7e3      	b.n	308a <rtc_nrf_isr+0x9a>
    30c2:	bf00      	nop
    30c4:	40011000 	.word	0x40011000
    30c8:	20000ad0 	.word	0x20000ad0
    30cc:	20000ac8 	.word	0x20000ac8
    30d0:	200003b0 	.word	0x200003b0

000030d4 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    30d4:	1c43      	adds	r3, r0, #1
{
    30d6:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    30d8:	d021      	beq.n	311e <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    30da:	2801      	cmp	r0, #1
    30dc:	dd21      	ble.n	3122 <sys_clock_set_timeout+0x4e>
    30de:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    30e2:	da20      	bge.n	3126 <sys_clock_set_timeout+0x52>
    30e4:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    30e6:	f7ff fe7d 	bl	2de4 <z_nrf_rtc_timer_read>
    30ea:	4b10      	ldr	r3, [pc, #64]	; (312c <sys_clock_set_timeout+0x58>)
    30ec:	e9d3 1300 	ldrd	r1, r3, [r3]
    30f0:	1a42      	subs	r2, r0, r1
		ticks = 0;
    30f2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
	if (cyc > MAX_CYCLES) {
    30f6:	480e      	ldr	r0, [pc, #56]	; (3130 <sys_clock_set_timeout+0x5c>)
		ticks = 0;
    30f8:	bf28      	it	cs
    30fa:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    30fc:	3201      	adds	r2, #1
    30fe:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
    3100:	4282      	cmp	r2, r0
    3102:	bf28      	it	cs
    3104:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
    3106:	1852      	adds	r2, r2, r1
    3108:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    310c:	4909      	ldr	r1, [pc, #36]	; (3134 <sys_clock_set_timeout+0x60>)
    310e:	9001      	str	r0, [sp, #4]
    3110:	9100      	str	r1, [sp, #0]
    3112:	f143 0300 	adc.w	r3, r3, #0
    3116:	f7ff fe87 	bl	2e28 <compare_set>
}
    311a:	b002      	add	sp, #8
    311c:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    311e:	4804      	ldr	r0, [pc, #16]	; (3130 <sys_clock_set_timeout+0x5c>)
    3120:	e7e0      	b.n	30e4 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3122:	2400      	movs	r4, #0
    3124:	e7df      	b.n	30e6 <sys_clock_set_timeout+0x12>
    3126:	4c02      	ldr	r4, [pc, #8]	; (3130 <sys_clock_set_timeout+0x5c>)
    3128:	e7dd      	b.n	30e6 <sys_clock_set_timeout+0x12>
    312a:	bf00      	nop
    312c:	200003c0 	.word	0x200003c0
    3130:	007fffff 	.word	0x007fffff
    3134:	00002d09 	.word	0x00002d09

00003138 <sys_clock_elapsed>:
{
    3138:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    313a:	f7ff fe53 	bl	2de4 <z_nrf_rtc_timer_read>
    313e:	4b02      	ldr	r3, [pc, #8]	; (3148 <sys_clock_elapsed+0x10>)
    3140:	681b      	ldr	r3, [r3, #0]
}
    3142:	1ac0      	subs	r0, r0, r3
    3144:	bd08      	pop	{r3, pc}
    3146:	bf00      	nop
    3148:	200003c0 	.word	0x200003c0

0000314c <nrf_gpio_pin_clear>:
    *p_pin = pin_number & 0x1F;
    314c:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3150:	0940      	lsrs	r0, r0, #5
        case 0: return NRF_P0;
    3152:	2801      	cmp	r0, #1
    3154:	4b04      	ldr	r3, [pc, #16]	; (3168 <nrf_gpio_pin_clear+0x1c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3156:	f04f 0201 	mov.w	r2, #1
        case 0: return NRF_P0;
    315a:	bf18      	it	ne
    315c:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3160:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    3162:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
    3166:	4770      	bx	lr
    3168:	50000300 	.word	0x50000300

0000316c <nrf_pin_configure>:
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    316c:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    3170:	2b00      	cmp	r3, #0
{
    3172:	b530      	push	{r4, r5, lr}
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    3174:	bf16      	itet	ne
    3176:	2100      	movne	r1, #0
    3178:	4614      	moveq	r4, r2
    317a:	2401      	movne	r4, #1
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    317c:	f3c0 1581 	ubfx	r5, r0, #6, #2
    *p_pin = pin_number & 0x1F;
    3180:	f000 021f 	and.w	r2, r0, #31
        case 0: return NRF_P0;
    3184:	f010 0f20 	tst.w	r0, #32
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    3188:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    318c:	ea40 0085 	orr.w	r0, r0, r5, lsl #2
        case 0: return NRF_P0;
    3190:	4b06      	ldr	r3, [pc, #24]	; (31ac <nrf_pin_configure+0x40>)
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3192:	ea40 0001 	orr.w	r0, r0, r1
        case 0: return NRF_P0;
    3196:	bf08      	it	eq
    3198:	f04f 43a0 	moveq.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    319c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    31a0:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    31a4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    31a8:	bd30      	pop	{r4, r5, pc}
    31aa:	bf00      	nop
    31ac:	50000300 	.word	0x50000300

000031b0 <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    31b0:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    31b4:	0940      	lsrs	r0, r0, #5
        case 0: return NRF_P0;
    31b6:	2801      	cmp	r0, #1
    31b8:	4b04      	ldr	r3, [pc, #16]	; (31cc <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    31ba:	f04f 0201 	mov.w	r2, #1
        case 0: return NRF_P0;
    31be:	bf18      	it	ne
    31c0:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    31c4:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    31c6:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    31ca:	4770      	bx	lr
    31cc:	50000300 	.word	0x50000300

000031d0 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    31d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    31d4:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    31d8:	2a08      	cmp	r2, #8
    31da:	d106      	bne.n	31ea <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    31dc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    31e0:	2b05      	cmp	r3, #5
    31e2:	d802      	bhi.n	31ea <nrf52_errata_103+0x1a>
    31e4:	4a02      	ldr	r2, [pc, #8]	; (31f0 <nrf52_errata_103+0x20>)
    31e6:	5cd0      	ldrb	r0, [r2, r3]
    31e8:	4770      	bx	lr
                        return false;
    31ea:	2000      	movs	r0, #0
}
    31ec:	4770      	bx	lr
    31ee:	bf00      	nop
    31f0:	000071be 	.word	0x000071be

000031f4 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    31f4:	4a02      	ldr	r2, [pc, #8]	; (3200 <nvmc_wait+0xc>)
    31f6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    31fa:	2b00      	cmp	r3, #0
    31fc:	d0fb      	beq.n	31f6 <nvmc_wait+0x2>
}
    31fe:	4770      	bx	lr
    3200:	4001e000 	.word	0x4001e000

00003204 <SystemInit>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3204:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    3208:	b510      	push	{r4, lr}
            if (var1 == 0x08)
    320a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    320e:	2a08      	cmp	r2, #8
    3210:	d14e      	bne.n	32b0 <SystemInit+0xac>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    3212:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3216:	2100      	movs	r1, #0
    3218:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    321c:	f8c2 1110 	str.w	r1, [r2, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    3220:	f8c2 1538 	str.w	r1, [r2, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    3224:	f502 4240 	add.w	r2, r2, #49152	; 0xc000
    3228:	f8d3 1404 	ldr.w	r1, [r3, #1028]	; 0x404
    322c:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    3230:	f8d3 1408 	ldr.w	r1, [r3, #1032]	; 0x408
    3234:	f8c2 1524 	str.w	r1, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    3238:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    323c:	f8c2 1528 	str.w	r1, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    3240:	f8d3 1410 	ldr.w	r1, [r3, #1040]	; 0x410
    3244:	f8c2 152c 	str.w	r1, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    3248:	f8d3 1414 	ldr.w	r1, [r3, #1044]	; 0x414
    324c:	f8c2 1530 	str.w	r1, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    3250:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    3254:	f8c2 1534 	str.w	r1, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    3258:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
    325c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    3260:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
    3264:	f8c2 1544 	str.w	r1, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    3268:	f8d3 1424 	ldr.w	r1, [r3, #1060]	; 0x424
    326c:	f8c2 1548 	str.w	r1, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    3270:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
    3274:	f8c2 154c 	str.w	r1, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    3278:	f8d3 142c 	ldr.w	r1, [r3, #1068]	; 0x42c
    327c:	f8c2 1550 	str.w	r1, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3280:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
    3284:	f8c2 1554 	str.w	r1, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    3288:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
    328c:	f8c2 1560 	str.w	r1, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    3290:	f8d3 1438 	ldr.w	r1, [r3, #1080]	; 0x438
    3294:	f8c2 1564 	str.w	r1, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    3298:	f8d3 143c 	ldr.w	r1, [r3, #1084]	; 0x43c
    329c:	f8c2 1568 	str.w	r1, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    32a0:	f8d3 1440 	ldr.w	r1, [r3, #1088]	; 0x440
    32a4:	f8c2 156c 	str.w	r1, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    32a8:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    32ac:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    32b0:	f7ff ff8e 	bl	31d0 <nrf52_errata_103>
    32b4:	b118      	cbz	r0, 32be <SystemInit+0xba>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    32b6:	4b3b      	ldr	r3, [pc, #236]	; (33a4 <SystemInit+0x1a0>)
    32b8:	4a3b      	ldr	r2, [pc, #236]	; (33a8 <SystemInit+0x1a4>)
    32ba:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    32be:	f7ff ff87 	bl	31d0 <nrf52_errata_103>
    32c2:	b118      	cbz	r0, 32cc <SystemInit+0xc8>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    32c4:	4b39      	ldr	r3, [pc, #228]	; (33ac <SystemInit+0x1a8>)
    32c6:	22fb      	movs	r2, #251	; 0xfb
    32c8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    32cc:	f7ff ff80 	bl	31d0 <nrf52_errata_103>
    32d0:	b170      	cbz	r0, 32f0 <SystemInit+0xec>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    32d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    32d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    32da:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    32de:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    32e2:	f022 020f 	bic.w	r2, r2, #15
    32e6:	f003 030f 	and.w	r3, r3, #15
    32ea:	4313      	orrs	r3, r2
    32ec:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    32f0:	f7ff ff6e 	bl	31d0 <nrf52_errata_103>
    32f4:	b120      	cbz	r0, 3300 <SystemInit+0xfc>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    32f6:	4b2e      	ldr	r3, [pc, #184]	; (33b0 <SystemInit+0x1ac>)
    32f8:	f44f 7200 	mov.w	r2, #512	; 0x200
    32fc:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3300:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    3304:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    3308:	2b08      	cmp	r3, #8
    330a:	d11a      	bne.n	3342 <SystemInit+0x13e>

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    330c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3310:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3314:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3316:	bf44      	itt	mi
    3318:	f06f 0201 	mvnmi.w	r2, #1
    331c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3320:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3324:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
            {
                switch(var2)
    3328:	2b05      	cmp	r3, #5
    332a:	d802      	bhi.n	3332 <SystemInit+0x12e>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    332c:	4a21      	ldr	r2, [pc, #132]	; (33b4 <SystemInit+0x1b0>)
    332e:	5cd3      	ldrb	r3, [r2, r3]
    3330:	b13b      	cbz	r3, 3342 <SystemInit+0x13e>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3332:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3336:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    333a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    333e:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3342:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3346:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    334a:	2a00      	cmp	r2, #0
    334c:	db03      	blt.n	3356 <SystemInit+0x152>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    334e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3352:	2b00      	cmp	r3, #0
    3354:	da22      	bge.n	339c <SystemInit+0x198>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3356:	4918      	ldr	r1, [pc, #96]	; (33b8 <SystemInit+0x1b4>)
    3358:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    335a:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    335e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3362:	2412      	movs	r4, #18
    nvmc_wait();
    3364:	f7ff ff46 	bl	31f4 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3368:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    336c:	f7ff ff42 	bl	31f4 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3370:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    3374:	f7ff ff3e 	bl	31f4 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3378:	2300      	movs	r3, #0
    337a:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    337e:	f7ff ff39 	bl	31f4 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    3382:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3386:	490d      	ldr	r1, [pc, #52]	; (33bc <SystemInit+0x1b8>)
    3388:	4b0d      	ldr	r3, [pc, #52]	; (33c0 <SystemInit+0x1bc>)
    338a:	68ca      	ldr	r2, [r1, #12]
    338c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3390:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3392:	60cb      	str	r3, [r1, #12]
    3394:	f3bf 8f4f 	dsb	sy
    __NOP();
    3398:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    339a:	e7fd      	b.n	3398 <SystemInit+0x194>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    339c:	4b09      	ldr	r3, [pc, #36]	; (33c4 <SystemInit+0x1c0>)
    339e:	4a0a      	ldr	r2, [pc, #40]	; (33c8 <SystemInit+0x1c4>)
    33a0:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    33a2:	bd10      	pop	{r4, pc}
    33a4:	40005000 	.word	0x40005000
    33a8:	00038148 	.word	0x00038148
    33ac:	4000f000 	.word	0x4000f000
    33b0:	40029000 	.word	0x40029000
    33b4:	000071b8 	.word	0x000071b8
    33b8:	4001e000 	.word	0x4001e000
    33bc:	e000ed00 	.word	0xe000ed00
    33c0:	05fa0004 	.word	0x05fa0004
    33c4:	20000094 	.word	0x20000094
    33c8:	03d09000 	.word	0x03d09000

000033cc <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    33cc:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    33ce:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    33d0:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    33d2:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    33d6:	fab2 f382 	clz	r3, r2
    33da:	f1c3 031f 	rsb	r3, r3, #31
    33de:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    33e0:	fa05 f403 	lsl.w	r4, r5, r3
    33e4:	ea22 0404 	bic.w	r4, r2, r4
    33e8:	e850 6f00 	ldrex	r6, [r0]
    33ec:	4296      	cmp	r6, r2
    33ee:	d104      	bne.n	33fa <nrfx_flag32_alloc+0x2e>
    33f0:	e840 4c00 	strex	ip, r4, [r0]
    33f4:	f1bc 0f00 	cmp.w	ip, #0
    33f8:	d1f6      	bne.n	33e8 <nrfx_flag32_alloc+0x1c>
    33fa:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    33fe:	d1e7      	bne.n	33d0 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    3400:	4801      	ldr	r0, [pc, #4]	; (3408 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    3402:	700b      	strb	r3, [r1, #0]
}
    3404:	bd70      	pop	{r4, r5, r6, pc}
    3406:	bf00      	nop
    3408:	0bad0000 	.word	0x0bad0000

0000340c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    340c:	6803      	ldr	r3, [r0, #0]
    340e:	40cb      	lsrs	r3, r1
    3410:	07db      	lsls	r3, r3, #31
{
    3412:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3414:	d414      	bmi.n	3440 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3416:	2301      	movs	r3, #1
    3418:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    341a:	6802      	ldr	r2, [r0, #0]
    341c:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3420:	ea43 0102 	orr.w	r1, r3, r2
    3424:	e850 4f00 	ldrex	r4, [r0]
    3428:	4294      	cmp	r4, r2
    342a:	d104      	bne.n	3436 <nrfx_flag32_free+0x2a>
    342c:	e840 1c00 	strex	ip, r1, [r0]
    3430:	f1bc 0f00 	cmp.w	ip, #0
    3434:	d1f6      	bne.n	3424 <nrfx_flag32_free+0x18>
    3436:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    343a:	d1ee      	bne.n	341a <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    343c:	4801      	ldr	r0, [pc, #4]	; (3444 <nrfx_flag32_free+0x38>)
}
    343e:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3440:	4801      	ldr	r0, [pc, #4]	; (3448 <nrfx_flag32_free+0x3c>)
    3442:	e7fc      	b.n	343e <nrfx_flag32_free+0x32>
    3444:	0bad0000 	.word	0x0bad0000
    3448:	0bad0004 	.word	0x0bad0004

0000344c <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    344c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    344e:	4604      	mov	r4, r0
    3450:	b118      	cbz	r0, 345a <clock_stop+0xe>
    3452:	2801      	cmp	r0, #1
    3454:	d022      	beq.n	349c <clock_stop+0x50>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3456:	b003      	add	sp, #12
    3458:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    345a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    345e:	2202      	movs	r2, #2
    3460:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3464:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    3468:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    346c:	2201      	movs	r2, #1
    346e:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    3470:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3472:	2301      	movs	r3, #1
    3474:	f88d 3007 	strb.w	r3, [sp, #7]
    3478:	f242 7510 	movw	r5, #10000	; 0x2710
    347c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    3480:	b1cc      	cbz	r4, 34b6 <clock_stop+0x6a>
    3482:	2c01      	cmp	r4, #1
    3484:	d1e7      	bne.n	3456 <clock_stop+0xa>
            if (p_clk_src != NULL)
    3486:	b3c7      	cbz	r7, 34fa <clock_stop+0xae>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3488:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    348c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3490:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3492:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    3496:	03da      	lsls	r2, r3, #15
    3498:	d521      	bpl.n	34de <clock_stop+0x92>
    349a:	e016      	b.n	34ca <clock_stop+0x7e>
    p_reg->INTENCLR = mask;
    349c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34a0:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    34a2:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34a6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    34aa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34ae:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    34b0:	f10d 0707 	add.w	r7, sp, #7
    34b4:	e7dd      	b.n	3472 <clock_stop+0x26>
            if (p_clk_src != NULL)
    34b6:	b1b7      	cbz	r7, 34e6 <clock_stop+0x9a>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    34b8:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    34bc:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    34c0:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    34c2:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    34c6:	03d8      	lsls	r0, r3, #15
    34c8:	d5c5      	bpl.n	3456 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    34ca:	f89d 0007 	ldrb.w	r0, [sp, #7]
    34ce:	2801      	cmp	r0, #1
    34d0:	d103      	bne.n	34da <clock_stop+0x8e>
    34d2:	f002 ff02 	bl	62da <nrfx_busy_wait>
    34d6:	3d01      	subs	r5, #1
    34d8:	d1d2      	bne.n	3480 <clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    34da:	2c01      	cmp	r4, #1
    34dc:	d1bb      	bne.n	3456 <clock_stop+0xa>
            m_clock_cb.hfclk_started = false;
    34de:	4b0c      	ldr	r3, [pc, #48]	; (3510 <clock_stop+0xc4>)
    34e0:	2200      	movs	r2, #0
    34e2:	715a      	strb	r2, [r3, #5]
    34e4:	e7b7      	b.n	3456 <clock_stop+0xa>
    34e6:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    34ea:	03d9      	lsls	r1, r3, #15
    34ec:	d5b3      	bpl.n	3456 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    34ee:	2001      	movs	r0, #1
    34f0:	f002 fef3 	bl	62da <nrfx_busy_wait>
    34f4:	3d01      	subs	r5, #1
    34f6:	d1f6      	bne.n	34e6 <clock_stop+0x9a>
    34f8:	e7ad      	b.n	3456 <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    34fa:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    34fe:	03db      	lsls	r3, r3, #15
    3500:	d5ed      	bpl.n	34de <clock_stop+0x92>
    3502:	2001      	movs	r0, #1
    3504:	f002 fee9 	bl	62da <nrfx_busy_wait>
    3508:	3d01      	subs	r5, #1
    350a:	d1f6      	bne.n	34fa <clock_stop+0xae>
    350c:	e7e7      	b.n	34de <clock_stop+0x92>
    350e:	bf00      	nop
    3510:	20000ad4 	.word	0x20000ad4

00003514 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3514:	4b04      	ldr	r3, [pc, #16]	; (3528 <nrfx_clock_init+0x14>)
    3516:	791a      	ldrb	r2, [r3, #4]
    3518:	b922      	cbnz	r2, 3524 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    351a:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    351c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    351e:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3520:	4802      	ldr	r0, [pc, #8]	; (352c <nrfx_clock_init+0x18>)
    3522:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3524:	4802      	ldr	r0, [pc, #8]	; (3530 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3526:	4770      	bx	lr
    3528:	20000ad4 	.word	0x20000ad4
    352c:	0bad0000 	.word	0x0bad0000
    3530:	0bad000c 	.word	0x0bad000c

00003534 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3534:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3538:	b510      	push	{r4, lr}
    353a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    353e:	b16a      	cbz	r2, 355c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3540:	2200      	movs	r2, #0
    3542:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3546:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    354a:	2201      	movs	r2, #1
    354c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3550:	4b11      	ldr	r3, [pc, #68]	; (3598 <nrfx_power_clock_irq_handler+0x64>)
    3552:	7958      	ldrb	r0, [r3, #5]
    3554:	b910      	cbnz	r0, 355c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    3556:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3558:	681b      	ldr	r3, [r3, #0]
    355a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    355c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3560:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3564:	b172      	cbz	r2, 3584 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3566:	2200      	movs	r2, #0
    3568:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    356c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3570:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3574:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3578:	0792      	lsls	r2, r2, #30
    357a:	d104      	bne.n	3586 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    357c:	2201      	movs	r2, #1
    357e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3582:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3584:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3586:	2202      	movs	r2, #2
    3588:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    358c:	4b02      	ldr	r3, [pc, #8]	; (3598 <nrfx_power_clock_irq_handler+0x64>)
}
    358e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3592:	681b      	ldr	r3, [r3, #0]
    3594:	2001      	movs	r0, #1
    3596:	4718      	bx	r3
    3598:	20000ad4 	.word	0x20000ad4

0000359c <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    359c:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    359e:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    35a2:	095b      	lsrs	r3, r3, #5
        case 0: return NRF_P0;
    35a4:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    35a6:	6002      	str	r2, [r0, #0]
}
    35a8:	4802      	ldr	r0, [pc, #8]	; (35b4 <nrf_gpio_pin_port_decode+0x18>)
    35aa:	bf18      	it	ne
    35ac:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    35b0:	4770      	bx	lr
    35b2:	bf00      	nop
    35b4:	50000300 	.word	0x50000300

000035b8 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    35b8:	4b03      	ldr	r3, [pc, #12]	; (35c8 <pin_in_use_by_te+0x10>)
    35ba:	3008      	adds	r0, #8
    35bc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    35c0:	f3c0 1040 	ubfx	r0, r0, #5, #1
    35c4:	4770      	bx	lr
    35c6:	bf00      	nop
    35c8:	20000098 	.word	0x20000098

000035cc <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    35cc:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    35ce:	f100 0308 	add.w	r3, r0, #8
    35d2:	4c0c      	ldr	r4, [pc, #48]	; (3604 <call_handler+0x38>)
    35d4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    35d8:	05da      	lsls	r2, r3, #23
{
    35da:	4605      	mov	r5, r0
    35dc:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    35de:	d507      	bpl.n	35f0 <call_handler+0x24>
    35e0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    35e4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    35e8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    35ec:	6852      	ldr	r2, [r2, #4]
    35ee:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    35f0:	68a3      	ldr	r3, [r4, #8]
    35f2:	b12b      	cbz	r3, 3600 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    35f4:	68e2      	ldr	r2, [r4, #12]
    35f6:	4631      	mov	r1, r6
    35f8:	4628      	mov	r0, r5
    }
}
    35fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    35fe:	4718      	bx	r3
}
    3600:	bd70      	pop	{r4, r5, r6, pc}
    3602:	bf00      	nop
    3604:	20000098 	.word	0x20000098

00003608 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3608:	4a12      	ldr	r2, [pc, #72]	; (3654 <release_handler+0x4c>)
    360a:	3008      	adds	r0, #8
{
    360c:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    360e:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    3612:	05d9      	lsls	r1, r3, #23
    3614:	d51b      	bpl.n	364e <release_handler+0x46>
    3616:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    361a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    361e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3622:	f102 040e 	add.w	r4, r2, #14
    3626:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3628:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    362c:	f413 7f80 	tst.w	r3, #256	; 0x100
    3630:	d003      	beq.n	363a <release_handler+0x32>
    3632:	f3c3 2343 	ubfx	r3, r3, #9, #4
    3636:	4299      	cmp	r1, r3
    3638:	d009      	beq.n	364e <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    363a:	3001      	adds	r0, #1
    363c:	2830      	cmp	r0, #48	; 0x30
    363e:	d1f3      	bne.n	3628 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    3640:	2300      	movs	r3, #0
    3642:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3646:	4804      	ldr	r0, [pc, #16]	; (3658 <release_handler+0x50>)
}
    3648:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    364a:	f7ff bedf 	b.w	340c <nrfx_flag32_free>
}
    364e:	bc10      	pop	{r4}
    3650:	4770      	bx	lr
    3652:	bf00      	nop
    3654:	20000098 	.word	0x20000098
    3658:	2000010c 	.word	0x2000010c

0000365c <pin_handler_trigger_uninit>:
{
    365c:	b538      	push	{r3, r4, r5, lr}
    365e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    3660:	f7ff ffaa 	bl	35b8 <pin_in_use_by_te>
    3664:	4c09      	ldr	r4, [pc, #36]	; (368c <pin_handler_trigger_uninit+0x30>)
    3666:	f102 0508 	add.w	r5, r2, #8
    366a:	b140      	cbz	r0, 367e <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    366c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3670:	4907      	ldr	r1, [pc, #28]	; (3690 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3672:	0b5b      	lsrs	r3, r3, #13
    3674:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3678:	2000      	movs	r0, #0
    367a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    367e:	4610      	mov	r0, r2
    3680:	f7ff ffc2 	bl	3608 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3684:	2300      	movs	r3, #0
    3686:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    368a:	bd38      	pop	{r3, r4, r5, pc}
    368c:	20000098 	.word	0x20000098
    3690:	40006000 	.word	0x40006000

00003694 <nrfx_gpiote_input_configure>:
{
    3694:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3698:	4604      	mov	r4, r0
    369a:	b085      	sub	sp, #20
    369c:	4690      	mov	r8, r2
    369e:	461d      	mov	r5, r3
    if (p_input_config)
    36a0:	b1f1      	cbz	r1, 36e0 <nrfx_gpiote_input_configure+0x4c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    36a2:	4f4e      	ldr	r7, [pc, #312]	; (37dc <nrfx_gpiote_input_configure+0x148>)
    36a4:	f100 0908 	add.w	r9, r0, #8
    36a8:	f837 6019 	ldrh.w	r6, [r7, r9, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    36ac:	07b3      	lsls	r3, r6, #30
    36ae:	d502      	bpl.n	36b6 <nrfx_gpiote_input_configure+0x22>
    36b0:	f7ff ff82 	bl	35b8 <pin_in_use_by_te>
    36b4:	bb18      	cbnz	r0, 36fe <nrfx_gpiote_input_configure+0x6a>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    36b6:	2300      	movs	r3, #0
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    36b8:	f026 0602 	bic.w	r6, r6, #2
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    36bc:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    36c0:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    36c4:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    36c8:	f10d 020f 	add.w	r2, sp, #15
    36cc:	460b      	mov	r3, r1
    36ce:	4620      	mov	r0, r4
    36d0:	f10d 010e 	add.w	r1, sp, #14
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    36d4:	f046 0601 	orr.w	r6, r6, #1
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    36d8:	f002 fe4c 	bl	6374 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    36dc:	f827 6019 	strh.w	r6, [r7, r9, lsl #1]
    if (p_trigger_config)
    36e0:	f1b8 0f00 	cmp.w	r8, #0
    36e4:	d026      	beq.n	3734 <nrfx_gpiote_input_configure+0xa0>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    36e6:	4b3d      	ldr	r3, [pc, #244]	; (37dc <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    36e8:	f898 7000 	ldrb.w	r7, [r8]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    36ec:	f8d8 2004 	ldr.w	r2, [r8, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    36f0:	f104 0608 	add.w	r6, r4, #8
    36f4:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
        if (pin_is_output(pin))
    36f8:	0788      	lsls	r0, r1, #30
    36fa:	d502      	bpl.n	3702 <nrfx_gpiote_input_configure+0x6e>
            if (use_evt)
    36fc:	b192      	cbz	r2, 3724 <nrfx_gpiote_input_configure+0x90>
            return NRFX_ERROR_INVALID_PARAM;
    36fe:	4838      	ldr	r0, [pc, #224]	; (37e0 <nrfx_gpiote_input_configure+0x14c>)
    3700:	e01a      	b.n	3738 <nrfx_gpiote_input_configure+0xa4>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3702:	f021 0120 	bic.w	r1, r1, #32
    3706:	04c9      	lsls	r1, r1, #19
    3708:	0cc9      	lsrs	r1, r1, #19
    370a:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
            if (use_evt)
    370e:	b14a      	cbz	r2, 3724 <nrfx_gpiote_input_configure+0x90>
                if (!edge)
    3710:	2f03      	cmp	r7, #3
    3712:	d8f4      	bhi.n	36fe <nrfx_gpiote_input_configure+0x6a>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3714:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3718:	b98f      	cbnz	r7, 373e <nrfx_gpiote_input_configure+0xaa>
    371a:	4a32      	ldr	r2, [pc, #200]	; (37e4 <nrfx_gpiote_input_configure+0x150>)
    371c:	f50c 7ca2 	add.w	ip, ip, #324	; 0x144
    3720:	f842 702c 	str.w	r7, [r2, ip, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3724:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
    3728:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    372c:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
    3730:	f823 2016 	strh.w	r2, [r3, r6, lsl #1]
    if (p_handler_config)
    3734:	bb4d      	cbnz	r5, 378a <nrfx_gpiote_input_configure+0xf6>
        err = NRFX_SUCCESS;
    3736:	482c      	ldr	r0, [pc, #176]	; (37e8 <nrfx_gpiote_input_configure+0x154>)
}
    3738:	b005      	add	sp, #20
    373a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    373e:	ea4f 028c 	mov.w	r2, ip, lsl #2
    3742:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3746:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    374a:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    374e:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3752:	f020 0003 	bic.w	r0, r0, #3
    3756:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    375a:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    375e:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    3762:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    3766:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    376a:	0220      	lsls	r0, r4, #8
    376c:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    3770:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    3774:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    3778:	ea40 000e 	orr.w	r0, r0, lr
    377c:	f041 0120 	orr.w	r1, r1, #32
    3780:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
    3784:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    3788:	e7cc      	b.n	3724 <nrfx_gpiote_input_configure+0x90>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    378a:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    378e:	4620      	mov	r0, r4
    3790:	f7ff ff3a 	bl	3608 <release_handler>
    if (!handler)
    3794:	2e00      	cmp	r6, #0
    3796:	d0ce      	beq.n	3736 <nrfx_gpiote_input_configure+0xa2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3798:	4d10      	ldr	r5, [pc, #64]	; (37dc <nrfx_gpiote_input_configure+0x148>)
    379a:	e9d5 2300 	ldrd	r2, r3, [r5]
    379e:	4296      	cmp	r6, r2
    37a0:	d101      	bne.n	37a6 <nrfx_gpiote_input_configure+0x112>
    37a2:	429f      	cmp	r7, r3
    37a4:	d018      	beq.n	37d8 <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    37a6:	4811      	ldr	r0, [pc, #68]	; (37ec <nrfx_gpiote_input_configure+0x158>)
    37a8:	f10d 010f 	add.w	r1, sp, #15
    37ac:	f7ff fe0e 	bl	33cc <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    37b0:	4b0d      	ldr	r3, [pc, #52]	; (37e8 <nrfx_gpiote_input_configure+0x154>)
    37b2:	4298      	cmp	r0, r3
    37b4:	d1c0      	bne.n	3738 <nrfx_gpiote_input_configure+0xa4>
        handler_id = (int32_t)id;
    37b6:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    37ba:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    37be:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    37c2:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    37c4:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    37c6:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    37ca:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    37ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    37d2:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    37d6:	e7ae      	b.n	3736 <nrfx_gpiote_input_configure+0xa2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    37d8:	2200      	movs	r2, #0
    37da:	e7ee      	b.n	37ba <nrfx_gpiote_input_configure+0x126>
    37dc:	20000098 	.word	0x20000098
    37e0:	0bad0004 	.word	0x0bad0004
    37e4:	40006000 	.word	0x40006000
    37e8:	0bad0000 	.word	0x0bad0000
    37ec:	2000010c 	.word	0x2000010c

000037f0 <nrfx_gpiote_output_configure>:
{
    37f0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    37f4:	4604      	mov	r4, r0
    37f6:	4615      	mov	r5, r2
    if (p_config)
    37f8:	b309      	cbz	r1, 383e <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    37fa:	4f32      	ldr	r7, [pc, #200]	; (38c4 <nrfx_gpiote_output_configure+0xd4>)
    37fc:	f100 0808 	add.w	r8, r0, #8
    3800:	f837 6018 	ldrh.w	r6, [r7, r8, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3804:	07b2      	lsls	r2, r6, #30
    3806:	d403      	bmi.n	3810 <nrfx_gpiote_output_configure+0x20>
    3808:	f7ff fed6 	bl	35b8 <pin_in_use_by_te>
    380c:	2800      	cmp	r0, #0
    380e:	d157      	bne.n	38c0 <nrfx_gpiote_output_configure+0xd0>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3810:	f016 0f1c 	tst.w	r6, #28
    3814:	d002      	beq.n	381c <nrfx_gpiote_output_configure+0x2c>
    3816:	784b      	ldrb	r3, [r1, #1]
    3818:	2b01      	cmp	r3, #1
    381a:	d051      	beq.n	38c0 <nrfx_gpiote_output_configure+0xd0>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    381c:	2301      	movs	r3, #1
    381e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3822:	2300      	movs	r3, #0
    3824:	e9cd 1300 	strd	r1, r3, [sp]
    3828:	1c4a      	adds	r2, r1, #1
    382a:	1c8b      	adds	r3, r1, #2
    382c:	4620      	mov	r0, r4
    382e:	f10d 010f 	add.w	r1, sp, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3832:	f046 0603 	orr.w	r6, r6, #3
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3836:	f002 fd9d 	bl	6374 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    383a:	f827 6018 	strh.w	r6, [r7, r8, lsl #1]
    if (p_task_config)
    383e:	b91d      	cbnz	r5, 3848 <nrfx_gpiote_output_configure+0x58>
    return NRFX_SUCCESS;
    3840:	4821      	ldr	r0, [pc, #132]	; (38c8 <nrfx_gpiote_output_configure+0xd8>)
}
    3842:	b004      	add	sp, #16
    3844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3848:	4e1e      	ldr	r6, [pc, #120]	; (38c4 <nrfx_gpiote_output_configure+0xd4>)
    384a:	f104 0708 	add.w	r7, r4, #8
    384e:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3852:	0783      	lsls	r3, r0, #30
    3854:	d534      	bpl.n	38c0 <nrfx_gpiote_output_configure+0xd0>
        uint32_t ch = p_task_config->task_ch;
    3856:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    385a:	4661      	mov	r1, ip
    385c:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    385e:	f020 0020 	bic.w	r0, r0, #32
    3862:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3866:	04c0      	lsls	r0, r0, #19
    3868:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    386c:	0cc0      	lsrs	r0, r0, #19
    386e:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3872:	2300      	movs	r3, #0
    3874:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3878:	786a      	ldrb	r2, [r5, #1]
    387a:	2a00      	cmp	r2, #0
    387c:	d0e0      	beq.n	3840 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    387e:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    3882:	78ad      	ldrb	r5, [r5, #2]
    3884:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    3888:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    388c:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3890:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3894:	0223      	lsls	r3, r4, #8
    3896:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    389a:	0412      	lsls	r2, r2, #16
    389c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    38a0:	ea43 030e 	orr.w	r3, r3, lr
    38a4:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    38a6:	052a      	lsls	r2, r5, #20
    38a8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    38ac:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    38b0:	4313      	orrs	r3, r2
    38b2:	f040 0020 	orr.w	r0, r0, #32
    38b6:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    38ba:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    38be:	e7bf      	b.n	3840 <nrfx_gpiote_output_configure+0x50>
{
    38c0:	4802      	ldr	r0, [pc, #8]	; (38cc <nrfx_gpiote_output_configure+0xdc>)
    38c2:	e7be      	b.n	3842 <nrfx_gpiote_output_configure+0x52>
    38c4:	20000098 	.word	0x20000098
    38c8:	0bad0000 	.word	0x0bad0000
    38cc:	0bad0004 	.word	0x0bad0004

000038d0 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    38d0:	4b01      	ldr	r3, [pc, #4]	; (38d8 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    38d2:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    38d6:	4770      	bx	lr
    38d8:	20000098 	.word	0x20000098

000038dc <nrfx_gpiote_channel_get>:
{
    38dc:	b508      	push	{r3, lr}
    38de:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    38e0:	f7ff fe6a 	bl	35b8 <pin_in_use_by_te>
    38e4:	b138      	cbz	r0, 38f6 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    38e6:	4b05      	ldr	r3, [pc, #20]	; (38fc <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    38e8:	4805      	ldr	r0, [pc, #20]	; (3900 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    38ea:	3208      	adds	r2, #8
    38ec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    38f0:	0b5b      	lsrs	r3, r3, #13
    38f2:	700b      	strb	r3, [r1, #0]
}
    38f4:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    38f6:	4803      	ldr	r0, [pc, #12]	; (3904 <nrfx_gpiote_channel_get+0x28>)
    38f8:	e7fc      	b.n	38f4 <nrfx_gpiote_channel_get+0x18>
    38fa:	bf00      	nop
    38fc:	20000098 	.word	0x20000098
    3900:	0bad0000 	.word	0x0bad0000
    3904:	0bad0004 	.word	0x0bad0004

00003908 <nrfx_gpiote_init>:
{
    3908:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    390a:	4c0f      	ldr	r4, [pc, #60]	; (3948 <nrfx_gpiote_init+0x40>)
    390c:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3910:	b9bd      	cbnz	r5, 3942 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3912:	2260      	movs	r2, #96	; 0x60
    3914:	4629      	mov	r1, r5
    3916:	f104 0010 	add.w	r0, r4, #16
    391a:	f002 f86b 	bl	59f4 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    391e:	2006      	movs	r0, #6
    3920:	f7fd fe80 	bl	1624 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3924:	4b09      	ldr	r3, [pc, #36]	; (394c <nrfx_gpiote_init+0x44>)
    return err_code;
    3926:	480a      	ldr	r0, [pc, #40]	; (3950 <nrfx_gpiote_init+0x48>)
    3928:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    392c:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    3930:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3934:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3938:	2301      	movs	r3, #1
    393a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    393e:	6763      	str	r3, [r4, #116]	; 0x74
}
    3940:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    3942:	4804      	ldr	r0, [pc, #16]	; (3954 <nrfx_gpiote_init+0x4c>)
    3944:	e7fc      	b.n	3940 <nrfx_gpiote_init+0x38>
    3946:	bf00      	nop
    3948:	20000098 	.word	0x20000098
    394c:	40006000 	.word	0x40006000
    3950:	0bad0000 	.word	0x0bad0000
    3954:	0bad0005 	.word	0x0bad0005

00003958 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3958:	4b03      	ldr	r3, [pc, #12]	; (3968 <nrfx_gpiote_is_init+0x10>)
    395a:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    395e:	3800      	subs	r0, #0
    3960:	bf18      	it	ne
    3962:	2001      	movne	r0, #1
    3964:	4770      	bx	lr
    3966:	bf00      	nop
    3968:	20000098 	.word	0x20000098

0000396c <nrfx_gpiote_channel_free>:
{
    396c:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    396e:	4801      	ldr	r0, [pc, #4]	; (3974 <nrfx_gpiote_channel_free+0x8>)
    3970:	f7ff bd4c 	b.w	340c <nrfx_flag32_free>
    3974:	20000108 	.word	0x20000108

00003978 <nrfx_gpiote_channel_alloc>:
{
    3978:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    397a:	4801      	ldr	r0, [pc, #4]	; (3980 <nrfx_gpiote_channel_alloc+0x8>)
    397c:	f7ff bd26 	b.w	33cc <nrfx_flag32_alloc>
    3980:	20000108 	.word	0x20000108

00003984 <nrfx_gpiote_trigger_enable>:
{
    3984:	b537      	push	{r0, r1, r2, r4, r5, lr}
    3986:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3988:	f7ff fe16 	bl	35b8 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    398c:	f104 0208 	add.w	r2, r4, #8
    3990:	4b1e      	ldr	r3, [pc, #120]	; (3a0c <nrfx_gpiote_trigger_enable+0x88>)
    3992:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3996:	b1e8      	cbz	r0, 39d4 <nrfx_gpiote_trigger_enable+0x50>
    3998:	f013 0502 	ands.w	r5, r3, #2
    399c:	d11a      	bne.n	39d4 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    399e:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    39a0:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    39a2:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    39a6:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    39aa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    39ae:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    39b2:	6005      	str	r5, [r0, #0]
    39b4:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    39b6:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    39ba:	f040 0001 	orr.w	r0, r0, #1
    39be:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    39c2:	b129      	cbz	r1, 39d0 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    39c4:	2201      	movs	r2, #1
    39c6:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    39ca:	4a11      	ldr	r2, [pc, #68]	; (3a10 <nrfx_gpiote_trigger_enable+0x8c>)
    39cc:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    39d0:	b003      	add	sp, #12
    39d2:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    39d4:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    39d8:	2b04      	cmp	r3, #4
    39da:	d012      	beq.n	3a02 <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    39dc:	2b05      	cmp	r3, #5
    39de:	d012      	beq.n	3a06 <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    39e0:	a801      	add	r0, sp, #4
    39e2:	9401      	str	r4, [sp, #4]
    39e4:	f7ff fdda 	bl	359c <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    39e8:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    39ea:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    39ee:	40d9      	lsrs	r1, r3
    39f0:	f001 0101 	and.w	r1, r1, #1
    39f4:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    39f6:	4620      	mov	r0, r4
}
    39f8:	b003      	add	sp, #12
    39fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    39fe:	f002 bd02 	b.w	6406 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3a02:	2103      	movs	r1, #3
    3a04:	e7f7      	b.n	39f6 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3a06:	2102      	movs	r1, #2
    3a08:	e7f5      	b.n	39f6 <nrfx_gpiote_trigger_enable+0x72>
    3a0a:	bf00      	nop
    3a0c:	20000098 	.word	0x20000098
    3a10:	40006000 	.word	0x40006000

00003a14 <nrfx_gpiote_trigger_disable>:
{
    3a14:	b508      	push	{r3, lr}
    3a16:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3a18:	f7ff fdce 	bl	35b8 <pin_in_use_by_te>
    3a1c:	b1c0      	cbz	r0, 3a50 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3a1e:	f102 0108 	add.w	r1, r2, #8
    3a22:	4b0e      	ldr	r3, [pc, #56]	; (3a5c <nrfx_gpiote_trigger_disable+0x48>)
    3a24:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3a28:	0799      	lsls	r1, r3, #30
    3a2a:	d411      	bmi.n	3a50 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3a2c:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3a2e:	2201      	movs	r2, #1
    3a30:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    3a32:	009b      	lsls	r3, r3, #2
    3a34:	490a      	ldr	r1, [pc, #40]	; (3a60 <nrfx_gpiote_trigger_disable+0x4c>)
    3a36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3a3a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3a3e:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3a42:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3a46:	f022 0203 	bic.w	r2, r2, #3
    3a4a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3a4e:	bd08      	pop	{r3, pc}
    3a50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3a54:	2100      	movs	r1, #0
    3a56:	4610      	mov	r0, r2
    3a58:	f002 bcd5 	b.w	6406 <nrf_gpio_cfg_sense_set>
    3a5c:	20000098 	.word	0x20000098
    3a60:	40006000 	.word	0x40006000

00003a64 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3a64:	4b0e      	ldr	r3, [pc, #56]	; (3aa0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x8>)
    3a66:	f100 0208 	add.w	r2, r0, #8
{
    3a6a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3a6c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3a70:	07db      	lsls	r3, r3, #31
{
    3a72:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3a74:	d511      	bpl.n	3a9a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2>
    nrfx_gpiote_trigger_disable(pin);
    3a76:	f7ff ffcd 	bl	3a14 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3a7a:	4620      	mov	r0, r4
    3a7c:	f7ff fdee 	bl	365c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3a80:	a801      	add	r0, sp, #4
    3a82:	9401      	str	r4, [sp, #4]
    3a84:	f7ff fd8a 	bl	359c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3a88:	9b01      	ldr	r3, [sp, #4]
    3a8a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3a8e:	2202      	movs	r2, #2
    3a90:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    3a94:	4803      	ldr	r0, [pc, #12]	; (3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>)
}
    3a96:	b002      	add	sp, #8
    3a98:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3a9a:	4803      	ldr	r0, [pc, #12]	; (3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>)
    3a9c:	e7fb      	b.n	3a96 <nrfx_gpiote_pin_uninit+0x32>
    3a9e:	bf00      	nop
    3aa0:	20000098 	.word	0x20000098
    3aa4:	0bad0000 	.word	0x0bad0000
    3aa8:	0bad0004 	.word	0x0bad0004

00003aac <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    3aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ab0:	4b68      	ldr	r3, [pc, #416]	; (3c54 <nrfx_gpiote_irq_handler+0x1a8>)
    return p_reg->INTENSET & mask;
    3ab2:	4869      	ldr	r0, [pc, #420]	; (3c58 <nrfx_gpiote_irq_handler+0x1ac>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3ab4:	4969      	ldr	r1, [pc, #420]	; (3c5c <nrfx_gpiote_irq_handler+0x1b0>)
    uint32_t status = 0;
    3ab6:	2600      	movs	r6, #0
{
    3ab8:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3aba:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3abc:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3abe:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3ac0:	b135      	cbz	r5, 3ad0 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    3ac2:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    3ac6:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3ac8:	bf1e      	ittt	ne
    3aca:	601c      	strne	r4, [r3, #0]
    3acc:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    3ace:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3ad0:	3304      	adds	r3, #4
    3ad2:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    3ad4:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3ad8:	d1f1      	bne.n	3abe <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3ada:	f8df 917c 	ldr.w	r9, [pc, #380]	; 3c58 <nrfx_gpiote_irq_handler+0x1ac>
    3ade:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3ae2:	2b00      	cmp	r3, #0
    3ae4:	f000 8099 	beq.w	3c1a <nrfx_gpiote_irq_handler+0x16e>
        *p_masks = gpio_regs[i]->LATCH;
    3ae8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3aec:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3af0:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3af2:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3af6:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    3afa:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3afc:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3b00:	f04f 0800 	mov.w	r8, #0
            while (latch[i])
    3b04:	f10d 0a10 	add.w	sl, sp, #16
    3b08:	ea4f 1348 	mov.w	r3, r8, lsl #5
    3b0c:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3b0e:	f04f 0b01 	mov.w	fp, #1
    3b12:	e049      	b.n	3ba8 <nrfx_gpiote_irq_handler+0xfc>
                pin += 32 * i;
    3b14:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3b16:	4a52      	ldr	r2, [pc, #328]	; (3c60 <nrfx_gpiote_irq_handler+0x1b4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    3b18:	fa94 f4a4 	rbit	r4, r4
    3b1c:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    3b20:	441c      	add	r4, r3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3b22:	08e0      	lsrs	r0, r4, #3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3b24:	f104 0308 	add.w	r3, r4, #8
    3b28:	9403      	str	r4, [sp, #12]
    3b2a:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    3b2e:	f81a 3000 	ldrb.w	r3, [sl, r0]
    bit = BITMASK_RELBIT_GET(bit);
    3b32:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    3b36:	fa0b f202 	lsl.w	r2, fp, r2
    3b3a:	ea23 0302 	bic.w	r3, r3, r2
    3b3e:	f80a 3000 	strb.w	r3, [sl, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b42:	a803      	add	r0, sp, #12
    3b44:	f7ff fd2a 	bl	359c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3b48:	9b03      	ldr	r3, [sp, #12]
    3b4a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3b4e:	08b9      	lsrs	r1, r7, #2
    3b50:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    3b54:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
    3b58:	074a      	lsls	r2, r1, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3b5a:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    3b5c:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
    3b60:	d52c      	bpl.n	3bbc <nrfx_gpiote_irq_handler+0x110>
        call_handler(pin, trigger);
    3b62:	4620      	mov	r0, r4
    3b64:	4639      	mov	r1, r7
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3b66:	b2dd      	uxtb	r5, r3
    3b68:	f7ff fd30 	bl	35cc <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b6c:	a803      	add	r0, sp, #12
    3b6e:	9403      	str	r4, [sp, #12]
    3b70:	f7ff fd14 	bl	359c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3b74:	9b03      	ldr	r3, [sp, #12]
    3b76:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3b7a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3b7e:	f3c3 4301 	ubfx	r3, r3, #16, #2
    3b82:	429d      	cmp	r5, r3
    3b84:	d107      	bne.n	3b96 <nrfx_gpiote_irq_handler+0xea>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3b86:	2100      	movs	r1, #0
    3b88:	4620      	mov	r0, r4
    3b8a:	f002 fc3c 	bl	6406 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    3b8e:	4629      	mov	r1, r5
    3b90:	4620      	mov	r0, r4
    3b92:	f002 fc38 	bl	6406 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b96:	a803      	add	r0, sp, #12
    3b98:	9403      	str	r4, [sp, #12]
    3b9a:	f7ff fcff 	bl	359c <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    3b9e:	9b03      	ldr	r3, [sp, #12]
    3ba0:	fa0b f303 	lsl.w	r3, fp, r3
    3ba4:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    3ba8:	f85a 4028 	ldr.w	r4, [sl, r8, lsl #2]
    3bac:	2c00      	cmp	r4, #0
    3bae:	d1b1      	bne.n	3b14 <nrfx_gpiote_irq_handler+0x68>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3bb0:	f1b8 0f00 	cmp.w	r8, #0
    3bb4:	d11d      	bne.n	3bf2 <nrfx_gpiote_irq_handler+0x146>
    3bb6:	f04f 0801 	mov.w	r8, #1
    3bba:	e7a5      	b.n	3b08 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3bbc:	2b02      	cmp	r3, #2
    3bbe:	d10c      	bne.n	3bda <nrfx_gpiote_irq_handler+0x12e>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3bc0:	2103      	movs	r1, #3
    3bc2:	4620      	mov	r0, r4
    3bc4:	f002 fc1f 	bl	6406 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3bc8:	f005 0305 	and.w	r3, r5, #5
    3bcc:	2b01      	cmp	r3, #1
    3bce:	d1e2      	bne.n	3b96 <nrfx_gpiote_irq_handler+0xea>
            call_handler(pin, trigger);
    3bd0:	4639      	mov	r1, r7
    3bd2:	4620      	mov	r0, r4
    3bd4:	f7ff fcfa 	bl	35cc <call_handler>
    3bd8:	e7dd      	b.n	3b96 <nrfx_gpiote_irq_handler+0xea>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3bda:	2102      	movs	r1, #2
    3bdc:	4620      	mov	r0, r4
    3bde:	9301      	str	r3, [sp, #4]
    3be0:	f002 fc11 	bl	6406 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3be4:	2d03      	cmp	r5, #3
    3be6:	d0f3      	beq.n	3bd0 <nrfx_gpiote_irq_handler+0x124>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3be8:	9b01      	ldr	r3, [sp, #4]
    3bea:	2b03      	cmp	r3, #3
    3bec:	d1d3      	bne.n	3b96 <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3bee:	2d02      	cmp	r5, #2
    3bf0:	e7ed      	b.n	3bce <nrfx_gpiote_irq_handler+0x122>
        *p_masks = gpio_regs[i]->LATCH;
    3bf2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3bf6:	f8c9 417c 	str.w	r4, [r9, #380]	; 0x17c
    3bfa:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
    3bfe:	4919      	ldr	r1, [pc, #100]	; (3c64 <nrfx_gpiote_irq_handler+0x1b8>)
    3c00:	f8d2 3520 	ldr.w	r3, [r2, #1312]	; 0x520
    3c04:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    3c06:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3c0a:	f8d1 2520 	ldr.w	r2, [r1, #1312]	; 0x520
    3c0e:	9205      	str	r2, [sp, #20]
        if (latch[port_idx])
    3c10:	4313      	orrs	r3, r2
        gpio_regs[i]->LATCH = *p_masks;
    3c12:	f8c1 2520 	str.w	r2, [r1, #1312]	; 0x520
    3c16:	f47f af73 	bne.w	3b00 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    3c1a:	2401      	movs	r4, #1
    while (mask)
    3c1c:	b916      	cbnz	r6, 3c24 <nrfx_gpiote_irq_handler+0x178>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    3c1e:	b007      	add	sp, #28
    3c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    3c24:	fa96 f3a6 	rbit	r3, r6
    3c28:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    3c2c:	fa04 f203 	lsl.w	r2, r4, r3
    3c30:	009b      	lsls	r3, r3, #2
    3c32:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3c36:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3c3a:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3c3e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3c42:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3c46:	f3c0 2005 	ubfx	r0, r0, #8, #6
    3c4a:	f3c1 4101 	ubfx	r1, r1, #16, #2
    3c4e:	f7ff fcbd 	bl	35cc <call_handler>
    3c52:	e7e3      	b.n	3c1c <nrfx_gpiote_irq_handler+0x170>
    3c54:	40006100 	.word	0x40006100
    3c58:	40006000 	.word	0x40006000
    3c5c:	40006120 	.word	0x40006120
    3c60:	20000098 	.word	0x20000098
    3c64:	50000300 	.word	0x50000300

00003c68 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3c68:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3c6a:	4801      	ldr	r0, [pc, #4]	; (3c70 <nrfx_ppi_channel_alloc+0x8>)
    3c6c:	f7ff bbae 	b.w	33cc <nrfx_flag32_alloc>
    3c70:	20000114 	.word	0x20000114

00003c74 <twi_tx_start_transfer>:
    return true;
}

static nrfx_err_t twi_tx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    3c74:	b513      	push	{r0, r1, r4, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    3c76:	4b3b      	ldr	r3, [pc, #236]	; (3d64 <twi_tx_start_transfer+0xf0>)
    3c78:	9301      	str	r3, [sp, #4]
}

NRF_STATIC_INLINE void nrf_twi_event_clear(NRF_TWI_Type  * p_reg,
                                           nrf_twi_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3c7a:	2300      	movs	r3, #0
    3c7c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    3c80:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
    3c84:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    3c88:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    3c8c:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    3c90:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    3c94:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    3c98:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
}

NRF_STATIC_INLINE void nrf_twi_shorts_set(NRF_TWI_Type * p_reg,
                                          uint32_t       mask)
{
    p_reg->SHORTS = mask;
    3c9c:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    nrf_twi_shorts_set(p_twi, 0);

    p_cb->bytes_transferred = 0;
    3ca0:	634b      	str	r3, [r1, #52]	; 0x34
    p_cb->error             = false;
    3ca2:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ca6:	2301      	movs	r3, #1
    3ca8:	6203      	str	r3, [r0, #32]

    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    3caa:	f891 202d 	ldrb.w	r2, [r1, #45]	; 0x2d
    3cae:	429a      	cmp	r2, r3
    3cb0:	bf18      	it	ne
    3cb2:	6083      	strne	r3, [r0, #8]
    if (p_cb->bytes_transferred < p_cb->curr_length)
    3cb4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    3cb6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    3cb8:	4293      	cmp	r3, r2
{
    3cba:	4604      	mov	r4, r0
    if (p_cb->bytes_transferred < p_cb->curr_length)
    3cbc:	d20e      	bcs.n	3cdc <twi_tx_start_transfer+0x68>
        nrf_twi_txd_set(p_twi, p_cb->p_curr_buf[p_cb->bytes_transferred]);
    3cbe:	6a4a      	ldr	r2, [r1, #36]	; 0x24
    p_reg->TXD = data;
    3cc0:	5cd3      	ldrb	r3, [r2, r3]
    3cc2:	f8c0 351c 	str.w	r3, [r0, #1308]	; 0x51c
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTTX);
    }

    (void)twi_send_byte(p_twi, p_cb);

    if (p_cb->handler)
    3cc6:	680b      	ldr	r3, [r1, #0]
    3cc8:	b303      	cbz	r3, 3d0c <twi_tx_start_transfer+0x98>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    3cca:	f240 2386 	movw	r3, #646	; 0x286
    3cce:	608b      	str	r3, [r1, #8]
                         NRF_TWI_INT_ERROR_MASK     |
                         NRF_TWI_INT_TXDSENT_MASK   |
                         NRF_TWI_INT_RXDREADY_MASK;

        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    3cd0:	688b      	ldr	r3, [r1, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    3cd2:	4825      	ldr	r0, [pc, #148]	; (3d68 <twi_tx_start_transfer+0xf4>)
    p_reg->INTENSET = mask;
    3cd4:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            ret_code = NRFX_ERROR_INTERNAL;
        }

    }
    return ret_code;
}
    3cd8:	b002      	add	sp, #8
    3cda:	bd10      	pop	{r4, pc}
        if (p_cb->curr_tx_no_stop)
    3cdc:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
    3ce0:	b113      	cbz	r3, 3ce8 <twi_tx_start_transfer+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ce2:	2301      	movs	r3, #1
    3ce4:	61c3      	str	r3, [r0, #28]
            return false;
    3ce6:	e7ee      	b.n	3cc6 <twi_tx_start_transfer+0x52>
        else if(TWI_FLAG_SUSPEND(p_cb->flags))
    3ce8:	6a0b      	ldr	r3, [r1, #32]
    3cea:	f013 0f40 	tst.w	r3, #64	; 0x40
    3cee:	f04f 0301 	mov.w	r3, #1
    3cf2:	bf16      	itet	ne
    3cf4:	61c3      	strne	r3, [r0, #28]
    3cf6:	6143      	streq	r3, [r0, #20]
            p_cb->prev_suspend = TWI_SUSPEND_TX;
    3cf8:	f881 302d 	strbne.w	r3, [r1, #45]	; 0x2d
}
    3cfc:	e7e3      	b.n	3cc6 <twi_tx_start_transfer+0x52>
               twi_transfer(p_twi, p_cb))
    3cfe:	4620      	mov	r0, r4
    3d00:	f002 fb90 	bl	6424 <twi_transfer>
        while ((hw_timeout > 0) &&
    3d04:	b128      	cbz	r0, 3d12 <twi_tx_start_transfer+0x9e>
            hw_timeout--;
    3d06:	9b01      	ldr	r3, [sp, #4]
    3d08:	3b01      	subs	r3, #1
    3d0a:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    3d0c:	9b01      	ldr	r3, [sp, #4]
    3d0e:	2b00      	cmp	r3, #0
    3d10:	dcf5      	bgt.n	3cfe <twi_tx_start_transfer+0x8a>
        if (p_cb->error)
    3d12:	f891 302f 	ldrb.w	r3, [r1, #47]	; 0x2f
    3d16:	b95b      	cbnz	r3, 3d30 <twi_tx_start_transfer+0xbc>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    3d18:	4813      	ldr	r0, [pc, #76]	; (3d68 <twi_tx_start_transfer+0xf4>)
        if (hw_timeout <= 0)
    3d1a:	9b01      	ldr	r3, [sp, #4]
    3d1c:	2b00      	cmp	r3, #0
    3d1e:	dcdb      	bgt.n	3cd8 <twi_tx_start_transfer+0x64>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    3d20:	2300      	movs	r3, #0
    3d22:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    3d26:	2305      	movs	r3, #5
            ret_code = NRFX_ERROR_INTERNAL;
    3d28:	4810      	ldr	r0, [pc, #64]	; (3d6c <twi_tx_start_transfer+0xf8>)
    3d2a:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return ret_code;
    3d2e:	e7d3      	b.n	3cd8 <twi_tx_start_transfer+0x64>
    uint32_t error_source = p_reg->ERRORSRC;
    3d30:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    3d34:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    3d38:	b18b      	cbz	r3, 3d5e <twi_tx_start_transfer+0xea>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    3d3a:	4a0d      	ldr	r2, [pc, #52]	; (3d70 <twi_tx_start_transfer+0xfc>)
    3d3c:	480b      	ldr	r0, [pc, #44]	; (3d6c <twi_tx_start_transfer+0xf8>)
    3d3e:	f013 0f01 	tst.w	r3, #1
    3d42:	bf18      	it	ne
    3d44:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    3d46:	f013 0f02 	tst.w	r3, #2
    3d4a:	f102 0201 	add.w	r2, r2, #1
    3d4e:	bf18      	it	ne
    3d50:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    3d52:	f013 0f04 	tst.w	r3, #4
    3d56:	4b07      	ldr	r3, [pc, #28]	; (3d74 <twi_tx_start_transfer+0x100>)
    3d58:	bf18      	it	ne
    3d5a:	4618      	movne	r0, r3
    3d5c:	e7dd      	b.n	3d1a <twi_tx_start_transfer+0xa6>
                ret_code = NRFX_ERROR_INTERNAL;
    3d5e:	4803      	ldr	r0, [pc, #12]	; (3d6c <twi_tx_start_transfer+0xf8>)
    3d60:	e7db      	b.n	3d1a <twi_tx_start_transfer+0xa6>
    3d62:	bf00      	nop
    3d64:	000186a0 	.word	0x000186a0
    3d68:	0bad0000 	.word	0x0bad0000
    3d6c:	0bad0001 	.word	0x0bad0001
    3d70:	0bae0000 	.word	0x0bae0000
    3d74:	0bae0002 	.word	0x0bae0002

00003d78 <twi_rx_start_transfer>:

static nrfx_err_t twi_rx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    3d78:	b513      	push	{r0, r1, r4, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    3d7a:	4b33      	ldr	r3, [pc, #204]	; (3e48 <twi_rx_start_transfer+0xd0>)
    3d7c:	9301      	str	r3, [sp, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3d7e:	2300      	movs	r3, #0
    3d80:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    3d84:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
    3d88:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    3d8c:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    3d90:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    3d94:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    3d98:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    3d9c:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);

    p_cb->bytes_transferred = 0;
    3da0:	634b      	str	r3, [r1, #52]	; 0x34
    p_cb->error             = false;
    3da2:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f

    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    3da6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    3da8:	2b01      	cmp	r3, #1
{
    3daa:	4604      	mov	r4, r0
    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    3dac:	d117      	bne.n	3dde <twi_rx_start_transfer+0x66>
    3dae:	6a0b      	ldr	r3, [r1, #32]
    3db0:	065b      	lsls	r3, r3, #25
    3db2:	d414      	bmi.n	3dde <twi_rx_start_transfer+0x66>
    p_reg->SHORTS = mask;
    3db4:	2302      	movs	r3, #2
    3db6:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3dba:	2301      	movs	r3, #1
    3dbc:	6223      	str	r3, [r4, #32]
        nrf_twi_shorts_set(p_twi, NRF_TWI_SHORT_BB_SUSPEND_MASK);
    }
    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_RX)
    3dbe:	f891 202d 	ldrb.w	r2, [r1, #45]	; 0x2d
    3dc2:	2a02      	cmp	r2, #2
    3dc4:	bf18      	it	ne
    3dc6:	6023      	strne	r3, [r4, #0]
    {
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTRX);
    }

    if (p_cb->handler)
    3dc8:	680b      	ldr	r3, [r1, #0]
    3dca:	b18b      	cbz	r3, 3df0 <twi_rx_start_transfer+0x78>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    3dcc:	f240 2386 	movw	r3, #646	; 0x286
    3dd0:	608b      	str	r3, [r1, #8]
                        NRF_TWI_INT_ERROR_MASK     |
                        NRF_TWI_INT_TXDSENT_MASK   |
                        NRF_TWI_INT_RXDREADY_MASK;
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    3dd2:	688b      	ldr	r3, [r1, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    3dd4:	481d      	ldr	r0, [pc, #116]	; (3e4c <twi_rx_start_transfer+0xd4>)
    p_reg->INTENSET = mask;
    3dd6:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            nrf_twi_enable(p_twi);
            ret_code = NRFX_ERROR_INTERNAL;
        }
    }
    return ret_code;
}
    3dda:	b002      	add	sp, #8
    3ddc:	bd10      	pop	{r4, pc}
    p_reg->SHORTS = mask;
    3dde:	2301      	movs	r3, #1
    3de0:	e7e9      	b.n	3db6 <twi_rx_start_transfer+0x3e>
               twi_transfer(p_twi, p_cb))
    3de2:	4620      	mov	r0, r4
    3de4:	f002 fb1e 	bl	6424 <twi_transfer>
        while ((hw_timeout > 0) &&
    3de8:	b128      	cbz	r0, 3df6 <twi_rx_start_transfer+0x7e>
               hw_timeout--;
    3dea:	9b01      	ldr	r3, [sp, #4]
    3dec:	3b01      	subs	r3, #1
    3dee:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    3df0:	9b01      	ldr	r3, [sp, #4]
    3df2:	2b00      	cmp	r3, #0
    3df4:	dcf5      	bgt.n	3de2 <twi_rx_start_transfer+0x6a>
        if (p_cb->error)
    3df6:	f891 302f 	ldrb.w	r3, [r1, #47]	; 0x2f
    3dfa:	b95b      	cbnz	r3, 3e14 <twi_rx_start_transfer+0x9c>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    3dfc:	4813      	ldr	r0, [pc, #76]	; (3e4c <twi_rx_start_transfer+0xd4>)
        if (hw_timeout <= 0)
    3dfe:	9b01      	ldr	r3, [sp, #4]
    3e00:	2b00      	cmp	r3, #0
    3e02:	dcea      	bgt.n	3dda <twi_rx_start_transfer+0x62>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    3e04:	2300      	movs	r3, #0
    3e06:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    3e0a:	2305      	movs	r3, #5
            ret_code = NRFX_ERROR_INTERNAL;
    3e0c:	4810      	ldr	r0, [pc, #64]	; (3e50 <twi_rx_start_transfer+0xd8>)
    3e0e:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return ret_code;
    3e12:	e7e2      	b.n	3dda <twi_rx_start_transfer+0x62>
    uint32_t error_source = p_reg->ERRORSRC;
    3e14:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    3e18:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    3e1c:	b18b      	cbz	r3, 3e42 <twi_rx_start_transfer+0xca>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    3e1e:	4a0d      	ldr	r2, [pc, #52]	; (3e54 <twi_rx_start_transfer+0xdc>)
    3e20:	480b      	ldr	r0, [pc, #44]	; (3e50 <twi_rx_start_transfer+0xd8>)
    3e22:	f013 0f01 	tst.w	r3, #1
    3e26:	bf18      	it	ne
    3e28:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    3e2a:	f013 0f02 	tst.w	r3, #2
    3e2e:	f102 0201 	add.w	r2, r2, #1
    3e32:	bf18      	it	ne
    3e34:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    3e36:	f013 0f04 	tst.w	r3, #4
    3e3a:	4b07      	ldr	r3, [pc, #28]	; (3e58 <twi_rx_start_transfer+0xe0>)
    3e3c:	bf18      	it	ne
    3e3e:	4618      	movne	r0, r3
    3e40:	e7dd      	b.n	3dfe <twi_rx_start_transfer+0x86>
                ret_code = NRFX_ERROR_INTERNAL;
    3e42:	4803      	ldr	r0, [pc, #12]	; (3e50 <twi_rx_start_transfer+0xd8>)
    3e44:	e7db      	b.n	3dfe <twi_rx_start_transfer+0x86>
    3e46:	bf00      	nop
    3e48:	000186a0 	.word	0x000186a0
    3e4c:	0bad0000 	.word	0x0bad0000
    3e50:	0bad0001 	.word	0x0bad0001
    3e54:	0bae0000 	.word	0x0bae0000
    3e58:	0bae0002 	.word	0x0bae0002

00003e5c <nrfx_twi_init>:
{
    3e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    3e5e:	7907      	ldrb	r7, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    3e60:	4d29      	ldr	r5, [pc, #164]	; (3f08 <nrfx_twi_init+0xac>)
    3e62:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    3e66:	fb0c fc07 	mul.w	ip, ip, r7
    3e6a:	eb05 040c 	add.w	r4, r5, ip
    3e6e:	f894 602e 	ldrb.w	r6, [r4, #46]	; 0x2e
    3e72:	2e00      	cmp	r6, #0
    3e74:	d146      	bne.n	3f04 <nrfx_twi_init+0xa8>
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    3e76:	6800      	ldr	r0, [r0, #0]
    p_cb->p_context       = p_context;
    3e78:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    3e7a:	7b4b      	ldrb	r3, [r1, #13]
    3e7c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    3e80:	7b8b      	ldrb	r3, [r1, #14]
    p_cb->int_mask        = 0;
    3e82:	60a6      	str	r6, [r4, #8]
    p_cb->handler         = event_handler;
    3e84:	f845 200c 	str.w	r2, [r5, ip]
    p_cb->prev_suspend    = TWI_NO_SUSPEND;
    3e88:	f884 602d 	strb.w	r6, [r4, #45]	; 0x2d
    p_cb->repeated        = false;
    3e8c:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
    p_cb->busy            = false;
    3e90:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    3e94:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    if (!p_config->skip_gpio_cfg)
    3e98:	b9e3      	cbnz	r3, 3ed4 <nrfx_twi_init+0x78>
        TWI_PIN_INIT(p_config->scl);
    3e9a:	680c      	ldr	r4, [r1, #0]
        case 0: return NRF_P0;
    3e9c:	4b1b      	ldr	r3, [pc, #108]	; (3f0c <nrfx_twi_init+0xb0>)
    *p_pin = pin_number & 0x1F;
    3e9e:	f004 061f 	and.w	r6, r4, #31
    return pin_number >> 5;
    3ea2:	0964      	lsrs	r4, r4, #5
        case 0: return NRF_P0;
    3ea4:	2c01      	cmp	r4, #1
    3ea6:	bf08      	it	eq
    3ea8:	469e      	moveq	lr, r3
    reg->PIN_CNF[pin_number] = cnf;
    3eaa:	f506 74e0 	add.w	r4, r6, #448	; 0x1c0
        case 0: return NRF_P0;
    3eae:	bf18      	it	ne
    3eb0:	f04f 4ea0 	movne.w	lr, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3eb4:	f240 6c0c 	movw	ip, #1548	; 0x60c
    3eb8:	f84e c024 	str.w	ip, [lr, r4, lsl #2]
        TWI_PIN_INIT(p_config->sda);
    3ebc:	684c      	ldr	r4, [r1, #4]
    *p_pin = pin_number & 0x1F;
    3ebe:	f004 061f 	and.w	r6, r4, #31
    return pin_number >> 5;
    3ec2:	0964      	lsrs	r4, r4, #5
        case 0: return NRF_P0;
    3ec4:	2c01      	cmp	r4, #1
    3ec6:	bf18      	it	ne
    3ec8:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3ecc:	f506 74e0 	add.w	r4, r6, #448	; 0x1c0
    3ed0:	f843 c024 	str.w	ip, [r3, r4, lsl #2]
    if (!p_config->skip_psel_cfg)
    3ed4:	7bcb      	ldrb	r3, [r1, #15]
    3ed6:	b92b      	cbnz	r3, 3ee4 <nrfx_twi_init+0x88>
        nrf_twi_pins_set(p_twi, p_config->scl, p_config->sda);
    3ed8:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
    3edc:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    3ee0:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        (nrf_twi_frequency_t)p_config->frequency);
    3ee4:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
    3ee6:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
    3eea:	b11a      	cbz	r2, 3ef4 <nrfx_twi_init+0x98>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twi));
    3eec:	f340 3007 	sbfx	r0, r0, #12, #8
    3ef0:	f7fd fb98 	bl	1624 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    3ef4:	233c      	movs	r3, #60	; 0x3c
    3ef6:	fb03 5507 	mla	r5, r3, r7, r5
    return err_code;
    3efa:	4805      	ldr	r0, [pc, #20]	; (3f10 <nrfx_twi_init+0xb4>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    3efc:	2301      	movs	r3, #1
    3efe:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e
}
    3f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return err_code;
    3f04:	4803      	ldr	r0, [pc, #12]	; (3f14 <nrfx_twi_init+0xb8>)
    3f06:	e7fc      	b.n	3f02 <nrfx_twi_init+0xa6>
    3f08:	20000adc 	.word	0x20000adc
    3f0c:	50000300 	.word	0x50000300
    3f10:	0bad0000 	.word	0x0bad0000
    3f14:	0bad0005 	.word	0x0bad0005

00003f18 <nrfx_twi_enable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    3f18:	6803      	ldr	r3, [r0, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3f1a:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    3f1c:	2105      	movs	r1, #5
    3f1e:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    3f22:	4b04      	ldr	r3, [pc, #16]	; (3f34 <nrfx_twi_enable+0x1c>)
    3f24:	213c      	movs	r1, #60	; 0x3c
    3f26:	fb01 3302 	mla	r3, r1, r2, r3
    3f2a:	2202      	movs	r2, #2
    3f2c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
}
    3f30:	4770      	bx	lr
    3f32:	bf00      	nop
    3f34:	20000adc 	.word	0x20000adc

00003f38 <nrfx_twi_disable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    3f38:	6803      	ldr	r3, [r0, #0]
    p_reg->INTENCLR = mask;
    3f3a:	4a0b      	ldr	r2, [pc, #44]	; (3f68 <nrfx_twi_disable+0x30>)
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3f3c:	7901      	ldrb	r1, [r0, #4]
    3f3e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    3f42:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3f46:	f022 0203 	bic.w	r2, r2, #3
    3f4a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    3f4e:	2200      	movs	r2, #0
    3f50:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    3f54:	4b05      	ldr	r3, [pc, #20]	; (3f6c <nrfx_twi_disable+0x34>)
    3f56:	203c      	movs	r0, #60	; 0x3c
    3f58:	fb00 3301 	mla	r3, r0, r1, r3
    3f5c:	2101      	movs	r1, #1
    3f5e:	f883 102e 	strb.w	r1, [r3, #46]	; 0x2e
    p_cb->busy = false;
    3f62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
    3f66:	4770      	bx	lr
    3f68:	00044286 	.word	0x00044286
    3f6c:	20000adc 	.word	0x20000adc

00003f70 <nrfx_twi_xfer>:
}

nrfx_err_t nrfx_twi_xfer(nrfx_twi_t const *           p_instance,
                         nrfx_twi_xfer_desc_t const * p_xfer_desc,
                         uint32_t                     flags)
{
    3f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3f74:	4f31      	ldr	r7, [pc, #196]	; (403c <nrfx_twi_xfer+0xcc>)

    nrfx_err_t err_code = NRFX_SUCCESS;
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3f76:	7904      	ldrb	r4, [r0, #4]
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twi_xfer((NRF_TWI_Type  *)p_instance->p_twi, p_cb, p_xfer_desc, flags);
    3f78:	f8d0 9000 	ldr.w	r9, [r0]
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3f7c:	233c      	movs	r3, #60	; 0x3c
    3f7e:	fb03 7304 	mla	r3, r3, r4, r7
{
    3f82:	460d      	mov	r5, r1
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3f84:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
    3f88:	2b01      	cmp	r3, #1
{
    3f8a:	4694      	mov	ip, r2
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3f8c:	d104      	bne.n	3f98 <nrfx_twi_xfer+0x28>
    3f8e:	780b      	ldrb	r3, [r1, #0]
    3f90:	2b01      	cmp	r3, #1
    3f92:	d106      	bne.n	3fa2 <nrfx_twi_xfer+0x32>
        return NRFX_ERROR_INVALID_STATE;
    3f94:	482a      	ldr	r0, [pc, #168]	; (4040 <nrfx_twi_xfer+0xd0>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    3f96:	e011      	b.n	3fbc <nrfx_twi_xfer+0x4c>
    else if ((p_cb->prev_suspend == TWI_SUSPEND_RX) && (p_xfer_desc->type != NRFX_TWI_XFER_RX))
    3f98:	2b02      	cmp	r3, #2
    3f9a:	d102      	bne.n	3fa2 <nrfx_twi_xfer+0x32>
    3f9c:	780b      	ldrb	r3, [r1, #0]
    3f9e:	2b01      	cmp	r3, #1
    3fa0:	d1f8      	bne.n	3f94 <nrfx_twi_xfer+0x24>
    if (p_cb->busy)
    3fa2:	263c      	movs	r6, #60	; 0x3c
    p_reg->INTENCLR = mask;
    3fa4:	4b27      	ldr	r3, [pc, #156]	; (4044 <nrfx_twi_xfer+0xd4>)
    3fa6:	f8c9 3308 	str.w	r3, [r9, #776]	; 0x308
    3faa:	fb06 7604 	mla	r6, r6, r4, r7
    3fae:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
    3fb2:	b12b      	cbz	r3, 3fc0 <nrfx_twi_xfer+0x50>
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    3fb4:	68b3      	ldr	r3, [r6, #8]
        return err_code;
    3fb6:	4824      	ldr	r0, [pc, #144]	; (4048 <nrfx_twi_xfer+0xd8>)
    p_reg->INTENSET = mask;
    3fb8:	f8c9 3304 	str.w	r3, [r9, #772]	; 0x304
}
    3fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        p_cb->busy = (TWI_FLAG_NO_HANDLER_IN_USE(flags)) ? false : true;
    3fc0:	f08c 0304 	eor.w	r3, ip, #4
    3fc4:	f3c3 0380 	ubfx	r3, r3, #2, #1
    3fc8:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags       = flags;
    3fcc:	f8c6 c020 	str.w	ip, [r6, #32]
    p_cb->xfer_desc   = *p_xfer_desc;
    3fd0:	46a8      	mov	r8, r5
    3fd2:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
    3fd6:	f106 0e0c 	add.w	lr, r6, #12
    3fda:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    3fde:	f8d8 3000 	ldr.w	r3, [r8]
    3fe2:	f8ce 3000 	str.w	r3, [lr]
    p_cb->curr_length = p_xfer_desc->primary_length;
    3fe6:	686b      	ldr	r3, [r5, #4]
    3fe8:	62b3      	str	r3, [r6, #40]	; 0x28
    p_cb->p_curr_buf  = p_xfer_desc->p_primary_buf;
    3fea:	68eb      	ldr	r3, [r5, #12]
    3fec:	6273      	str	r3, [r6, #36]	; 0x24
    p_reg->ADDRESS = address;
    3fee:	786b      	ldrb	r3, [r5, #1]
    3ff0:	f8c9 3588 	str.w	r3, [r9, #1416]	; 0x588
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    3ff4:	782b      	ldrb	r3, [r5, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3ff6:	ebc4 1a04 	rsb	sl, r4, r4, lsl #4
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    3ffa:	2b01      	cmp	r3, #1
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3ffc:	eb07 0a8a 	add.w	sl, r7, sl, lsl #2
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    4000:	d017      	beq.n	4032 <nrfx_twi_xfer+0xc2>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    4002:	b99b      	cbnz	r3, 402c <nrfx_twi_xfer+0xbc>
    4004:	f3cc 1c40 	ubfx	ip, ip, #5, #1
        p_cb->curr_tx_no_stop = ((p_xfer_desc->type == NRFX_TWI_XFER_TX) &&
    4008:	233c      	movs	r3, #60	; 0x3c
    400a:	fb03 7304 	mla	r3, r3, r4, r7
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    400e:	4651      	mov	r1, sl
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    4010:	f883 c02c 	strb.w	ip, [r3, #44]	; 0x2c
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    4014:	4648      	mov	r0, r9
    4016:	f7ff fe2d 	bl	3c74 <twi_tx_start_transfer>
    if (p_cb->handler == NULL)
    401a:	233c      	movs	r3, #60	; 0x3c
    401c:	435c      	muls	r4, r3
    401e:	193a      	adds	r2, r7, r4
    4020:	593b      	ldr	r3, [r7, r4]
    4022:	2b00      	cmp	r3, #0
    4024:	d1ca      	bne.n	3fbc <nrfx_twi_xfer+0x4c>
        p_cb->busy = false;
    4026:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    402a:	e7c7      	b.n	3fbc <nrfx_twi_xfer+0x4c>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    402c:	f04f 0c01 	mov.w	ip, #1
    4030:	e7ea      	b.n	4008 <nrfx_twi_xfer+0x98>
        err_code = twi_rx_start_transfer(p_twi, p_cb);
    4032:	4651      	mov	r1, sl
    4034:	4648      	mov	r0, r9
    4036:	f7ff fe9f 	bl	3d78 <twi_rx_start_transfer>
    403a:	e7ee      	b.n	401a <nrfx_twi_xfer+0xaa>
    403c:	20000adc 	.word	0x20000adc
    4040:	0bad0005 	.word	0x0bad0005
    4044:	00044286 	.word	0x00044286
    4048:	0bad000b 	.word	0x0bad000b

0000404c <nrfx_twi_0_irq_handler>:

}

#if NRFX_CHECK(NRFX_TWI0_ENABLED)
void nrfx_twi_0_irq_handler(void)
{
    404c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (twi_transfer(p_twi, p_cb))
    404e:	4c32      	ldr	r4, [pc, #200]	; (4118 <nrfx_twi_0_irq_handler+0xcc>)
    4050:	4832      	ldr	r0, [pc, #200]	; (411c <nrfx_twi_0_irq_handler+0xd0>)
{
    4052:	b087      	sub	sp, #28
    if (twi_transfer(p_twi, p_cb))
    4054:	4621      	mov	r1, r4
    4056:	f002 f9e5 	bl	6424 <twi_transfer>
    405a:	2800      	cmp	r0, #0
    405c:	d159      	bne.n	4112 <nrfx_twi_0_irq_handler+0xc6>
    if (!p_cb->error &&
    405e:	f894 702f 	ldrb.w	r7, [r4, #47]	; 0x2f
    4062:	b9ff      	cbnz	r7, 40a4 <nrfx_twi_0_irq_handler+0x58>
        ((p_cb->xfer_desc.type == NRFX_TWI_XFER_TXRX) ||
    4064:	7b22      	ldrb	r2, [r4, #12]
    if (!p_cb->error &&
    4066:	1e93      	subs	r3, r2, #2
    4068:	2b01      	cmp	r3, #1
    406a:	d81b      	bhi.n	40a4 <nrfx_twi_0_irq_handler+0x58>
         (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)) &&
    406c:	6a60      	ldr	r0, [r4, #36]	; 0x24
    406e:	69a3      	ldr	r3, [r4, #24]
    4070:	4298      	cmp	r0, r3
    4072:	d117      	bne.n	40a4 <nrfx_twi_0_irq_handler+0x58>
        p_cb->p_curr_buf      = p_cb->xfer_desc.p_secondary_buf;
    4074:	69e3      	ldr	r3, [r4, #28]
    4076:	6263      	str	r3, [r4, #36]	; 0x24
        p_cb->curr_length     = p_cb->xfer_desc.secondary_length;
    4078:	6963      	ldr	r3, [r4, #20]
    407a:	62a3      	str	r3, [r4, #40]	; 0x28
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    407c:	6a23      	ldr	r3, [r4, #32]
            (void)twi_tx_start_transfer(p_twi, p_cb);
    407e:	4827      	ldr	r0, [pc, #156]	; (411c <nrfx_twi_0_irq_handler+0xd0>)
        p_cb->prev_suspend    = TWI_NO_SUSPEND;
    4080:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    4084:	f3c3 1340 	ubfx	r3, r3, #5, #1
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    4088:	2a03      	cmp	r2, #3
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    408a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    408e:	d104      	bne.n	409a <nrfx_twi_0_irq_handler+0x4e>
    twi_irq_handler(NRF_TWI0, &m_cb[NRFX_TWI0_INST_IDX]);
}
    4090:	b007      	add	sp, #28
    4092:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            (void)twi_tx_start_transfer(p_twi, p_cb);
    4096:	f7ff bded 	b.w	3c74 <twi_tx_start_transfer>
}
    409a:	b007      	add	sp, #28
    409c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            (void)twi_rx_start_transfer(p_twi, p_cb);
    40a0:	f7ff be6a 	b.w	3d78 <twi_rx_start_transfer>
        event.xfer_desc = p_cb->xfer_desc;
    40a4:	4e1e      	ldr	r6, [pc, #120]	; (4120 <nrfx_twi_0_irq_handler+0xd4>)
    40a6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    40a8:	ad01      	add	r5, sp, #4
    40aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    40ac:	6833      	ldr	r3, [r6, #0]
    40ae:	602b      	str	r3, [r5, #0]
        if (p_cb->error)
    40b0:	b347      	cbz	r7, 4104 <nrfx_twi_0_irq_handler+0xb8>
    uint32_t error_source = p_reg->ERRORSRC;
    40b2:	4a1a      	ldr	r2, [pc, #104]	; (411c <nrfx_twi_0_irq_handler+0xd0>)
    40b4:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    40b8:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
            if (errorsrc & NRF_TWI_ERROR_ADDRESS_NACK)
    40bc:	f013 0102 	ands.w	r1, r3, #2
    40c0:	d006      	beq.n	40d0 <nrfx_twi_0_irq_handler+0x84>
                event.type = NRFX_TWI_EVT_ADDRESS_NACK;
    40c2:	2301      	movs	r3, #1
    40c4:	f88d 3000 	strb.w	r3, [sp]
        p_cb->busy = false;
    40c8:	2300      	movs	r3, #0
    40ca:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    40ce:	e007      	b.n	40e0 <nrfx_twi_0_irq_handler+0x94>
            else if (errorsrc & NRF_TWI_ERROR_DATA_NACK)
    40d0:	f013 0204 	ands.w	r2, r3, #4
    40d4:	d009      	beq.n	40ea <nrfx_twi_0_irq_handler+0x9e>
                event.type = NRFX_TWI_EVT_DATA_NACK;
    40d6:	2302      	movs	r3, #2
    40d8:	f88d 3000 	strb.w	r3, [sp]
        p_cb->busy = false;
    40dc:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
            p_cb->handler(&event, p_cb->p_context);
    40e0:	e9d4 3100 	ldrd	r3, r1, [r4]
    40e4:	4668      	mov	r0, sp
    40e6:	4798      	blx	r3
}
    40e8:	e013      	b.n	4112 <nrfx_twi_0_irq_handler+0xc6>
            else if (errorsrc & NRF_TWI_ERROR_OVERRUN)
    40ea:	f013 0301 	ands.w	r3, r3, #1
    40ee:	d005      	beq.n	40fc <nrfx_twi_0_irq_handler+0xb0>
                event.type = NRFX_TWI_EVT_OVERRUN;
    40f0:	2303      	movs	r3, #3
    40f2:	f88d 3000 	strb.w	r3, [sp]
        p_cb->busy = false;
    40f6:	f884 2030 	strb.w	r2, [r4, #48]	; 0x30
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    40fa:	e7f1      	b.n	40e0 <nrfx_twi_0_irq_handler+0x94>
                event.type = NRFX_TWI_EVT_BUS_ERROR;
    40fc:	2204      	movs	r2, #4
    40fe:	f88d 2000 	strb.w	r2, [sp]
    4102:	e7e2      	b.n	40ca <nrfx_twi_0_irq_handler+0x7e>
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    4104:	6a23      	ldr	r3, [r4, #32]
            event.type = NRFX_TWI_EVT_DONE;
    4106:	f88d 7000 	strb.w	r7, [sp]
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    410a:	075b      	lsls	r3, r3, #29
        p_cb->busy = false;
    410c:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    4110:	d5e6      	bpl.n	40e0 <nrfx_twi_0_irq_handler+0x94>
}
    4112:	b007      	add	sp, #28
    4114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4116:	bf00      	nop
    4118:	20000adc 	.word	0x20000adc
    411c:	40003000 	.word	0x40003000
    4120:	20000ae8 	.word	0x20000ae8

00004124 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    4124:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    4126:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    412a:	095b      	lsrs	r3, r3, #5
        case 0: return NRF_P0;
    412c:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    412e:	6002      	str	r2, [r0, #0]
}
    4130:	4802      	ldr	r0, [pc, #8]	; (413c <nrf_gpio_pin_port_decode+0x18>)
    4132:	bf18      	it	ne
    4134:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    4138:	4770      	bx	lr
    413a:	bf00      	nop
    413c:	50000300 	.word	0x50000300

00004140 <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    4140:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4142:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
    4144:	f002 fa06 	bl	6554 <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
    4148:	4608      	mov	r0, r1
    414a:	f002 fa03 	bl	6554 <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    414e:	a801      	add	r0, sp, #4
    4150:	9601      	str	r6, [sp, #4]
    4152:	f7ff ffe7 	bl	4124 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4156:	9b01      	ldr	r3, [sp, #4]
    4158:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
{
    415c:	460c      	mov	r4, r1
    415e:	f240 610d 	movw	r1, #1549	; 0x60d
    4162:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4166:	a801      	add	r0, sp, #4
    4168:	9401      	str	r4, [sp, #4]
    416a:	f7ff ffdb 	bl	4124 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    416e:	9b01      	ldr	r3, [sp, #4]
    4170:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    4174:	2509      	movs	r5, #9
    4176:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    417a:	2004      	movs	r0, #4
    417c:	f002 f8ad 	bl	62da <nrfx_busy_wait>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4180:	2701      	movs	r7, #1
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4182:	a801      	add	r0, sp, #4
    4184:	9401      	str	r4, [sp, #4]
    4186:	f7ff ffcd 	bl	4124 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    418a:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    418c:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4190:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    4192:	07db      	lsls	r3, r3, #31
    4194:	d415      	bmi.n	41c2 <nrfx_twi_twim_bus_recover+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4196:	a801      	add	r0, sp, #4
    4198:	9601      	str	r6, [sp, #4]
    419a:	f7ff ffc3 	bl	4124 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    419e:	9b01      	ldr	r3, [sp, #4]
    41a0:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
    41a4:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    41a8:	2004      	movs	r0, #4
    41aa:	f002 f896 	bl	62da <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
    41ae:	4630      	mov	r0, r6
    41b0:	f002 f9d0 	bl	6554 <nrf_gpio_pin_set>
    for (uint8_t i = 0; i < 9; i++)
    41b4:	3d01      	subs	r5, #1
            NRFX_DELAY_US(4);
    41b6:	2004      	movs	r0, #4
    41b8:	f002 f88f 	bl	62da <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    41bc:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    41c0:	d1df      	bne.n	4182 <nrfx_twi_twim_bus_recover+0x42>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    41c2:	a801      	add	r0, sp, #4
    41c4:	9401      	str	r4, [sp, #4]
    41c6:	f7ff ffad 	bl	4124 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    41ca:	9a01      	ldr	r2, [sp, #4]
    41cc:	2301      	movs	r3, #1
    41ce:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    41d0:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    41d4:	2004      	movs	r0, #4
    41d6:	f002 f880 	bl	62da <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
    41da:	4620      	mov	r0, r4
    41dc:	f002 f9ba 	bl	6554 <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
    41e0:	2004      	movs	r0, #4
    41e2:	f002 f87a 	bl	62da <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    41e6:	a801      	add	r0, sp, #4
    41e8:	9401      	str	r4, [sp, #4]
    41ea:	f7ff ff9b 	bl	4124 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    41ee:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    41f0:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    41f4:	4803      	ldr	r0, [pc, #12]	; (4204 <nrfx_twi_twim_bus_recover+0xc4>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    41f6:	40d3      	lsrs	r3, r2
    41f8:	f003 0301 	and.w	r3, r3, #1
    41fc:	1ac0      	subs	r0, r0, r3
    41fe:	b003      	add	sp, #12
    4200:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4202:	bf00      	nop
    4204:	0bad0001 	.word	0x0bad0001

00004208 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    4208:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    420a:	4c14      	ldr	r4, [pc, #80]	; (425c <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    420c:	4a14      	ldr	r2, [pc, #80]	; (4260 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    420e:	4915      	ldr	r1, [pc, #84]	; (4264 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4210:	2303      	movs	r3, #3
    4212:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4214:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4216:	4b14      	ldr	r3, [pc, #80]	; (4268 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4218:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    421a:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    421c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    4220:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    4222:	2300      	movs	r3, #0
    4224:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4226:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4228:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    422a:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    422c:	4a0f      	ldr	r2, [pc, #60]	; (426c <_DoInit+0x64>)
    422e:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    4230:	2210      	movs	r2, #16
    4232:	66a2      	str	r2, [r4, #104]	; 0x68
  STRCPY((char*)&p->acID[7], "RTT");
    4234:	1de0      	adds	r0, r4, #7
  p->aDown[0].RdOff         = 0u;
    4236:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4238:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    423a:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    423c:	f001 fbb5 	bl	59aa <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4240:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4244:	490a      	ldr	r1, [pc, #40]	; (4270 <_DoInit+0x68>)
    4246:	4620      	mov	r0, r4
    4248:	f001 fbaf 	bl	59aa <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    424c:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    4250:	2320      	movs	r3, #32
    4252:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4254:	f3bf 8f5f 	dmb	sy
}
    4258:	bd10      	pop	{r4, pc}
    425a:	bf00      	nop
    425c:	20000b18 	.word	0x20000b18
    4260:	000071c4 	.word	0x000071c4
    4264:	000071cd 	.word	0x000071cd
    4268:	20000df6 	.word	0x20000df6
    426c:	20000de6 	.word	0x20000de6
    4270:	000071d1 	.word	0x000071d1

00004274 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4274:	4b0e      	ldr	r3, [pc, #56]	; (42b0 <z_sys_init_run_level+0x3c>)
{
    4276:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4278:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    427c:	3001      	adds	r0, #1
    427e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    4282:	42a6      	cmp	r6, r4
    4284:	d800      	bhi.n	4288 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4286:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4288:	e9d4 3500 	ldrd	r3, r5, [r4]
    428c:	4628      	mov	r0, r5
    428e:	4798      	blx	r3
		if (dev != NULL) {
    4290:	b165      	cbz	r5, 42ac <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    4292:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    4294:	b130      	cbz	r0, 42a4 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4296:	2800      	cmp	r0, #0
    4298:	bfb8      	it	lt
    429a:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
    429c:	28ff      	cmp	r0, #255	; 0xff
    429e:	bfa8      	it	ge
    42a0:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    42a2:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    42a4:	785a      	ldrb	r2, [r3, #1]
    42a6:	f042 0201 	orr.w	r2, r2, #1
    42aa:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    42ac:	3408      	adds	r4, #8
    42ae:	e7e8      	b.n	4282 <z_sys_init_run_level+0xe>
    42b0:	00006db4 	.word	0x00006db4

000042b4 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    42b4:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    42b6:	4b0a      	ldr	r3, [pc, #40]	; (42e0 <bg_thread_main+0x2c>)
    42b8:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    42ba:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    42bc:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    42be:	f7ff ffd9 	bl	4274 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    42c2:	f000 ffe3 	bl	528c <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    42c6:	2003      	movs	r0, #3
    42c8:	f7ff ffd4 	bl	4274 <z_sys_init_run_level>

	z_init_static_threads();
    42cc:	f000 f93c 	bl	4548 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    42d0:	f7fc f974 	bl	5bc <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    42d4:	4a03      	ldr	r2, [pc, #12]	; (42e4 <bg_thread_main+0x30>)
    42d6:	7b13      	ldrb	r3, [r2, #12]
    42d8:	f023 0301 	bic.w	r3, r3, #1
    42dc:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    42de:	bd08      	pop	{r3, pc}
    42e0:	200011f6 	.word	0x200011f6
    42e4:	20000450 	.word	0x20000450

000042e8 <z_bss_zero>:
{
    42e8:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    42ea:	4803      	ldr	r0, [pc, #12]	; (42f8 <z_bss_zero+0x10>)
    42ec:	4a03      	ldr	r2, [pc, #12]	; (42fc <z_bss_zero+0x14>)
    42ee:	2100      	movs	r1, #0
    42f0:	1a12      	subs	r2, r2, r0
    42f2:	f002 f969 	bl	65c8 <z_early_memset>
}
    42f6:	bd08      	pop	{r3, pc}
    42f8:	20000200 	.word	0x20000200
    42fc:	200011f8 	.word	0x200011f8

00004300 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    4300:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    4302:	2300      	movs	r3, #0
{
    4304:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    4306:	2201      	movs	r2, #1
    4308:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    430c:	4e13      	ldr	r6, [pc, #76]	; (435c <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    430e:	4d14      	ldr	r5, [pc, #80]	; (4360 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    4310:	9301      	str	r3, [sp, #4]
    4312:	220f      	movs	r2, #15
    4314:	e9cd 3202 	strd	r3, r2, [sp, #8]
    4318:	4912      	ldr	r1, [pc, #72]	; (4364 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    431a:	2318      	movs	r3, #24
    431c:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    4320:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    4324:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    4326:	f44f 70b0 	mov.w	r0, #352	; 0x160
    432a:	fb00 1104 	mla	r1, r0, r4, r1
    432e:	4b0e      	ldr	r3, [pc, #56]	; (4368 <z_init_cpu+0x68>)
    4330:	9500      	str	r5, [sp, #0]
    4332:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4336:	4630      	mov	r0, r6
    4338:	f000 f8d4 	bl	44e4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    433c:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    433e:	4a0b      	ldr	r2, [pc, #44]	; (436c <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    4340:	60ee      	str	r6, [r5, #12]
    4342:	f023 0304 	bic.w	r3, r3, #4
    4346:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4348:	f44f 6302 	mov.w	r3, #2080	; 0x820
    434c:	fb04 3303 	mla	r3, r4, r3, r3
    4350:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    4352:	752c      	strb	r4, [r5, #20]
	_kernel.cpus[id].irq_stack =
    4354:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    4356:	b006      	add	sp, #24
    4358:	bd70      	pop	{r4, r5, r6, pc}
    435a:	bf00      	nop
    435c:	200003d0 	.word	0x200003d0
    4360:	20000bc0 	.word	0x20000bc0
    4364:	20001a20 	.word	0x20001a20
    4368:	00004601 	.word	0x00004601
    436c:	20001200 	.word	0x20001200

00004370 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4370:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4372:	4b2d      	ldr	r3, [pc, #180]	; (4428 <z_cstart+0xb8>)
    4374:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4376:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    437a:	4d2c      	ldr	r5, [pc, #176]	; (442c <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    437c:	4e2c      	ldr	r6, [pc, #176]	; (4430 <z_cstart+0xc0>)
    437e:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4380:	4f2c      	ldr	r7, [pc, #176]	; (4434 <z_cstart+0xc4>)
    4382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4386:	2400      	movs	r4, #0
    4388:	616b      	str	r3, [r5, #20]
    438a:	23e0      	movs	r3, #224	; 0xe0
    438c:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4390:	77ec      	strb	r4, [r5, #31]
    4392:	762c      	strb	r4, [r5, #24]
    4394:	766c      	strb	r4, [r5, #25]
    4396:	76ac      	strb	r4, [r5, #26]
    4398:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    439c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    439e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    43a2:	626b      	str	r3, [r5, #36]	; 0x24
    43a4:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    43a8:	f7fd fb3c 	bl	1a24 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    43ac:	f7fd f91c 	bl	15e8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    43b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    43b4:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    43b6:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    43b8:	f7fd fc6e 	bl	1c98 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    43bc:	f7fd fbd4 	bl	1b68 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    43c0:	f240 1301 	movw	r3, #257	; 0x101
    43c4:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    43c8:	ab06      	add	r3, sp, #24
    43ca:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    43cc:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    43d0:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    43d2:	f002 f8d3 	bl	657c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    43d6:	4620      	mov	r0, r4
    43d8:	f7ff ff4c 	bl	4274 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    43dc:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    43de:	4d16      	ldr	r5, [pc, #88]	; (4438 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    43e0:	f7ff ff48 	bl	4274 <z_sys_init_run_level>
	z_sched_init();
    43e4:	f000 fc68 	bl	4cb8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    43e8:	4b14      	ldr	r3, [pc, #80]	; (443c <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
    43ea:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    43ec:	9305      	str	r3, [sp, #20]
    43ee:	2301      	movs	r3, #1
    43f0:	4913      	ldr	r1, [pc, #76]	; (4440 <z_cstart+0xd0>)
    43f2:	9400      	str	r4, [sp, #0]
    43f4:	e9cd 4303 	strd	r4, r3, [sp, #12]
    43f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    43fc:	463b      	mov	r3, r7
    43fe:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4402:	4628      	mov	r0, r5
    4404:	f000 f86e 	bl	44e4 <z_setup_new_thread>
    4408:	7b6a      	ldrb	r2, [r5, #13]
    440a:	4606      	mov	r6, r0
    440c:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    4410:	4628      	mov	r0, r5
    4412:	736a      	strb	r2, [r5, #13]
    4414:	f002 f998 	bl	6748 <z_ready_thread>
	z_init_cpu(0);
    4418:	4620      	mov	r0, r4
    441a:	f7ff ff71 	bl	4300 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    441e:	463a      	mov	r2, r7
    4420:	4631      	mov	r1, r6
    4422:	4628      	mov	r0, r5
    4424:	f7fd f9d8 	bl	17d8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4428:	20001a20 	.word	0x20001a20
    442c:	e000ed00 	.word	0xe000ed00
    4430:	20000bc0 	.word	0x20000bc0
    4434:	000042b5 	.word	0x000042b5
    4438:	20000450 	.word	0x20000450
    443c:	000071d8 	.word	0x000071d8
    4440:	20001b80 	.word	0x20001b80

00004444 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    4444:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4446:	4b0e      	ldr	r3, [pc, #56]	; (4480 <init_mem_slab_module+0x3c>)
    4448:	4c0e      	ldr	r4, [pc, #56]	; (4484 <init_mem_slab_module+0x40>)
    444a:	42a3      	cmp	r3, r4
    444c:	d301      	bcc.n	4452 <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    444e:	2000      	movs	r0, #0
	return rc;
}
    4450:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4452:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    4456:	ea41 0200 	orr.w	r2, r1, r0
    445a:	f012 0203 	ands.w	r2, r2, #3
    445e:	d10b      	bne.n	4478 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    4460:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    4462:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4464:	42aa      	cmp	r2, r5
    4466:	d101      	bne.n	446c <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4468:	331c      	adds	r3, #28
    446a:	e7ee      	b.n	444a <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    446c:	695e      	ldr	r6, [r3, #20]
    446e:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4470:	3201      	adds	r2, #1
		slab->free_list = p;
    4472:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    4474:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    4476:	e7f5      	b.n	4464 <init_mem_slab_module+0x20>
	return rc;
    4478:	f06f 0015 	mvn.w	r0, #21
    447c:	e7e8      	b.n	4450 <init_mem_slab_module+0xc>
    447e:	bf00      	nop
    4480:	200001ac 	.word	0x200001ac
    4484:	200001ac 	.word	0x200001ac

00004488 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4488:	b573      	push	{r0, r1, r4, r5, r6, lr}
    448a:	460c      	mov	r4, r1
	__asm__ volatile(
    448c:	f04f 0520 	mov.w	r5, #32
    4490:	f3ef 8111 	mrs	r1, BASEPRI
    4494:	f385 8812 	msr	BASEPRI_MAX, r5
    4498:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    449c:	6945      	ldr	r5, [r0, #20]
    449e:	b15d      	cbz	r5, 44b8 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    44a0:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    44a2:	682b      	ldr	r3, [r5, #0]
    44a4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    44a6:	6983      	ldr	r3, [r0, #24]
    44a8:	3301      	adds	r3, #1
    44aa:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    44ac:	2000      	movs	r0, #0
	__asm__ volatile(
    44ae:	f381 8811 	msr	BASEPRI, r1
    44b2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    44b6:	e011      	b.n	44dc <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    44b8:	ea52 0603 	orrs.w	r6, r2, r3
    44bc:	d103      	bne.n	44c6 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    44be:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    44c0:	f06f 000b 	mvn.w	r0, #11
    44c4:	e7f3      	b.n	44ae <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    44c6:	e9cd 2300 	strd	r2, r3, [sp]
    44ca:	4602      	mov	r2, r0
    44cc:	3008      	adds	r0, #8
    44ce:	f000 fb07 	bl	4ae0 <z_pend_curr>
		if (result == 0) {
    44d2:	b918      	cbnz	r0, 44dc <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    44d4:	4b02      	ldr	r3, [pc, #8]	; (44e0 <k_mem_slab_alloc+0x58>)
    44d6:	689b      	ldr	r3, [r3, #8]
    44d8:	695b      	ldr	r3, [r3, #20]
    44da:	6023      	str	r3, [r4, #0]
}
    44dc:	b002      	add	sp, #8
    44de:	bd70      	pop	{r4, r5, r6, pc}
    44e0:	20000bc0 	.word	0x20000bc0

000044e4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    44e4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    44e8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    44ea:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    44ec:	2604      	movs	r6, #4
    44ee:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    44f0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    44f2:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    44f4:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    44f8:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    44fa:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    44fc:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4500:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    4502:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4504:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    4508:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    450a:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    450e:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    4512:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    4514:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    4516:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    4518:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    451c:	9202      	str	r2, [sp, #8]
    451e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4520:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    4522:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4524:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4526:	9200      	str	r2, [sp, #0]
    4528:	4642      	mov	r2, r8
{
    452a:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    452c:	f7fd f922 	bl	1774 <arch_new_thread>
	if (!_current) {
    4530:	4b04      	ldr	r3, [pc, #16]	; (4544 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    4532:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    4534:	689b      	ldr	r3, [r3, #8]
    4536:	b103      	cbz	r3, 453a <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    4538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    453a:	6723      	str	r3, [r4, #112]	; 0x70
}
    453c:	4640      	mov	r0, r8
    453e:	b004      	add	sp, #16
    4540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4544:	20000bc0 	.word	0x20000bc0

00004548 <z_init_static_threads>:
{
    4548:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    454c:	4c29      	ldr	r4, [pc, #164]	; (45f4 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    454e:	4d2a      	ldr	r5, [pc, #168]	; (45f8 <z_init_static_threads+0xb0>)
{
    4550:	b087      	sub	sp, #28
    4552:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    4554:	42ae      	cmp	r6, r5
    4556:	f104 0430 	add.w	r4, r4, #48	; 0x30
    455a:	d30f      	bcc.n	457c <z_init_static_threads+0x34>
	k_sched_lock();
    455c:	f000 fb7c 	bl	4c58 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    4560:	4c24      	ldr	r4, [pc, #144]	; (45f4 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4562:	f8df 9098 	ldr.w	r9, [pc, #152]	; 45fc <z_init_static_threads+0xb4>
    4566:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    456a:	f240 37e7 	movw	r7, #999	; 0x3e7
    456e:	42ac      	cmp	r4, r5
    4570:	d320      	bcc.n	45b4 <z_init_static_threads+0x6c>
}
    4572:	b007      	add	sp, #28
    4574:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    4578:	f000 bb82 	b.w	4c80 <k_sched_unlock>
		z_setup_new_thread(
    457c:	f854 3c04 	ldr.w	r3, [r4, #-4]
    4580:	9305      	str	r3, [sp, #20]
    4582:	f854 3c10 	ldr.w	r3, [r4, #-16]
    4586:	9304      	str	r3, [sp, #16]
    4588:	f854 3c14 	ldr.w	r3, [r4, #-20]
    458c:	9303      	str	r3, [sp, #12]
    458e:	f854 3c18 	ldr.w	r3, [r4, #-24]
    4592:	9302      	str	r3, [sp, #8]
    4594:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    4598:	9301      	str	r3, [sp, #4]
    459a:	f854 3c20 	ldr.w	r3, [r4, #-32]
    459e:	9300      	str	r3, [sp, #0]
    45a0:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    45a4:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    45a8:	f7ff ff9c 	bl	44e4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    45ac:	f854 3c30 	ldr.w	r3, [r4, #-48]
    45b0:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    45b2:	e7ce      	b.n	4552 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    45b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    45b6:	1c5a      	adds	r2, r3, #1
    45b8:	d00d      	beq.n	45d6 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    45ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    45be:	2100      	movs	r1, #0
    45c0:	4638      	mov	r0, r7
    45c2:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    45c6:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    45ca:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    45ce:	d104      	bne.n	45da <z_init_static_threads+0x92>
	z_sched_start(thread);
    45d0:	4640      	mov	r0, r8
    45d2:	f000 faf1 	bl	4bb8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    45d6:	3430      	adds	r4, #48	; 0x30
    45d8:	e7c9      	b.n	456e <z_init_static_threads+0x26>
    45da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    45de:	2300      	movs	r3, #0
    45e0:	f7fb fd8e 	bl	100 <__aeabi_uldivmod>
    45e4:	4602      	mov	r2, r0
    45e6:	460b      	mov	r3, r1
    45e8:	f108 0018 	add.w	r0, r8, #24
    45ec:	4649      	mov	r1, r9
    45ee:	f000 fcc9 	bl	4f84 <z_add_timeout>
    45f2:	e7f0      	b.n	45d6 <z_init_static_threads+0x8e>
    45f4:	200001ac 	.word	0x200001ac
    45f8:	200001ac 	.word	0x200001ac
    45fc:	000066b5 	.word	0x000066b5

00004600 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    4600:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4602:	4c0b      	ldr	r4, [pc, #44]	; (4630 <idle+0x30>)
	return !z_sys_post_kernel;
    4604:	4d0b      	ldr	r5, [pc, #44]	; (4634 <idle+0x34>)
	__asm__ volatile(
    4606:	f04f 0220 	mov.w	r2, #32
    460a:	f3ef 8311 	mrs	r3, BASEPRI
    460e:	f382 8812 	msr	BASEPRI_MAX, r2
    4612:	f3bf 8f6f 	isb	sy
    4616:	f002 f916 	bl	6846 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    461a:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    461c:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    461e:	b913      	cbnz	r3, 4626 <idle+0x26>
	arch_cpu_idle();
    4620:	f7fc ffe8 	bl	15f4 <arch_cpu_idle>
}
    4624:	e7ef      	b.n	4606 <idle+0x6>
    4626:	f7fc fe41 	bl	12ac <pm_system_suspend>
    462a:	2800      	cmp	r0, #0
    462c:	d1eb      	bne.n	4606 <idle+0x6>
    462e:	e7f7      	b.n	4620 <idle+0x20>
    4630:	20000bc0 	.word	0x20000bc0
    4634:	200011f6 	.word	0x200011f6

00004638 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4638:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    463c:	4604      	mov	r4, r0
    463e:	4617      	mov	r7, r2
    4640:	461e      	mov	r6, r3
    4642:	f04f 0320 	mov.w	r3, #32
    4646:	f3ef 8811 	mrs	r8, BASEPRI
    464a:	f383 8812 	msr	BASEPRI_MAX, r3
    464e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    4652:	68c3      	ldr	r3, [r0, #12]
    4654:	4a32      	ldr	r2, [pc, #200]	; (4720 <z_impl_k_mutex_lock+0xe8>)
    4656:	b17b      	cbz	r3, 4678 <z_impl_k_mutex_lock+0x40>
    4658:	6880      	ldr	r0, [r0, #8]
    465a:	6891      	ldr	r1, [r2, #8]
    465c:	4288      	cmp	r0, r1
    465e:	d019      	beq.n	4694 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    4660:	ea57 0306 	orrs.w	r3, r7, r6
    4664:	d118      	bne.n	4698 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    4666:	f388 8811 	msr	BASEPRI, r8
    466a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    466e:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4672:	b002      	add	sp, #8
    4674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    4678:	6891      	ldr	r1, [r2, #8]
    467a:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    467e:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    4680:	3301      	adds	r3, #1
    4682:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    4684:	6893      	ldr	r3, [r2, #8]
    4686:	60a3      	str	r3, [r4, #8]
    4688:	f388 8811 	msr	BASEPRI, r8
    468c:	f3bf 8f6f 	isb	sy
		return 0;
    4690:	2000      	movs	r0, #0
    4692:	e7ee      	b.n	4672 <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    4694:	6921      	ldr	r1, [r4, #16]
    4696:	e7f2      	b.n	467e <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4698:	f991 100e 	ldrsb.w	r1, [r1, #14]
    469c:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    46a0:	4299      	cmp	r1, r3
    46a2:	bfa8      	it	ge
    46a4:	4619      	movge	r1, r3
    46a6:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    46aa:	4291      	cmp	r1, r2
    46ac:	bfb8      	it	lt
    46ae:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    46b0:	428b      	cmp	r3, r1
    46b2:	dd2e      	ble.n	4712 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    46b4:	f001 ffdd 	bl	6672 <adjust_owner_prio.isra.0>
    46b8:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    46ba:	e9cd 7600 	strd	r7, r6, [sp]
    46be:	4819      	ldr	r0, [pc, #100]	; (4724 <z_impl_k_mutex_lock+0xec>)
    46c0:	4622      	mov	r2, r4
    46c2:	4641      	mov	r1, r8
    46c4:	f000 fa0c 	bl	4ae0 <z_pend_curr>
	if (got_mutex == 0) {
    46c8:	2800      	cmp	r0, #0
    46ca:	d0e1      	beq.n	4690 <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    46cc:	f04f 0320 	mov.w	r3, #32
    46d0:	f3ef 8611 	mrs	r6, BASEPRI
    46d4:	f383 8812 	msr	BASEPRI_MAX, r3
    46d8:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    46dc:	6823      	ldr	r3, [r4, #0]
    46de:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46e0:	429c      	cmp	r4, r3
    46e2:	d00a      	beq.n	46fa <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    46e4:	b14b      	cbz	r3, 46fa <z_impl_k_mutex_lock+0xc2>
    46e6:	f993 300e 	ldrsb.w	r3, [r3, #14]
    46ea:	4299      	cmp	r1, r3
    46ec:	bfa8      	it	ge
    46ee:	4619      	movge	r1, r3
    46f0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    46f4:	4299      	cmp	r1, r3
    46f6:	bfb8      	it	lt
    46f8:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    46fa:	68a0      	ldr	r0, [r4, #8]
    46fc:	f001 ffb9 	bl	6672 <adjust_owner_prio.isra.0>
    4700:	b948      	cbnz	r0, 4716 <z_impl_k_mutex_lock+0xde>
    4702:	b945      	cbnz	r5, 4716 <z_impl_k_mutex_lock+0xde>
	__asm__ volatile(
    4704:	f386 8811 	msr	BASEPRI, r6
    4708:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    470c:	f06f 000a 	mvn.w	r0, #10
    4710:	e7af      	b.n	4672 <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    4712:	2500      	movs	r5, #0
    4714:	e7d1      	b.n	46ba <z_impl_k_mutex_lock+0x82>
		z_reschedule(&lock, key);
    4716:	4803      	ldr	r0, [pc, #12]	; (4724 <z_impl_k_mutex_lock+0xec>)
    4718:	4631      	mov	r1, r6
    471a:	f000 fa3b 	bl	4b94 <z_reschedule>
    471e:	e7f5      	b.n	470c <z_impl_k_mutex_lock+0xd4>
    4720:	20000bc0 	.word	0x20000bc0
    4724:	200011f7 	.word	0x200011f7

00004728 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    4728:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    472a:	6883      	ldr	r3, [r0, #8]
{
    472c:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    472e:	2b00      	cmp	r3, #0
    4730:	d032      	beq.n	4798 <z_impl_k_mutex_unlock+0x70>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    4732:	4a1c      	ldr	r2, [pc, #112]	; (47a4 <z_impl_k_mutex_unlock+0x7c>)
    4734:	6892      	ldr	r2, [r2, #8]
    4736:	4293      	cmp	r3, r2
    4738:	d131      	bne.n	479e <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    473a:	7bda      	ldrb	r2, [r3, #15]
    473c:	3a01      	subs	r2, #1
    473e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    4740:	68c3      	ldr	r3, [r0, #12]
    4742:	2b01      	cmp	r3, #1
    4744:	d905      	bls.n	4752 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    4746:	3b01      	subs	r3, #1
    4748:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    474a:	f000 fa99 	bl	4c80 <k_sched_unlock>

	return 0;
    474e:	2000      	movs	r0, #0
}
    4750:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    4752:	f04f 0320 	mov.w	r3, #32
    4756:	f3ef 8511 	mrs	r5, BASEPRI
    475a:	f383 8812 	msr	BASEPRI_MAX, r3
    475e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    4762:	6901      	ldr	r1, [r0, #16]
    4764:	6880      	ldr	r0, [r0, #8]
    4766:	f001 ff84 	bl	6672 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    476a:	4620      	mov	r0, r4
    476c:	f002 f823 	bl	67b6 <z_unpend_first_thread>
	mutex->owner = new_owner;
    4770:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4772:	b158      	cbz	r0, 478c <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    4774:	f990 200e 	ldrsb.w	r2, [r0, #14]
    4778:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    477a:	2200      	movs	r2, #0
    477c:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    477e:	f001 ffe3 	bl	6748 <z_ready_thread>
		z_reschedule(&lock, key);
    4782:	4809      	ldr	r0, [pc, #36]	; (47a8 <z_impl_k_mutex_unlock+0x80>)
    4784:	4629      	mov	r1, r5
    4786:	f000 fa05 	bl	4b94 <z_reschedule>
    478a:	e7de      	b.n	474a <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    478c:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    478e:	f385 8811 	msr	BASEPRI, r5
    4792:	f3bf 8f6f 	isb	sy
    4796:	e7d8      	b.n	474a <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    4798:	f06f 0015 	mvn.w	r0, #21
    479c:	e7d8      	b.n	4750 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    479e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    47a2:	e7d5      	b.n	4750 <z_impl_k_mutex_unlock+0x28>
    47a4:	20000bc0 	.word	0x20000bc0
    47a8:	200011f7 	.word	0x200011f7

000047ac <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    47ac:	b538      	push	{r3, r4, r5, lr}
    47ae:	4604      	mov	r4, r0
	__asm__ volatile(
    47b0:	f04f 0320 	mov.w	r3, #32
    47b4:	f3ef 8511 	mrs	r5, BASEPRI
    47b8:	f383 8812 	msr	BASEPRI_MAX, r3
    47bc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    47c0:	f001 fff9 	bl	67b6 <z_unpend_first_thread>

	if (thread != NULL) {
    47c4:	b148      	cbz	r0, 47da <z_impl_k_sem_give+0x2e>
    47c6:	2200      	movs	r2, #0
    47c8:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    47ca:	f001 ffbd 	bl	6748 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    47ce:	4629      	mov	r1, r5
    47d0:	4805      	ldr	r0, [pc, #20]	; (47e8 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    47d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    47d6:	f000 b9dd 	b.w	4b94 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    47da:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    47de:	429a      	cmp	r2, r3
    47e0:	bf18      	it	ne
    47e2:	3301      	addne	r3, #1
    47e4:	60a3      	str	r3, [r4, #8]
}
    47e6:	e7f2      	b.n	47ce <z_impl_k_sem_give+0x22>
    47e8:	200011f7 	.word	0x200011f7

000047ec <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    47ec:	b513      	push	{r0, r1, r4, lr}
    47ee:	f04f 0420 	mov.w	r4, #32
    47f2:	f3ef 8111 	mrs	r1, BASEPRI
    47f6:	f384 8812 	msr	BASEPRI_MAX, r4
    47fa:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    47fe:	6884      	ldr	r4, [r0, #8]
    4800:	b144      	cbz	r4, 4814 <z_impl_k_sem_take+0x28>
		sem->count--;
    4802:	3c01      	subs	r4, #1
    4804:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    4806:	f381 8811 	msr	BASEPRI, r1
    480a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    480e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    4810:	b002      	add	sp, #8
    4812:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    4814:	ea52 0403 	orrs.w	r4, r2, r3
    4818:	d106      	bne.n	4828 <z_impl_k_sem_take+0x3c>
    481a:	f381 8811 	msr	BASEPRI, r1
    481e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    4822:	f06f 000f 	mvn.w	r0, #15
    4826:	e7f3      	b.n	4810 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    4828:	e9cd 2300 	strd	r2, r3, [sp]
    482c:	4602      	mov	r2, r0
    482e:	4802      	ldr	r0, [pc, #8]	; (4838 <z_impl_k_sem_take+0x4c>)
    4830:	f000 f956 	bl	4ae0 <z_pend_curr>
	return ret;
    4834:	e7ec      	b.n	4810 <z_impl_k_sem_take+0x24>
    4836:	bf00      	nop
    4838:	200011f7 	.word	0x200011f7

0000483c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    483c:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    483e:	4d07      	ldr	r5, [pc, #28]	; (485c <z_reset_time_slice+0x20>)
    4840:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    4842:	b154      	cbz	r4, 485a <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    4844:	f7fe fc78 	bl	3138 <sys_clock_elapsed>
    4848:	4b05      	ldr	r3, [pc, #20]	; (4860 <z_reset_time_slice+0x24>)
    484a:	4404      	add	r4, r0
    484c:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    484e:	6828      	ldr	r0, [r5, #0]
    4850:	2100      	movs	r1, #0
	}
}
    4852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    4856:	f002 b806 	b.w	6866 <z_set_timeout_expiry>
}
    485a:	bd38      	pop	{r3, r4, r5, pc}
    485c:	20000bf0 	.word	0x20000bf0
    4860:	20000bc0 	.word	0x20000bc0

00004864 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    4864:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    4866:	4d0d      	ldr	r5, [pc, #52]	; (489c <update_cache+0x38>)
    4868:	462b      	mov	r3, r5
    486a:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    486e:	429c      	cmp	r4, r3
    4870:	d000      	beq.n	4874 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    4872:	b904      	cbnz	r4, 4876 <update_cache+0x12>
    4874:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    4876:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    4878:	b938      	cbnz	r0, 488a <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    487a:	7b5a      	ldrb	r2, [r3, #13]
    487c:	06d2      	lsls	r2, r2, #27
    487e:	d104      	bne.n	488a <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    4880:	69a2      	ldr	r2, [r4, #24]
    4882:	b912      	cbnz	r2, 488a <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    4884:	89da      	ldrh	r2, [r3, #14]
    4886:	2a7f      	cmp	r2, #127	; 0x7f
    4888:	d805      	bhi.n	4896 <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    488a:	429c      	cmp	r4, r3
    488c:	d002      	beq.n	4894 <update_cache+0x30>
			z_reset_time_slice(thread);
    488e:	4620      	mov	r0, r4
    4890:	f7ff ffd4 	bl	483c <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    4894:	4623      	mov	r3, r4
    4896:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    4898:	bd38      	pop	{r3, r4, r5, pc}
    489a:	bf00      	nop
    489c:	20000bc0 	.word	0x20000bc0

000048a0 <move_thread_to_end_of_prio_q>:
{
    48a0:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    48a2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    48a6:	7b43      	ldrb	r3, [r0, #13]
    48a8:	2a00      	cmp	r2, #0
{
    48aa:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    48ac:	da04      	bge.n	48b8 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    48ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    48b2:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    48b4:	f001 feec 	bl	6690 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    48b8:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    48ba:	4a15      	ldr	r2, [pc, #84]	; (4910 <move_thread_to_end_of_prio_q+0x70>)
    48bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
    48c0:	4610      	mov	r0, r2
    48c2:	734b      	strb	r3, [r1, #13]
    48c4:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    48c8:	6a54      	ldr	r4, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    48ca:	4283      	cmp	r3, r0
    48cc:	bf08      	it	eq
    48ce:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    48d0:	b923      	cbnz	r3, 48dc <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    48d2:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    48d6:	6021      	str	r1, [r4, #0]
	list->tail = node;
    48d8:	6251      	str	r1, [r2, #36]	; 0x24
}
    48da:	e00c      	b.n	48f6 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    48dc:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    48e0:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    48e4:	42b5      	cmp	r5, r6
    48e6:	d00e      	beq.n	4906 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    48e8:	42ae      	cmp	r6, r5
    48ea:	dd0c      	ble.n	4906 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    48ec:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    48ee:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    48f2:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    48f4:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    48f6:	6890      	ldr	r0, [r2, #8]
    48f8:	1a43      	subs	r3, r0, r1
    48fa:	4258      	negs	r0, r3
}
    48fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    4900:	4158      	adcs	r0, r3
    4902:	f7ff bfaf 	b.w	4864 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4906:	429c      	cmp	r4, r3
    4908:	d0e3      	beq.n	48d2 <move_thread_to_end_of_prio_q+0x32>
    490a:	681b      	ldr	r3, [r3, #0]
    490c:	e7e0      	b.n	48d0 <move_thread_to_end_of_prio_q+0x30>
    490e:	bf00      	nop
    4910:	20000bc0 	.word	0x20000bc0

00004914 <ready_thread>:
{
    4914:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4916:	f990 300d 	ldrsb.w	r3, [r0, #13]
    491a:	7b42      	ldrb	r2, [r0, #13]
    491c:	2b00      	cmp	r3, #0
    491e:	db29      	blt.n	4974 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4920:	06d3      	lsls	r3, r2, #27
    4922:	d127      	bne.n	4974 <ready_thread+0x60>
	return node->next != NULL;
    4924:	6983      	ldr	r3, [r0, #24]
    4926:	bb2b      	cbnz	r3, 4974 <ready_thread+0x60>
	return list->head == list;
    4928:	4913      	ldr	r1, [pc, #76]	; (4978 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    492a:	f062 027f 	orn	r2, r2, #127	; 0x7f
    492e:	7342      	strb	r2, [r0, #13]
    4930:	460a      	mov	r2, r1
    4932:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4936:	4294      	cmp	r4, r2
    4938:	bf18      	it	ne
    493a:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    493c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    493e:	b923      	cbnz	r3, 494a <ready_thread+0x36>
	node->prev = tail;
    4940:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    4944:	6020      	str	r0, [r4, #0]
	list->tail = node;
    4946:	6248      	str	r0, [r1, #36]	; 0x24
}
    4948:	e00c      	b.n	4964 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    494a:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    494e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    4952:	42b5      	cmp	r5, r6
    4954:	d00a      	beq.n	496c <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4956:	42ae      	cmp	r6, r5
    4958:	dd08      	ble.n	496c <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    495a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    495c:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    4960:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    4962:	6058      	str	r0, [r3, #4]
}
    4964:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    4966:	2000      	movs	r0, #0
    4968:	f7ff bf7c 	b.w	4864 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    496c:	42a3      	cmp	r3, r4
    496e:	d0e7      	beq.n	4940 <ready_thread+0x2c>
    4970:	681b      	ldr	r3, [r3, #0]
    4972:	e7e4      	b.n	493e <ready_thread+0x2a>
}
    4974:	bc70      	pop	{r4, r5, r6}
    4976:	4770      	bx	lr
    4978:	20000bc0 	.word	0x20000bc0

0000497c <unready_thread>:
{
    497c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    497e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    4982:	7b43      	ldrb	r3, [r0, #13]
    4984:	2a00      	cmp	r2, #0
{
    4986:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    4988:	da04      	bge.n	4994 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    498a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    498e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4990:	f001 fe7e 	bl	6690 <sys_dlist_remove>
	update_cache(thread == _current);
    4994:	4b04      	ldr	r3, [pc, #16]	; (49a8 <unready_thread+0x2c>)
    4996:	6898      	ldr	r0, [r3, #8]
    4998:	1a43      	subs	r3, r0, r1
    499a:	4258      	negs	r0, r3
    499c:	4158      	adcs	r0, r3
}
    499e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    49a2:	f7ff bf5f 	b.w	4864 <update_cache>
    49a6:	bf00      	nop
    49a8:	20000bc0 	.word	0x20000bc0

000049ac <pend>:
{
    49ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    49b0:	4606      	mov	r6, r0
    49b2:	4615      	mov	r5, r2
    49b4:	461c      	mov	r4, r3
	__asm__ volatile(
    49b6:	f04f 0320 	mov.w	r3, #32
    49ba:	f3ef 8711 	mrs	r7, BASEPRI
    49be:	f383 8812 	msr	BASEPRI_MAX, r3
    49c2:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    49c6:	f001 fe97 	bl	66f8 <add_to_waitq_locked>
	__asm__ volatile(
    49ca:	f387 8811 	msr	BASEPRI, r7
    49ce:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    49d2:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    49d6:	bf08      	it	eq
    49d8:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    49dc:	d008      	beq.n	49f0 <pend+0x44>
    49de:	462a      	mov	r2, r5
    49e0:	4623      	mov	r3, r4
    49e2:	f106 0018 	add.w	r0, r6, #24
    49e6:	4903      	ldr	r1, [pc, #12]	; (49f4 <pend+0x48>)
}
    49e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    49ec:	f000 baca 	b.w	4f84 <z_add_timeout>
    49f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    49f4:	000066b5 	.word	0x000066b5

000049f8 <k_sched_time_slice_set>:
{
    49f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49fa:	4604      	mov	r4, r0
    49fc:	460d      	mov	r5, r1
	__asm__ volatile(
    49fe:	f04f 0320 	mov.w	r3, #32
    4a02:	f3ef 8711 	mrs	r7, BASEPRI
    4a06:	f383 8812 	msr	BASEPRI_MAX, r3
    4a0a:	f3bf 8f6f 	isb	sy
			return (uint32_t)((t * to_hz + off) / from_hz);
    4a0e:	2600      	movs	r6, #0
    4a10:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    4a14:	f240 30e7 	movw	r0, #999	; 0x3e7
    4a18:	4631      	mov	r1, r6
    4a1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4a1e:	2300      	movs	r3, #0
    4a20:	fbe4 010c 	umlal	r0, r1, r4, ip
    4a24:	f7fb fb6c 	bl	100 <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4a28:	42b4      	cmp	r4, r6
    4a2a:	dd02      	ble.n	4a32 <k_sched_time_slice_set+0x3a>
			slice_ticks = MAX(2, slice_ticks);
    4a2c:	2802      	cmp	r0, #2
    4a2e:	bfb8      	it	lt
    4a30:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    4a32:	4a07      	ldr	r2, [pc, #28]	; (4a50 <k_sched_time_slice_set+0x58>)
		_current_cpu->slice_ticks = 0;
    4a34:	4b07      	ldr	r3, [pc, #28]	; (4a54 <k_sched_time_slice_set+0x5c>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    4a36:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
    4a38:	4a07      	ldr	r2, [pc, #28]	; (4a58 <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    4a3a:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
    4a3c:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
    4a3e:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
    4a40:	f7ff fefc 	bl	483c <z_reset_time_slice>
	__asm__ volatile(
    4a44:	f387 8811 	msr	BASEPRI, r7
    4a48:	f3bf 8f6f 	isb	sy
}
    4a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4a4e:	bf00      	nop
    4a50:	20000bf0 	.word	0x20000bf0
    4a54:	20000bc0 	.word	0x20000bc0
    4a58:	20000bec 	.word	0x20000bec

00004a5c <z_time_slice>:
{
    4a5c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4a5e:	f04f 0320 	mov.w	r3, #32
    4a62:	f3ef 8511 	mrs	r5, BASEPRI
    4a66:	f383 8812 	msr	BASEPRI_MAX, r3
    4a6a:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    4a6e:	4b17      	ldr	r3, [pc, #92]	; (4acc <z_time_slice+0x70>)
    4a70:	4a17      	ldr	r2, [pc, #92]	; (4ad0 <z_time_slice+0x74>)
    4a72:	689c      	ldr	r4, [r3, #8]
    4a74:	6811      	ldr	r1, [r2, #0]
    4a76:	428c      	cmp	r4, r1
    4a78:	d107      	bne.n	4a8a <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    4a7a:	4620      	mov	r0, r4
    4a7c:	f7ff fede 	bl	483c <z_reset_time_slice>
	__asm__ volatile(
    4a80:	f385 8811 	msr	BASEPRI, r5
    4a84:	f3bf 8f6f 	isb	sy
}
    4a88:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    4a8a:	2100      	movs	r1, #0
    4a8c:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    4a8e:	4a11      	ldr	r2, [pc, #68]	; (4ad4 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    4a90:	6812      	ldr	r2, [r2, #0]
    4a92:	b1c2      	cbz	r2, 4ac6 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    4a94:	89e2      	ldrh	r2, [r4, #14]
    4a96:	2a7f      	cmp	r2, #127	; 0x7f
    4a98:	d815      	bhi.n	4ac6 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    4a9a:	7b62      	ldrb	r2, [r4, #13]
    4a9c:	06d2      	lsls	r2, r2, #27
    4a9e:	d112      	bne.n	4ac6 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4aa0:	4a0d      	ldr	r2, [pc, #52]	; (4ad8 <z_time_slice+0x7c>)
    4aa2:	f994 100e 	ldrsb.w	r1, [r4, #14]
    4aa6:	6812      	ldr	r2, [r2, #0]
    4aa8:	4291      	cmp	r1, r2
    4aaa:	db0c      	blt.n	4ac6 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    4aac:	4a0b      	ldr	r2, [pc, #44]	; (4adc <z_time_slice+0x80>)
    4aae:	4294      	cmp	r4, r2
    4ab0:	d009      	beq.n	4ac6 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    4ab2:	691a      	ldr	r2, [r3, #16]
    4ab4:	4282      	cmp	r2, r0
    4ab6:	dc03      	bgt.n	4ac0 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    4ab8:	4620      	mov	r0, r4
    4aba:	f7ff fef1 	bl	48a0 <move_thread_to_end_of_prio_q>
    4abe:	e7dc      	b.n	4a7a <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    4ac0:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    4ac2:	611a      	str	r2, [r3, #16]
    4ac4:	e7dc      	b.n	4a80 <z_time_slice+0x24>
    4ac6:	2200      	movs	r2, #0
    4ac8:	e7fb      	b.n	4ac2 <z_time_slice+0x66>
    4aca:	bf00      	nop
    4acc:	20000bc0 	.word	0x20000bc0
    4ad0:	20000be8 	.word	0x20000be8
    4ad4:	20000bf0 	.word	0x20000bf0
    4ad8:	20000bec 	.word	0x20000bec
    4adc:	200003d0 	.word	0x200003d0

00004ae0 <z_pend_curr>:
{
    4ae0:	b510      	push	{r4, lr}
	pending_current = _current;
    4ae2:	4b07      	ldr	r3, [pc, #28]	; (4b00 <z_pend_curr+0x20>)
    4ae4:	6898      	ldr	r0, [r3, #8]
    4ae6:	4b07      	ldr	r3, [pc, #28]	; (4b04 <z_pend_curr+0x24>)
{
    4ae8:	460c      	mov	r4, r1
	pending_current = _current;
    4aea:	6018      	str	r0, [r3, #0]
{
    4aec:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    4aee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4af2:	f7ff ff5b 	bl	49ac <pend>
	ret = arch_swap(key);
    4af6:	4620      	mov	r0, r4
}
    4af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4afc:	f7fc bde6 	b.w	16cc <arch_swap>
    4b00:	20000bc0 	.word	0x20000bc0
    4b04:	20000be8 	.word	0x20000be8

00004b08 <z_set_prio>:
{
    4b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b0a:	4604      	mov	r4, r0
	__asm__ volatile(
    4b0c:	f04f 0320 	mov.w	r3, #32
    4b10:	f3ef 8611 	mrs	r6, BASEPRI
    4b14:	f383 8812 	msr	BASEPRI_MAX, r3
    4b18:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    4b1c:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4b1e:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    4b20:	b249      	sxtb	r1, r1
    4b22:	d119      	bne.n	4b58 <z_set_prio+0x50>
	return node->next != NULL;
    4b24:	6985      	ldr	r5, [r0, #24]
    4b26:	b9bd      	cbnz	r5, 4b58 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4b28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4b2c:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4b2e:	f001 fdaf 	bl	6690 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4b32:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    4b34:	4a16      	ldr	r2, [pc, #88]	; (4b90 <z_set_prio+0x88>)
				thread->base.prio = prio;
    4b36:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    4b38:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4b3c:	7343      	strb	r3, [r0, #13]
    4b3e:	4613      	mov	r3, r2
    4b40:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4b44:	4298      	cmp	r0, r3
    4b46:	bf18      	it	ne
    4b48:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    4b4a:	6a50      	ldr	r0, [r2, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4b4c:	b95d      	cbnz	r5, 4b66 <z_set_prio+0x5e>
	node->prev = tail;
    4b4e:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    4b52:	6004      	str	r4, [r0, #0]
	list->tail = node;
    4b54:	6254      	str	r4, [r2, #36]	; 0x24
}
    4b56:	e011      	b.n	4b7c <z_set_prio+0x74>
			thread->base.prio = prio;
    4b58:	73a1      	strb	r1, [r4, #14]
    4b5a:	2000      	movs	r0, #0
	__asm__ volatile(
    4b5c:	f386 8811 	msr	BASEPRI, r6
    4b60:	f3bf 8f6f 	isb	sy
}
    4b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    4b66:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    4b6a:	42b9      	cmp	r1, r7
    4b6c:	d00b      	beq.n	4b86 <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4b6e:	428f      	cmp	r7, r1
    4b70:	dd09      	ble.n	4b86 <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    4b72:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    4b74:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    4b78:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4b7a:	606c      	str	r4, [r5, #4]
			update_cache(1);
    4b7c:	2001      	movs	r0, #1
    4b7e:	f7ff fe71 	bl	4864 <update_cache>
    4b82:	2001      	movs	r0, #1
    4b84:	e7ea      	b.n	4b5c <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    4b86:	42a8      	cmp	r0, r5
    4b88:	d0e1      	beq.n	4b4e <z_set_prio+0x46>
    4b8a:	682d      	ldr	r5, [r5, #0]
    4b8c:	e7de      	b.n	4b4c <z_set_prio+0x44>
    4b8e:	bf00      	nop
    4b90:	20000bc0 	.word	0x20000bc0

00004b94 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4b94:	b949      	cbnz	r1, 4baa <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4b96:	f3ef 8005 	mrs	r0, IPSR
    4b9a:	b930      	cbnz	r0, 4baa <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    4b9c:	4b05      	ldr	r3, [pc, #20]	; (4bb4 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    4b9e:	69da      	ldr	r2, [r3, #28]
    4ba0:	689b      	ldr	r3, [r3, #8]
    4ba2:	429a      	cmp	r2, r3
    4ba4:	d001      	beq.n	4baa <z_reschedule+0x16>
    4ba6:	f7fc bd91 	b.w	16cc <arch_swap>
    4baa:	f381 8811 	msr	BASEPRI, r1
    4bae:	f3bf 8f6f 	isb	sy
}
    4bb2:	4770      	bx	lr
    4bb4:	20000bc0 	.word	0x20000bc0

00004bb8 <z_sched_start>:
{
    4bb8:	b510      	push	{r4, lr}
	__asm__ volatile(
    4bba:	f04f 0220 	mov.w	r2, #32
    4bbe:	f3ef 8411 	mrs	r4, BASEPRI
    4bc2:	f382 8812 	msr	BASEPRI_MAX, r2
    4bc6:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    4bca:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    4bcc:	0751      	lsls	r1, r2, #29
    4bce:	d404      	bmi.n	4bda <z_sched_start+0x22>
	__asm__ volatile(
    4bd0:	f384 8811 	msr	BASEPRI, r4
    4bd4:	f3bf 8f6f 	isb	sy
}
    4bd8:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4bda:	f022 0204 	bic.w	r2, r2, #4
    4bde:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    4be0:	f7ff fe98 	bl	4914 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4be4:	4621      	mov	r1, r4
    4be6:	4802      	ldr	r0, [pc, #8]	; (4bf0 <z_sched_start+0x38>)
}
    4be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    4bec:	f7ff bfd2 	b.w	4b94 <z_reschedule>
    4bf0:	200011f7 	.word	0x200011f7

00004bf4 <z_impl_k_thread_suspend>:
{
    4bf4:	b570      	push	{r4, r5, r6, lr}
    4bf6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    4bf8:	3018      	adds	r0, #24
    4bfa:	f001 fe0e 	bl	681a <z_abort_timeout>
	__asm__ volatile(
    4bfe:	f04f 0320 	mov.w	r3, #32
    4c02:	f3ef 8611 	mrs	r6, BASEPRI
    4c06:	f383 8812 	msr	BASEPRI_MAX, r3
    4c0a:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    4c0e:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    4c12:	7b63      	ldrb	r3, [r4, #13]
    4c14:	2a00      	cmp	r2, #0
    4c16:	da05      	bge.n	4c24 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4c1c:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4c1e:	4620      	mov	r0, r4
    4c20:	f001 fd36 	bl	6690 <sys_dlist_remove>
		update_cache(thread == _current);
    4c24:	4d0b      	ldr	r5, [pc, #44]	; (4c54 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4c26:	7b63      	ldrb	r3, [r4, #13]
    4c28:	68a8      	ldr	r0, [r5, #8]
    4c2a:	f043 0310 	orr.w	r3, r3, #16
    4c2e:	7363      	strb	r3, [r4, #13]
    4c30:	1b03      	subs	r3, r0, r4
    4c32:	4258      	negs	r0, r3
    4c34:	4158      	adcs	r0, r3
    4c36:	f7ff fe15 	bl	4864 <update_cache>
	__asm__ volatile(
    4c3a:	f386 8811 	msr	BASEPRI, r6
    4c3e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    4c42:	68ab      	ldr	r3, [r5, #8]
    4c44:	42a3      	cmp	r3, r4
    4c46:	d103      	bne.n	4c50 <z_impl_k_thread_suspend+0x5c>
}
    4c48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    4c4c:	f001 bddb 	b.w	6806 <z_reschedule_unlocked>
}
    4c50:	bd70      	pop	{r4, r5, r6, pc}
    4c52:	bf00      	nop
    4c54:	20000bc0 	.word	0x20000bc0

00004c58 <k_sched_lock>:
	__asm__ volatile(
    4c58:	f04f 0320 	mov.w	r3, #32
    4c5c:	f3ef 8111 	mrs	r1, BASEPRI
    4c60:	f383 8812 	msr	BASEPRI_MAX, r3
    4c64:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    4c68:	4b04      	ldr	r3, [pc, #16]	; (4c7c <k_sched_lock+0x24>)
    4c6a:	689a      	ldr	r2, [r3, #8]
    4c6c:	7bd3      	ldrb	r3, [r2, #15]
    4c6e:	3b01      	subs	r3, #1
    4c70:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    4c72:	f381 8811 	msr	BASEPRI, r1
    4c76:	f3bf 8f6f 	isb	sy
}
    4c7a:	4770      	bx	lr
    4c7c:	20000bc0 	.word	0x20000bc0

00004c80 <k_sched_unlock>:
{
    4c80:	b510      	push	{r4, lr}
	__asm__ volatile(
    4c82:	f04f 0320 	mov.w	r3, #32
    4c86:	f3ef 8411 	mrs	r4, BASEPRI
    4c8a:	f383 8812 	msr	BASEPRI_MAX, r3
    4c8e:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    4c92:	4b08      	ldr	r3, [pc, #32]	; (4cb4 <k_sched_unlock+0x34>)
    4c94:	689a      	ldr	r2, [r3, #8]
    4c96:	7bd3      	ldrb	r3, [r2, #15]
    4c98:	3301      	adds	r3, #1
    4c9a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4c9c:	2000      	movs	r0, #0
    4c9e:	f7ff fde1 	bl	4864 <update_cache>
	__asm__ volatile(
    4ca2:	f384 8811 	msr	BASEPRI, r4
    4ca6:	f3bf 8f6f 	isb	sy
}
    4caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    4cae:	f001 bdaa 	b.w	6806 <z_reschedule_unlocked>
    4cb2:	bf00      	nop
    4cb4:	20000bc0 	.word	0x20000bc0

00004cb8 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    4cb8:	4b04      	ldr	r3, [pc, #16]	; (4ccc <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4cba:	2100      	movs	r1, #0
    4cbc:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    4cc0:	e9c3 2208 	strd	r2, r2, [r3, #32]
    4cc4:	4608      	mov	r0, r1
    4cc6:	f7ff be97 	b.w	49f8 <k_sched_time_slice_set>
    4cca:	bf00      	nop
    4ccc:	20000bc0 	.word	0x20000bc0

00004cd0 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    4cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    4cd2:	f04f 0320 	mov.w	r3, #32
    4cd6:	f3ef 8511 	mrs	r5, BASEPRI
    4cda:	f383 8812 	msr	BASEPRI_MAX, r3
    4cde:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    4ce2:	4919      	ldr	r1, [pc, #100]	; (4d48 <z_impl_k_yield+0x78>)
    4ce4:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4ce6:	7b43      	ldrb	r3, [r0, #13]
    4ce8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4cec:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4cee:	f001 fccf 	bl	6690 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4cf2:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    4cf4:	460a      	mov	r2, r1
    4cf6:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4cfa:	7343      	strb	r3, [r0, #13]
    4cfc:	f852 3f20 	ldr.w	r3, [r2, #32]!
	return (node == list->tail) ? NULL : node->next;
    4d00:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4d02:	4293      	cmp	r3, r2
    4d04:	bf08      	it	eq
    4d06:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4d08:	b923      	cbnz	r3, 4d14 <z_impl_k_yield+0x44>
	node->prev = tail;
    4d0a:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    4d0e:	6020      	str	r0, [r4, #0]
	list->tail = node;
    4d10:	6248      	str	r0, [r1, #36]	; 0x24
}
    4d12:	e00c      	b.n	4d2e <z_impl_k_yield+0x5e>
	int32_t b1 = thread_1->base.prio;
    4d14:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    4d18:	f993 700e 	ldrsb.w	r7, [r3, #14]
	if (b1 != b2) {
    4d1c:	42be      	cmp	r6, r7
    4d1e:	d00e      	beq.n	4d3e <z_impl_k_yield+0x6e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4d20:	42b7      	cmp	r7, r6
    4d22:	dd0c      	ble.n	4d3e <z_impl_k_yield+0x6e>
	sys_dnode_t *const prev = successor->prev;
    4d24:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4d26:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    4d2a:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    4d2c:	6058      	str	r0, [r3, #4]
	}
	queue_thread(_current);
	update_cache(1);
    4d2e:	2001      	movs	r0, #1
    4d30:	f7ff fd98 	bl	4864 <update_cache>
    4d34:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    4d36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4d3a:	f7fc bcc7 	b.w	16cc <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    4d3e:	42a3      	cmp	r3, r4
    4d40:	d0e3      	beq.n	4d0a <z_impl_k_yield+0x3a>
    4d42:	681b      	ldr	r3, [r3, #0]
    4d44:	e7e0      	b.n	4d08 <z_impl_k_yield+0x38>
    4d46:	bf00      	nop
    4d48:	20000bc0 	.word	0x20000bc0

00004d4c <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    4d4c:	ea50 0301 	orrs.w	r3, r0, r1
{
    4d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d54:	4605      	mov	r5, r0
    4d56:	460e      	mov	r6, r1
	if (ticks == 0) {
    4d58:	d103      	bne.n	4d62 <z_tick_sleep+0x16>
	z_impl_k_yield();
    4d5a:	f7ff ffb9 	bl	4cd0 <z_impl_k_yield>
		k_yield();
		return 0;
    4d5e:	2000      	movs	r0, #0
    4d60:	e02c      	b.n	4dbc <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    4d62:	1c83      	adds	r3, r0, #2
    4d64:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    4d68:	db2a      	blt.n	4dc0 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4d6a:	f001 fd98 	bl	689e <sys_clock_tick_get_32>
    4d6e:	1944      	adds	r4, r0, r5
    4d70:	f04f 0320 	mov.w	r3, #32
    4d74:	f3ef 8811 	mrs	r8, BASEPRI
    4d78:	f383 8812 	msr	BASEPRI_MAX, r3
    4d7c:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    4d80:	4f11      	ldr	r7, [pc, #68]	; (4dc8 <z_tick_sleep+0x7c>)
    4d82:	4b12      	ldr	r3, [pc, #72]	; (4dcc <z_tick_sleep+0x80>)
    4d84:	68b8      	ldr	r0, [r7, #8]
    4d86:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    4d88:	f7ff fdf8 	bl	497c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4d8c:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4d8e:	4910      	ldr	r1, [pc, #64]	; (4dd0 <z_tick_sleep+0x84>)
    4d90:	462a      	mov	r2, r5
    4d92:	4633      	mov	r3, r6
    4d94:	3018      	adds	r0, #24
    4d96:	f000 f8f5 	bl	4f84 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4d9a:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4d9c:	7b53      	ldrb	r3, [r2, #13]
    4d9e:	f043 0310 	orr.w	r3, r3, #16
    4da2:	7353      	strb	r3, [r2, #13]
    4da4:	4640      	mov	r0, r8
    4da6:	f7fc fc91 	bl	16cc <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4daa:	f001 fd78 	bl	689e <sys_clock_tick_get_32>
    4dae:	1a20      	subs	r0, r4, r0
    4db0:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    4db4:	2801      	cmp	r0, #1
    4db6:	f173 0300 	sbcs.w	r3, r3, #0
    4dba:	dbd0      	blt.n	4d5e <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    4dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4dc0:	f06f 0401 	mvn.w	r4, #1
    4dc4:	1a24      	subs	r4, r4, r0
    4dc6:	e7d3      	b.n	4d70 <z_tick_sleep+0x24>
    4dc8:	20000bc0 	.word	0x20000bc0
    4dcc:	20000be8 	.word	0x20000be8
    4dd0:	000066b5 	.word	0x000066b5

00004dd4 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4dd4:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    4dd8:	bf08      	it	eq
    4dda:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    4dde:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4de0:	d106      	bne.n	4df0 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    4de2:	4b08      	ldr	r3, [pc, #32]	; (4e04 <z_impl_k_sleep+0x30>)
    4de4:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4de6:	f7ff ff05 	bl	4bf4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    4dea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    4dee:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    4df0:	f7ff ffac 	bl	4d4c <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    4df4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4df8:	fb80 0303 	smull	r0, r3, r0, r3
    4dfc:	0bc0      	lsrs	r0, r0, #15
    4dfe:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    4e02:	e7f4      	b.n	4dee <z_impl_k_sleep+0x1a>
    4e04:	20000bc0 	.word	0x20000bc0

00004e08 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4e08:	4b01      	ldr	r3, [pc, #4]	; (4e10 <z_impl_z_current_get+0x8>)
    4e0a:	6898      	ldr	r0, [r3, #8]
    4e0c:	4770      	bx	lr
    4e0e:	bf00      	nop
    4e10:	20000bc0 	.word	0x20000bc0

00004e14 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4e18:	4604      	mov	r4, r0
    4e1a:	f04f 0320 	mov.w	r3, #32
    4e1e:	f3ef 8611 	mrs	r6, BASEPRI
    4e22:	f383 8812 	msr	BASEPRI_MAX, r3
    4e26:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4e2a:	7b43      	ldrb	r3, [r0, #13]
    4e2c:	071a      	lsls	r2, r3, #28
    4e2e:	d505      	bpl.n	4e3c <z_thread_abort+0x28>
	__asm__ volatile(
    4e30:	f386 8811 	msr	BASEPRI, r6
    4e34:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4e3c:	f023 0220 	bic.w	r2, r3, #32
    4e40:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4e44:	09d2      	lsrs	r2, r2, #7
    4e46:	d120      	bne.n	4e8a <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4e48:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    4e4a:	68a3      	ldr	r3, [r4, #8]
    4e4c:	b113      	cbz	r3, 4e54 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    4e4e:	4620      	mov	r0, r4
    4e50:	f001 fc26 	bl	66a0 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4e54:	f104 0018 	add.w	r0, r4, #24
    4e58:	f001 fcdf 	bl	681a <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    4e5c:	f104 0758 	add.w	r7, r4, #88	; 0x58
    4e60:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    4e64:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4e66:	42bd      	cmp	r5, r7
    4e68:	d000      	beq.n	4e6c <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4e6a:	b9b5      	cbnz	r5, 4e9a <z_thread_abort+0x86>
		update_cache(1);
    4e6c:	2001      	movs	r0, #1
    4e6e:	f7ff fcf9 	bl	4864 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4e72:	4b10      	ldr	r3, [pc, #64]	; (4eb4 <z_thread_abort+0xa0>)
    4e74:	689b      	ldr	r3, [r3, #8]
    4e76:	42a3      	cmp	r3, r4
    4e78:	d1da      	bne.n	4e30 <z_thread_abort+0x1c>
    4e7a:	f3ef 8305 	mrs	r3, IPSR
    4e7e:	2b00      	cmp	r3, #0
    4e80:	d1d6      	bne.n	4e30 <z_thread_abort+0x1c>
    4e82:	4630      	mov	r0, r6
    4e84:	f7fc fc22 	bl	16cc <arch_swap>
	return ret;
    4e88:	e7d2      	b.n	4e30 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4e8a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    4e8e:	f043 0308 	orr.w	r3, r3, #8
    4e92:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4e94:	f001 fbfc 	bl	6690 <sys_dlist_remove>
}
    4e98:	e7d7      	b.n	4e4a <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    4e9a:	4628      	mov	r0, r5
    4e9c:	f001 fc00 	bl	66a0 <unpend_thread_no_timeout>
    4ea0:	f105 0018 	add.w	r0, r5, #24
    4ea4:	f001 fcb9 	bl	681a <z_abort_timeout>
    4ea8:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    4eac:	4628      	mov	r0, r5
    4eae:	f7ff fd31 	bl	4914 <ready_thread>
    4eb2:	e7d7      	b.n	4e64 <z_thread_abort+0x50>
    4eb4:	20000bc0 	.word	0x20000bc0

00004eb8 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    4eb8:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    4eba:	4806      	ldr	r0, [pc, #24]	; (4ed4 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4ebc:	4a06      	ldr	r2, [pc, #24]	; (4ed8 <z_data_copy+0x20>)
    4ebe:	4907      	ldr	r1, [pc, #28]	; (4edc <z_data_copy+0x24>)
    4ec0:	1a12      	subs	r2, r2, r0
    4ec2:	f001 fb83 	bl	65cc <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4ec6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4eca:	4a05      	ldr	r2, [pc, #20]	; (4ee0 <z_data_copy+0x28>)
    4ecc:	4905      	ldr	r1, [pc, #20]	; (4ee4 <z_data_copy+0x2c>)
    4ece:	4806      	ldr	r0, [pc, #24]	; (4ee8 <z_data_copy+0x30>)
    4ed0:	f001 bb7c 	b.w	65cc <z_early_memcpy>
    4ed4:	20000000 	.word	0x20000000
    4ed8:	200001fc 	.word	0x200001fc
    4edc:	00007214 	.word	0x00007214
    4ee0:	00000000 	.word	0x00000000
    4ee4:	00007214 	.word	0x00007214
    4ee8:	20000000 	.word	0x20000000

00004eec <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4eec:	4b03      	ldr	r3, [pc, #12]	; (4efc <elapsed+0x10>)
    4eee:	681b      	ldr	r3, [r3, #0]
    4ef0:	b90b      	cbnz	r3, 4ef6 <elapsed+0xa>
    4ef2:	f7fe b921 	b.w	3138 <sys_clock_elapsed>
}
    4ef6:	2000      	movs	r0, #0
    4ef8:	4770      	bx	lr
    4efa:	bf00      	nop
    4efc:	20000bf4 	.word	0x20000bf4

00004f00 <next_timeout>:
	return list->head == list;
    4f00:	4b11      	ldr	r3, [pc, #68]	; (4f48 <next_timeout+0x48>)

static int32_t next_timeout(void)
{
    4f02:	b510      	push	{r4, lr}
    4f04:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4f06:	429c      	cmp	r4, r3
    4f08:	d10a      	bne.n	4f20 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    4f0a:	f7ff ffef 	bl	4eec <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    4f0e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4f12:	4b0e      	ldr	r3, [pc, #56]	; (4f4c <next_timeout+0x4c>)
    4f14:	691b      	ldr	r3, [r3, #16]
    4f16:	b113      	cbz	r3, 4f1e <next_timeout+0x1e>
    4f18:	4298      	cmp	r0, r3
    4f1a:	bfa8      	it	ge
    4f1c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    4f1e:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    4f20:	f7ff ffe4 	bl	4eec <elapsed>
	if ((to == NULL) ||
    4f24:	2c00      	cmp	r4, #0
    4f26:	d0f2      	beq.n	4f0e <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4f28:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    4f2c:	1a1b      	subs	r3, r3, r0
    4f2e:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    4f32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4f36:	f172 0100 	sbcs.w	r1, r2, #0
    4f3a:	dae8      	bge.n	4f0e <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    4f3c:	2a00      	cmp	r2, #0
    4f3e:	bfac      	ite	ge
    4f40:	4618      	movge	r0, r3
    4f42:	2000      	movlt	r0, #0
    4f44:	e7e5      	b.n	4f12 <next_timeout+0x12>
    4f46:	bf00      	nop
    4f48:	20000118 	.word	0x20000118
    4f4c:	20000bc0 	.word	0x20000bc0

00004f50 <remove_timeout>:
	return (node == list->tail) ? NULL : node->next;
    4f50:	4a0b      	ldr	r2, [pc, #44]	; (4f80 <remove_timeout+0x30>)
    4f52:	6803      	ldr	r3, [r0, #0]
    4f54:	6852      	ldr	r2, [r2, #4]
    4f56:	4290      	cmp	r0, r2
{
    4f58:	b530      	push	{r4, r5, lr}
    4f5a:	d009      	beq.n	4f70 <remove_timeout+0x20>
	if (next(t) != NULL) {
    4f5c:	b143      	cbz	r3, 4f70 <remove_timeout+0x20>
		next(t)->dticks += t->dticks;
    4f5e:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4f62:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4f66:	1912      	adds	r2, r2, r4
    4f68:	eb41 0105 	adc.w	r1, r1, r5
    4f6c:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    4f70:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    4f72:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4f74:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4f76:	2300      	movs	r3, #0
	node->prev = NULL;
    4f78:	e9c0 3300 	strd	r3, r3, [r0]
}
    4f7c:	bd30      	pop	{r4, r5, pc}
    4f7e:	bf00      	nop
    4f80:	20000118 	.word	0x20000118

00004f84 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4f84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4f88:	bf08      	it	eq
    4f8a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    4f8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f90:	4604      	mov	r4, r0
    4f92:	461d      	mov	r5, r3
    4f94:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4f96:	d061      	beq.n	505c <z_add_timeout+0xd8>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4f98:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    4f9a:	f04f 0320 	mov.w	r3, #32
    4f9e:	f3ef 8711 	mrs	r7, BASEPRI
    4fa2:	f383 8812 	msr	BASEPRI_MAX, r3
    4fa6:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4faa:	3201      	adds	r2, #1
    4fac:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    4fb0:	da24      	bge.n	4ffc <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4fb2:	4930      	ldr	r1, [pc, #192]	; (5074 <z_add_timeout+0xf0>)
    4fb4:	e9d1 2000 	ldrd	r2, r0, [r1]
    4fb8:	f06f 0301 	mvn.w	r3, #1
    4fbc:	1a9b      	subs	r3, r3, r2
    4fbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4fc2:	eb62 0000 	sbc.w	r0, r2, r0
    4fc6:	1b9e      	subs	r6, r3, r6
    4fc8:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    4fcc:	2e01      	cmp	r6, #1
    4fce:	f170 0300 	sbcs.w	r3, r0, #0
    4fd2:	da01      	bge.n	4fd8 <z_add_timeout+0x54>
    4fd4:	2601      	movs	r6, #1
    4fd6:	2000      	movs	r0, #0
    4fd8:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    4fdc:	4e26      	ldr	r6, [pc, #152]	; (5078 <z_add_timeout+0xf4>)
    4fde:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    4fe2:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4fe4:	45b4      	cmp	ip, r6
    4fe6:	bf08      	it	eq
    4fe8:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    4fec:	f1bc 0f00 	cmp.w	ip, #0
    4ff0:	d10d      	bne.n	500e <z_add_timeout+0x8a>
	node->prev = tail;
    4ff2:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    4ff6:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4ff8:	6074      	str	r4, [r6, #4]
}
    4ffa:	e01c      	b.n	5036 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    4ffc:	f7ff ff76 	bl	4eec <elapsed>
    5000:	3601      	adds	r6, #1
    5002:	f145 0500 	adc.w	r5, r5, #0
    5006:	1836      	adds	r6, r6, r0
    5008:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    500c:	e7e4      	b.n	4fd8 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    500e:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    5012:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    5016:	4293      	cmp	r3, r2
    5018:	eb71 0e00 	sbcs.w	lr, r1, r0
    501c:	da1f      	bge.n	505e <z_add_timeout+0xda>
				t->dticks -= to->dticks;
    501e:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    5020:	f8dc 3004 	ldr.w	r3, [ip, #4]
    5024:	eb60 0001 	sbc.w	r0, r0, r1
    5028:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    502c:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    5030:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    5032:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    5036:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5038:	42b3      	cmp	r3, r6
    503a:	d00b      	beq.n	5054 <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    503c:	429c      	cmp	r4, r3
    503e:	d109      	bne.n	5054 <z_add_timeout+0xd0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    5040:	f7ff ff5e 	bl	4f00 <next_timeout>

			if (next_time == 0 ||
    5044:	b118      	cbz	r0, 504e <z_add_timeout+0xca>
			    _current_cpu->slice_ticks != next_time) {
    5046:	4b0d      	ldr	r3, [pc, #52]	; (507c <z_add_timeout+0xf8>)
			if (next_time == 0 ||
    5048:	691b      	ldr	r3, [r3, #16]
    504a:	4283      	cmp	r3, r0
    504c:	d002      	beq.n	5054 <z_add_timeout+0xd0>
				sys_clock_set_timeout(next_time, false);
    504e:	2100      	movs	r1, #0
    5050:	f7fe f840 	bl	30d4 <sys_clock_set_timeout>
	__asm__ volatile(
    5054:	f387 8811 	msr	BASEPRI, r7
    5058:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    505c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    505e:	1a9b      	subs	r3, r3, r2
    5060:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    5064:	45ac      	cmp	ip, r5
    5066:	e9c4 3104 	strd	r3, r1, [r4, #16]
    506a:	d0c2      	beq.n	4ff2 <z_add_timeout+0x6e>
    506c:	f8dc c000 	ldr.w	ip, [ip]
    5070:	e7bc      	b.n	4fec <z_add_timeout+0x68>
    5072:	bf00      	nop
    5074:	200004d0 	.word	0x200004d0
    5078:	20000118 	.word	0x20000118
    507c:	20000bc0 	.word	0x20000bc0

00005080 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    5080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5084:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    5086:	f7ff fce9 	bl	4a5c <z_time_slice>
	__asm__ volatile(
    508a:	f04f 0320 	mov.w	r3, #32
    508e:	f3ef 8411 	mrs	r4, BASEPRI
    5092:	f383 8812 	msr	BASEPRI_MAX, r3
    5096:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    509a:	4e24      	ldr	r6, [pc, #144]	; (512c <sys_clock_announce+0xac>)
	return list->head == list;
    509c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 5130 <sys_clock_announce+0xb0>
    50a0:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    50a2:	4d24      	ldr	r5, [pc, #144]	; (5134 <sys_clock_announce+0xb4>)
    50a4:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    50a8:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    50aa:	4540      	cmp	r0, r8
		curr_tick += dt;
    50ac:	e9d5 1e00 	ldrd	r1, lr, [r5]
    50b0:	ea4f 77e2 	mov.w	r7, r2, asr #31
    50b4:	d00b      	beq.n	50ce <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    50b6:	b150      	cbz	r0, 50ce <sys_clock_announce+0x4e>
    50b8:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    50bc:	429a      	cmp	r2, r3
    50be:	eb77 090c 	sbcs.w	r9, r7, ip
    50c2:	da16      	bge.n	50f2 <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    50c4:	1a9b      	subs	r3, r3, r2
    50c6:	eb6c 0c07 	sbc.w	ip, ip, r7
    50ca:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    50ce:	1851      	adds	r1, r2, r1
    50d0:	eb4e 0707 	adc.w	r7, lr, r7
    50d4:	e9c5 1700 	strd	r1, r7, [r5]
	announce_remaining = 0;
    50d8:	2500      	movs	r5, #0
    50da:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    50dc:	f7ff ff10 	bl	4f00 <next_timeout>
    50e0:	4629      	mov	r1, r5
    50e2:	f7fd fff7 	bl	30d4 <sys_clock_set_timeout>
	__asm__ volatile(
    50e6:	f384 8811 	msr	BASEPRI, r4
    50ea:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    50ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    50f2:	1859      	adds	r1, r3, r1
    50f4:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    50f8:	1ad3      	subs	r3, r2, r3
    50fa:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    50fc:	2200      	movs	r2, #0
    50fe:	2300      	movs	r3, #0
    5100:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    5104:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    5108:	f7ff ff22 	bl	4f50 <remove_timeout>
    510c:	f384 8811 	msr	BASEPRI, r4
    5110:	f3bf 8f6f 	isb	sy
		t->fn(t);
    5114:	6883      	ldr	r3, [r0, #8]
    5116:	4798      	blx	r3
	__asm__ volatile(
    5118:	f04f 0320 	mov.w	r3, #32
    511c:	f3ef 8411 	mrs	r4, BASEPRI
    5120:	f383 8812 	msr	BASEPRI_MAX, r3
    5124:	f3bf 8f6f 	isb	sy
	return k;
    5128:	e7bc      	b.n	50a4 <sys_clock_announce+0x24>
    512a:	bf00      	nop
    512c:	20000bf4 	.word	0x20000bf4
    5130:	20000118 	.word	0x20000118
    5134:	200004d0 	.word	0x200004d0

00005138 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5138:	b510      	push	{r4, lr}
    513a:	f04f 0320 	mov.w	r3, #32
    513e:	f3ef 8411 	mrs	r4, BASEPRI
    5142:	f383 8812 	msr	BASEPRI_MAX, r3
    5146:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    514a:	f7fd fff5 	bl	3138 <sys_clock_elapsed>
    514e:	4a05      	ldr	r2, [pc, #20]	; (5164 <sys_clock_tick_get+0x2c>)
    5150:	e9d2 3100 	ldrd	r3, r1, [r2]
    5154:	18c0      	adds	r0, r0, r3
    5156:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    515a:	f384 8811 	msr	BASEPRI, r4
    515e:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    5162:	bd10      	pop	{r4, pc}
    5164:	200004d0 	.word	0x200004d0

00005168 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    5168:	b570      	push	{r4, r5, r6, lr}
    516a:	4604      	mov	r4, r0
	__asm__ volatile(
    516c:	f04f 0320 	mov.w	r3, #32
    5170:	f3ef 8511 	mrs	r5, BASEPRI
    5174:	f383 8812 	msr	BASEPRI_MAX, r3
    5178:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    517c:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
    5180:	3301      	adds	r3, #1
    5182:	f142 0200 	adc.w	r2, r2, #0
    5186:	2b02      	cmp	r3, #2
    5188:	f172 0200 	sbcs.w	r2, r2, #0
    518c:	d304      	bcc.n	5198 <z_timer_expiration_handler+0x30>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    518e:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
    5192:	4917      	ldr	r1, [pc, #92]	; (51f0 <z_timer_expiration_handler+0x88>)
    5194:	f7ff fef6 	bl	4f84 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    5198:	6b23      	ldr	r3, [r4, #48]	; 0x30
    519a:	3301      	adds	r3, #1
    519c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    519e:	6a23      	ldr	r3, [r4, #32]
    51a0:	b173      	cbz	r3, 51c0 <z_timer_expiration_handler+0x58>
	__asm__ volatile(
    51a2:	f385 8811 	msr	BASEPRI, r5
    51a6:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    51aa:	6a23      	ldr	r3, [r4, #32]
    51ac:	4620      	mov	r0, r4
    51ae:	4798      	blx	r3
	__asm__ volatile(
    51b0:	f04f 0320 	mov.w	r3, #32
    51b4:	f3ef 8511 	mrs	r5, BASEPRI
    51b8:	f383 8812 	msr	BASEPRI_MAX, r3
    51bc:	f3bf 8f6f 	isb	sy
	return list->head == list;
    51c0:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    51c4:	42a6      	cmp	r6, r4
    51c6:	d000      	beq.n	51ca <z_timer_expiration_handler+0x62>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    51c8:	b926      	cbnz	r6, 51d4 <z_timer_expiration_handler+0x6c>
	__asm__ volatile(
    51ca:	f385 8811 	msr	BASEPRI, r5
    51ce:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    51d2:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
    51d4:	4630      	mov	r0, r6
    51d6:	f001 fac7 	bl	6768 <z_unpend_thread_no_timeout>
    51da:	2300      	movs	r3, #0
    51dc:	67b3      	str	r3, [r6, #120]	; 0x78
    51de:	f385 8811 	msr	BASEPRI, r5
    51e2:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    51e6:	4630      	mov	r0, r6
}
    51e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    51ec:	f001 baac 	b.w	6748 <z_ready_thread>
    51f0:	00005169 	.word	0x00005169

000051f4 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    51f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    51f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    51fc:	bf08      	it	eq
    51fe:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    5202:	4605      	mov	r5, r0
    5204:	4614      	mov	r4, r2
    5206:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
    520a:	4619      	mov	r1, r3
    520c:	4691      	mov	r9, r2
    520e:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5210:	d037      	beq.n	5282 <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    5212:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    5216:	bf08      	it	eq
    5218:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    521c:	4637      	mov	r7, r6
    521e:	4682      	mov	sl, r0
    5220:	d011      	beq.n	5246 <z_impl_k_timer_start+0x52>
    5222:	ea50 0306 	orrs.w	r3, r0, r6
    5226:	d00e      	beq.n	5246 <z_impl_k_timer_start+0x52>
    5228:	1c72      	adds	r2, r6, #1
    522a:	f170 33ff 	sbcs.w	r3, r0, #4294967295	; 0xffffffff
    522e:	db0a      	blt.n	5246 <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
    5230:	2e02      	cmp	r6, #2
    5232:	4684      	mov	ip, r0
    5234:	f170 0000 	sbcs.w	r0, r0, #0
    5238:	bfbc      	itt	lt
    523a:	2702      	movlt	r7, #2
    523c:	f04f 0c00 	movlt.w	ip, #0
    5240:	3f01      	subs	r7, #1
    5242:	f14c 3aff 	adc.w	sl, ip, #4294967295	; 0xffffffff
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    5246:	1c63      	adds	r3, r4, #1
    5248:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    524c:	db0a      	blt.n	5264 <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
    524e:	2c01      	cmp	r4, #1
    5250:	f171 0300 	sbcs.w	r3, r1, #0
    5254:	4622      	mov	r2, r4
    5256:	bfbc      	itt	lt
    5258:	2201      	movlt	r2, #1
    525a:	2100      	movlt	r1, #0
    525c:	f112 39ff 	adds.w	r9, r2, #4294967295	; 0xffffffff
    5260:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
	}

	(void)z_abort_timeout(&timer->timeout);
    5264:	4628      	mov	r0, r5
    5266:	f001 fad8 	bl	681a <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    526a:	2300      	movs	r3, #0
    526c:	632b      	str	r3, [r5, #48]	; 0x30
	timer->period = period;
    526e:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5272:	464a      	mov	r2, r9
    5274:	4643      	mov	r3, r8
    5276:	4628      	mov	r0, r5
    5278:	4903      	ldr	r1, [pc, #12]	; (5288 <z_impl_k_timer_start+0x94>)
		     duration);
}
    527a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    527e:	f7ff be81 	b.w	4f84 <z_add_timeout>
}
    5282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5286:	bf00      	nop
    5288:	00005169 	.word	0x00005169

0000528c <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    528c:	4a02      	ldr	r2, [pc, #8]	; (5298 <boot_banner+0xc>)
    528e:	4903      	ldr	r1, [pc, #12]	; (529c <boot_banner+0x10>)
    5290:	4803      	ldr	r0, [pc, #12]	; (52a0 <boot_banner+0x14>)
    5292:	f000 ba45 	b.w	5720 <printk>
    5296:	bf00      	nop
    5298:	00006fa5 	.word	0x00006fa5
    529c:	000071dd 	.word	0x000071dd
    52a0:	000071ea 	.word	0x000071ea

000052a4 <nrf_cc3xx_platform_init_no_rng>:
    52a4:	b510      	push	{r4, lr}
    52a6:	4c0a      	ldr	r4, [pc, #40]	; (52d0 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    52a8:	6823      	ldr	r3, [r4, #0]
    52aa:	b11b      	cbz	r3, 52b4 <nrf_cc3xx_platform_init_no_rng+0x10>
    52ac:	2301      	movs	r3, #1
    52ae:	6023      	str	r3, [r4, #0]
    52b0:	2000      	movs	r0, #0
    52b2:	bd10      	pop	{r4, pc}
    52b4:	f000 f8ce 	bl	5454 <CC_LibInitNoRng>
    52b8:	2800      	cmp	r0, #0
    52ba:	d0f7      	beq.n	52ac <nrf_cc3xx_platform_init_no_rng+0x8>
    52bc:	3801      	subs	r0, #1
    52be:	2806      	cmp	r0, #6
    52c0:	d803      	bhi.n	52ca <nrf_cc3xx_platform_init_no_rng+0x26>
    52c2:	4b04      	ldr	r3, [pc, #16]	; (52d4 <nrf_cc3xx_platform_init_no_rng+0x30>)
    52c4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    52c8:	bd10      	pop	{r4, pc}
    52ca:	4803      	ldr	r0, [pc, #12]	; (52d8 <nrf_cc3xx_platform_init_no_rng+0x34>)
    52cc:	bd10      	pop	{r4, pc}
    52ce:	bf00      	nop
    52d0:	20000bf8 	.word	0x20000bf8
    52d4:	00006dcc 	.word	0x00006dcc
    52d8:	ffff8ffe 	.word	0xffff8ffe

000052dc <nrf_cc3xx_platform_abort>:
    52dc:	f3bf 8f4f 	dsb	sy
    52e0:	4905      	ldr	r1, [pc, #20]	; (52f8 <nrf_cc3xx_platform_abort+0x1c>)
    52e2:	4b06      	ldr	r3, [pc, #24]	; (52fc <nrf_cc3xx_platform_abort+0x20>)
    52e4:	68ca      	ldr	r2, [r1, #12]
    52e6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    52ea:	4313      	orrs	r3, r2
    52ec:	60cb      	str	r3, [r1, #12]
    52ee:	f3bf 8f4f 	dsb	sy
    52f2:	bf00      	nop
    52f4:	e7fd      	b.n	52f2 <nrf_cc3xx_platform_abort+0x16>
    52f6:	bf00      	nop
    52f8:	e000ed00 	.word	0xe000ed00
    52fc:	05fa0004 	.word	0x05fa0004

00005300 <CC_PalAbort>:
    5300:	b410      	push	{r4}
    5302:	4b09      	ldr	r3, [pc, #36]	; (5328 <CC_PalAbort+0x28>)
    5304:	4909      	ldr	r1, [pc, #36]	; (532c <CC_PalAbort+0x2c>)
    5306:	4c0a      	ldr	r4, [pc, #40]	; (5330 <CC_PalAbort+0x30>)
    5308:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    530c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    5310:	6849      	ldr	r1, [r1, #4]
    5312:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    5316:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    531a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    531e:	2300      	movs	r3, #0
    5320:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    5324:	bc10      	pop	{r4}
    5326:	4708      	bx	r1
    5328:	5002b000 	.word	0x5002b000
    532c:	20000120 	.word	0x20000120
    5330:	5002a000 	.word	0x5002a000

00005334 <nrf_cc3xx_platform_set_abort>:
    5334:	e9d0 1200 	ldrd	r1, r2, [r0]
    5338:	4b01      	ldr	r3, [pc, #4]	; (5340 <nrf_cc3xx_platform_set_abort+0xc>)
    533a:	e9c3 1200 	strd	r1, r2, [r3]
    533e:	4770      	bx	lr
    5340:	20000120 	.word	0x20000120

00005344 <mutex_free>:
    5344:	b510      	push	{r4, lr}
    5346:	4604      	mov	r4, r0
    5348:	b130      	cbz	r0, 5358 <mutex_free+0x14>
    534a:	6863      	ldr	r3, [r4, #4]
    534c:	06db      	lsls	r3, r3, #27
    534e:	d502      	bpl.n	5356 <mutex_free+0x12>
    5350:	2300      	movs	r3, #0
    5352:	6023      	str	r3, [r4, #0]
    5354:	6063      	str	r3, [r4, #4]
    5356:	bd10      	pop	{r4, pc}
    5358:	4b02      	ldr	r3, [pc, #8]	; (5364 <mutex_free+0x20>)
    535a:	4803      	ldr	r0, [pc, #12]	; (5368 <mutex_free+0x24>)
    535c:	685b      	ldr	r3, [r3, #4]
    535e:	4798      	blx	r3
    5360:	e7f3      	b.n	534a <mutex_free+0x6>
    5362:	bf00      	nop
    5364:	20000120 	.word	0x20000120
    5368:	00006de8 	.word	0x00006de8

0000536c <mutex_lock>:
    536c:	b1b0      	cbz	r0, 539c <mutex_lock+0x30>
    536e:	6843      	ldr	r3, [r0, #4]
    5370:	b193      	cbz	r3, 5398 <mutex_lock+0x2c>
    5372:	06db      	lsls	r3, r3, #27
    5374:	d50e      	bpl.n	5394 <mutex_lock+0x28>
    5376:	2301      	movs	r3, #1
    5378:	e850 2f00 	ldrex	r2, [r0]
    537c:	4619      	mov	r1, r3
    537e:	e840 1c00 	strex	ip, r1, [r0]
    5382:	f09c 0f00 	teq	ip, #0
    5386:	d1f7      	bne.n	5378 <mutex_lock+0xc>
    5388:	2a01      	cmp	r2, #1
    538a:	d0f5      	beq.n	5378 <mutex_lock+0xc>
    538c:	f3bf 8f5f 	dmb	sy
    5390:	2000      	movs	r0, #0
    5392:	4770      	bx	lr
    5394:	4803      	ldr	r0, [pc, #12]	; (53a4 <mutex_lock+0x38>)
    5396:	4770      	bx	lr
    5398:	4803      	ldr	r0, [pc, #12]	; (53a8 <mutex_lock+0x3c>)
    539a:	4770      	bx	lr
    539c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    53a0:	4770      	bx	lr
    53a2:	bf00      	nop
    53a4:	ffff8fe9 	.word	0xffff8fe9
    53a8:	ffff8fea 	.word	0xffff8fea

000053ac <mutex_unlock>:
    53ac:	b168      	cbz	r0, 53ca <mutex_unlock+0x1e>
    53ae:	6843      	ldr	r3, [r0, #4]
    53b0:	b13b      	cbz	r3, 53c2 <mutex_unlock+0x16>
    53b2:	06db      	lsls	r3, r3, #27
    53b4:	d507      	bpl.n	53c6 <mutex_unlock+0x1a>
    53b6:	f3bf 8f5f 	dmb	sy
    53ba:	2300      	movs	r3, #0
    53bc:	6003      	str	r3, [r0, #0]
    53be:	4618      	mov	r0, r3
    53c0:	4770      	bx	lr
    53c2:	4803      	ldr	r0, [pc, #12]	; (53d0 <mutex_unlock+0x24>)
    53c4:	4770      	bx	lr
    53c6:	4803      	ldr	r0, [pc, #12]	; (53d4 <mutex_unlock+0x28>)
    53c8:	4770      	bx	lr
    53ca:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    53ce:	4770      	bx	lr
    53d0:	ffff8fea 	.word	0xffff8fea
    53d4:	ffff8fe9 	.word	0xffff8fe9

000053d8 <mutex_init>:
    53d8:	b510      	push	{r4, lr}
    53da:	4604      	mov	r4, r0
    53dc:	b120      	cbz	r0, 53e8 <mutex_init+0x10>
    53de:	2200      	movs	r2, #0
    53e0:	2311      	movs	r3, #17
    53e2:	6022      	str	r2, [r4, #0]
    53e4:	6063      	str	r3, [r4, #4]
    53e6:	bd10      	pop	{r4, pc}
    53e8:	4801      	ldr	r0, [pc, #4]	; (53f0 <mutex_init+0x18>)
    53ea:	f7ff ff89 	bl	5300 <CC_PalAbort>
    53ee:	e7f6      	b.n	53de <mutex_init+0x6>
    53f0:	00006e10 	.word	0x00006e10

000053f4 <nrf_cc3xx_platform_set_mutexes>:
    53f4:	b570      	push	{r4, r5, r6, lr}
    53f6:	e9d0 2300 	ldrd	r2, r3, [r0]
    53fa:	4c13      	ldr	r4, [pc, #76]	; (5448 <nrf_cc3xx_platform_set_mutexes+0x54>)
    53fc:	4d13      	ldr	r5, [pc, #76]	; (544c <nrf_cc3xx_platform_set_mutexes+0x58>)
    53fe:	6063      	str	r3, [r4, #4]
    5400:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    5404:	e9c4 3002 	strd	r3, r0, [r4, #8]
    5408:	6022      	str	r2, [r4, #0]
    540a:	4b11      	ldr	r3, [pc, #68]	; (5450 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    540c:	6808      	ldr	r0, [r1, #0]
    540e:	6018      	str	r0, [r3, #0]
    5410:	6848      	ldr	r0, [r1, #4]
    5412:	6058      	str	r0, [r3, #4]
    5414:	6888      	ldr	r0, [r1, #8]
    5416:	6098      	str	r0, [r3, #8]
    5418:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    541c:	60d8      	str	r0, [r3, #12]
    541e:	6119      	str	r1, [r3, #16]
    5420:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    5424:	06db      	lsls	r3, r3, #27
    5426:	d50d      	bpl.n	5444 <nrf_cc3xx_platform_set_mutexes+0x50>
    5428:	2300      	movs	r3, #0
    542a:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    542e:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    5432:	f505 708a 	add.w	r0, r5, #276	; 0x114
    5436:	4790      	blx	r2
    5438:	6823      	ldr	r3, [r4, #0]
    543a:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    543e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5442:	4718      	bx	r3
    5444:	bd70      	pop	{r4, r5, r6, pc}
    5446:	bf00      	nop
    5448:	20000130 	.word	0x20000130
    544c:	20000c10 	.word	0x20000c10
    5450:	20000140 	.word	0x20000140

00005454 <CC_LibInitNoRng>:
    5454:	b538      	push	{r3, r4, r5, lr}
    5456:	f000 f82f 	bl	54b8 <CC_HalInit>
    545a:	b120      	cbz	r0, 5466 <CC_LibInitNoRng+0x12>
    545c:	2403      	movs	r4, #3
    545e:	f000 f863 	bl	5528 <CC_PalTerminate>
    5462:	4620      	mov	r0, r4
    5464:	bd38      	pop	{r3, r4, r5, pc}
    5466:	f000 f831 	bl	54cc <CC_PalInit>
    546a:	b998      	cbnz	r0, 5494 <CC_LibInitNoRng+0x40>
    546c:	f000 f8ac 	bl	55c8 <CC_PalPowerSaveModeSelect>
    5470:	b998      	cbnz	r0, 549a <CC_LibInitNoRng+0x46>
    5472:	4d0f      	ldr	r5, [pc, #60]	; (54b0 <CC_LibInitNoRng+0x5c>)
    5474:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    5478:	0e1b      	lsrs	r3, r3, #24
    547a:	2bf0      	cmp	r3, #240	; 0xf0
    547c:	d108      	bne.n	5490 <CC_LibInitNoRng+0x3c>
    547e:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    5482:	4b0c      	ldr	r3, [pc, #48]	; (54b4 <CC_LibInitNoRng+0x60>)
    5484:	429a      	cmp	r2, r3
    5486:	d00a      	beq.n	549e <CC_LibInitNoRng+0x4a>
    5488:	2407      	movs	r4, #7
    548a:	f000 f817 	bl	54bc <CC_HalTerminate>
    548e:	e7e6      	b.n	545e <CC_LibInitNoRng+0xa>
    5490:	2406      	movs	r4, #6
    5492:	e7fa      	b.n	548a <CC_LibInitNoRng+0x36>
    5494:	2404      	movs	r4, #4
    5496:	4620      	mov	r0, r4
    5498:	bd38      	pop	{r3, r4, r5, pc}
    549a:	2400      	movs	r4, #0
    549c:	e7f5      	b.n	548a <CC_LibInitNoRng+0x36>
    549e:	2001      	movs	r0, #1
    54a0:	f000 f892 	bl	55c8 <CC_PalPowerSaveModeSelect>
    54a4:	4604      	mov	r4, r0
    54a6:	2800      	cmp	r0, #0
    54a8:	d1f7      	bne.n	549a <CC_LibInitNoRng+0x46>
    54aa:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    54ae:	e7d8      	b.n	5462 <CC_LibInitNoRng+0xe>
    54b0:	5002b000 	.word	0x5002b000
    54b4:	20e00000 	.word	0x20e00000

000054b8 <CC_HalInit>:
    54b8:	2000      	movs	r0, #0
    54ba:	4770      	bx	lr

000054bc <CC_HalTerminate>:
    54bc:	2000      	movs	r0, #0
    54be:	4770      	bx	lr

000054c0 <CC_HalMaskInterrupt>:
    54c0:	4b01      	ldr	r3, [pc, #4]	; (54c8 <CC_HalMaskInterrupt+0x8>)
    54c2:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    54c6:	4770      	bx	lr
    54c8:	5002b000 	.word	0x5002b000

000054cc <CC_PalInit>:
    54cc:	b510      	push	{r4, lr}
    54ce:	4811      	ldr	r0, [pc, #68]	; (5514 <CC_PalInit+0x48>)
    54d0:	f000 f848 	bl	5564 <CC_PalMutexCreate>
    54d4:	b100      	cbz	r0, 54d8 <CC_PalInit+0xc>
    54d6:	bd10      	pop	{r4, pc}
    54d8:	480f      	ldr	r0, [pc, #60]	; (5518 <CC_PalInit+0x4c>)
    54da:	f000 f843 	bl	5564 <CC_PalMutexCreate>
    54de:	2800      	cmp	r0, #0
    54e0:	d1f9      	bne.n	54d6 <CC_PalInit+0xa>
    54e2:	4c0e      	ldr	r4, [pc, #56]	; (551c <CC_PalInit+0x50>)
    54e4:	4620      	mov	r0, r4
    54e6:	f000 f83d 	bl	5564 <CC_PalMutexCreate>
    54ea:	2800      	cmp	r0, #0
    54ec:	d1f3      	bne.n	54d6 <CC_PalInit+0xa>
    54ee:	4b0c      	ldr	r3, [pc, #48]	; (5520 <CC_PalInit+0x54>)
    54f0:	480c      	ldr	r0, [pc, #48]	; (5524 <CC_PalInit+0x58>)
    54f2:	601c      	str	r4, [r3, #0]
    54f4:	f000 f836 	bl	5564 <CC_PalMutexCreate>
    54f8:	4601      	mov	r1, r0
    54fa:	2800      	cmp	r0, #0
    54fc:	d1eb      	bne.n	54d6 <CC_PalInit+0xa>
    54fe:	f000 f82d 	bl	555c <CC_PalDmaInit>
    5502:	4604      	mov	r4, r0
    5504:	b108      	cbz	r0, 550a <CC_PalInit+0x3e>
    5506:	4620      	mov	r0, r4
    5508:	bd10      	pop	{r4, pc}
    550a:	f000 f83f 	bl	558c <CC_PalPowerSaveModeInit>
    550e:	4620      	mov	r0, r4
    5510:	e7fa      	b.n	5508 <CC_PalInit+0x3c>
    5512:	bf00      	nop
    5514:	20000178 	.word	0x20000178
    5518:	2000016c 	.word	0x2000016c
    551c:	20000174 	.word	0x20000174
    5520:	2000017c 	.word	0x2000017c
    5524:	20000170 	.word	0x20000170

00005528 <CC_PalTerminate>:
    5528:	b508      	push	{r3, lr}
    552a:	4808      	ldr	r0, [pc, #32]	; (554c <CC_PalTerminate+0x24>)
    552c:	f000 f824 	bl	5578 <CC_PalMutexDestroy>
    5530:	4807      	ldr	r0, [pc, #28]	; (5550 <CC_PalTerminate+0x28>)
    5532:	f000 f821 	bl	5578 <CC_PalMutexDestroy>
    5536:	4807      	ldr	r0, [pc, #28]	; (5554 <CC_PalTerminate+0x2c>)
    5538:	f000 f81e 	bl	5578 <CC_PalMutexDestroy>
    553c:	4806      	ldr	r0, [pc, #24]	; (5558 <CC_PalTerminate+0x30>)
    553e:	f000 f81b 	bl	5578 <CC_PalMutexDestroy>
    5542:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5546:	f000 b80b 	b.w	5560 <CC_PalDmaTerminate>
    554a:	bf00      	nop
    554c:	20000178 	.word	0x20000178
    5550:	2000016c 	.word	0x2000016c
    5554:	20000174 	.word	0x20000174
    5558:	20000170 	.word	0x20000170

0000555c <CC_PalDmaInit>:
    555c:	2000      	movs	r0, #0
    555e:	4770      	bx	lr

00005560 <CC_PalDmaTerminate>:
    5560:	4770      	bx	lr
    5562:	bf00      	nop

00005564 <CC_PalMutexCreate>:
    5564:	b508      	push	{r3, lr}
    5566:	4b03      	ldr	r3, [pc, #12]	; (5574 <CC_PalMutexCreate+0x10>)
    5568:	6802      	ldr	r2, [r0, #0]
    556a:	681b      	ldr	r3, [r3, #0]
    556c:	6810      	ldr	r0, [r2, #0]
    556e:	4798      	blx	r3
    5570:	2000      	movs	r0, #0
    5572:	bd08      	pop	{r3, pc}
    5574:	20000130 	.word	0x20000130

00005578 <CC_PalMutexDestroy>:
    5578:	b508      	push	{r3, lr}
    557a:	4b03      	ldr	r3, [pc, #12]	; (5588 <CC_PalMutexDestroy+0x10>)
    557c:	6802      	ldr	r2, [r0, #0]
    557e:	685b      	ldr	r3, [r3, #4]
    5580:	6810      	ldr	r0, [r2, #0]
    5582:	4798      	blx	r3
    5584:	2000      	movs	r0, #0
    5586:	bd08      	pop	{r3, pc}
    5588:	20000130 	.word	0x20000130

0000558c <CC_PalPowerSaveModeInit>:
    558c:	b570      	push	{r4, r5, r6, lr}
    558e:	4c09      	ldr	r4, [pc, #36]	; (55b4 <CC_PalPowerSaveModeInit+0x28>)
    5590:	4d09      	ldr	r5, [pc, #36]	; (55b8 <CC_PalPowerSaveModeInit+0x2c>)
    5592:	6920      	ldr	r0, [r4, #16]
    5594:	68ab      	ldr	r3, [r5, #8]
    5596:	4798      	blx	r3
    5598:	b118      	cbz	r0, 55a2 <CC_PalPowerSaveModeInit+0x16>
    559a:	4b08      	ldr	r3, [pc, #32]	; (55bc <CC_PalPowerSaveModeInit+0x30>)
    559c:	4808      	ldr	r0, [pc, #32]	; (55c0 <CC_PalPowerSaveModeInit+0x34>)
    559e:	685b      	ldr	r3, [r3, #4]
    55a0:	4798      	blx	r3
    55a2:	4a08      	ldr	r2, [pc, #32]	; (55c4 <CC_PalPowerSaveModeInit+0x38>)
    55a4:	68eb      	ldr	r3, [r5, #12]
    55a6:	6920      	ldr	r0, [r4, #16]
    55a8:	2100      	movs	r1, #0
    55aa:	6011      	str	r1, [r2, #0]
    55ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    55b0:	4718      	bx	r3
    55b2:	bf00      	nop
    55b4:	20000140 	.word	0x20000140
    55b8:	20000130 	.word	0x20000130
    55bc:	20000120 	.word	0x20000120
    55c0:	00006e34 	.word	0x00006e34
    55c4:	20000c0c 	.word	0x20000c0c

000055c8 <CC_PalPowerSaveModeSelect>:
    55c8:	b570      	push	{r4, r5, r6, lr}
    55ca:	4d1b      	ldr	r5, [pc, #108]	; (5638 <CC_PalPowerSaveModeSelect+0x70>)
    55cc:	4e1b      	ldr	r6, [pc, #108]	; (563c <CC_PalPowerSaveModeSelect+0x74>)
    55ce:	4604      	mov	r4, r0
    55d0:	68b2      	ldr	r2, [r6, #8]
    55d2:	6928      	ldr	r0, [r5, #16]
    55d4:	4790      	blx	r2
    55d6:	b9f8      	cbnz	r0, 5618 <CC_PalPowerSaveModeSelect+0x50>
    55d8:	b15c      	cbz	r4, 55f2 <CC_PalPowerSaveModeSelect+0x2a>
    55da:	4c19      	ldr	r4, [pc, #100]	; (5640 <CC_PalPowerSaveModeSelect+0x78>)
    55dc:	6823      	ldr	r3, [r4, #0]
    55de:	b1b3      	cbz	r3, 560e <CC_PalPowerSaveModeSelect+0x46>
    55e0:	2b01      	cmp	r3, #1
    55e2:	d01b      	beq.n	561c <CC_PalPowerSaveModeSelect+0x54>
    55e4:	3b01      	subs	r3, #1
    55e6:	6023      	str	r3, [r4, #0]
    55e8:	6928      	ldr	r0, [r5, #16]
    55ea:	68f3      	ldr	r3, [r6, #12]
    55ec:	4798      	blx	r3
    55ee:	2000      	movs	r0, #0
    55f0:	bd70      	pop	{r4, r5, r6, pc}
    55f2:	4c13      	ldr	r4, [pc, #76]	; (5640 <CC_PalPowerSaveModeSelect+0x78>)
    55f4:	6821      	ldr	r1, [r4, #0]
    55f6:	b941      	cbnz	r1, 560a <CC_PalPowerSaveModeSelect+0x42>
    55f8:	4b12      	ldr	r3, [pc, #72]	; (5644 <CC_PalPowerSaveModeSelect+0x7c>)
    55fa:	2201      	movs	r2, #1
    55fc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    5600:	4a11      	ldr	r2, [pc, #68]	; (5648 <CC_PalPowerSaveModeSelect+0x80>)
    5602:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    5606:	2b00      	cmp	r3, #0
    5608:	d1fb      	bne.n	5602 <CC_PalPowerSaveModeSelect+0x3a>
    560a:	3101      	adds	r1, #1
    560c:	6021      	str	r1, [r4, #0]
    560e:	68f3      	ldr	r3, [r6, #12]
    5610:	6928      	ldr	r0, [r5, #16]
    5612:	4798      	blx	r3
    5614:	2000      	movs	r0, #0
    5616:	bd70      	pop	{r4, r5, r6, pc}
    5618:	480c      	ldr	r0, [pc, #48]	; (564c <CC_PalPowerSaveModeSelect+0x84>)
    561a:	bd70      	pop	{r4, r5, r6, pc}
    561c:	4a0a      	ldr	r2, [pc, #40]	; (5648 <CC_PalPowerSaveModeSelect+0x80>)
    561e:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    5622:	2b00      	cmp	r3, #0
    5624:	d1fb      	bne.n	561e <CC_PalPowerSaveModeSelect+0x56>
    5626:	4a07      	ldr	r2, [pc, #28]	; (5644 <CC_PalPowerSaveModeSelect+0x7c>)
    5628:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    562c:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    5630:	f7ff ff46 	bl	54c0 <CC_HalMaskInterrupt>
    5634:	6823      	ldr	r3, [r4, #0]
    5636:	e7d5      	b.n	55e4 <CC_PalPowerSaveModeSelect+0x1c>
    5638:	20000140 	.word	0x20000140
    563c:	20000130 	.word	0x20000130
    5640:	20000c0c 	.word	0x20000c0c
    5644:	5002a000 	.word	0x5002a000
    5648:	5002b000 	.word	0x5002b000
    564c:	ffff8fe9 	.word	0xffff8fe9

00005650 <gpio_pin_configure_dt>:
 * @param extra_flags additional flags
 * @return a value from gpio_pin_configure()
 */
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
    5650:	b4f0      	push	{r4, r5, r6, r7}
    5652:	4603      	mov	r3, r0
    5654:	460a      	mov	r2, r1
	return gpio_pin_configure(spec->port,
				  spec->pin,
    5656:	7919      	ldrb	r1, [r3, #4]
				  spec->dt_flags | extra_flags);
    5658:	88db      	ldrh	r3, [r3, #6]
	return gpio_pin_configure(spec->port,
    565a:	6800      	ldr	r0, [r0, #0]
    565c:	4313      	orrs	r3, r2
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    565e:	02dc      	lsls	r4, r3, #11
	const struct gpio_driver_api *api =
    5660:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
    5662:	6906      	ldr	r6, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    5664:	d506      	bpl.n	5674 <gpio_pin_configure_dt+0x24>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    5666:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
    566a:	d003      	beq.n	5674 <gpio_pin_configure_dt+0x24>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    566c:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    566e:	bf48      	it	mi
    5670:	f483 2340 	eormi.w	r3, r3, #786432	; 0xc0000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5674:	6834      	ldr	r4, [r6, #0]
    5676:	2501      	movs	r5, #1
    5678:	408d      	lsls	r5, r1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    567a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    567e:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5680:	bf4c      	ite	mi
    5682:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    5684:	43ac      	bicpl	r4, r5
	return api->pin_configure(port, pin, flags);
    5686:	683b      	ldr	r3, [r7, #0]
    5688:	6034      	str	r4, [r6, #0]
}
    568a:	bcf0      	pop	{r4, r5, r6, r7}
	return api->pin_configure(port, pin, flags);
    568c:	4718      	bx	r3

0000568e <device_is_ready>:
    568e:	f000 bf76 	b.w	657e <z_device_is_ready>

00005692 <gpio_pin_set_dt.isra.0>:
 *
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    5692:	4603      	mov	r3, r0
    5694:	460a      	mov	r2, r1
{
	return gpio_pin_set(spec->port, spec->pin, value);
    5696:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    5698:	7919      	ldrb	r1, [r3, #4]
    569a:	2301      	movs	r3, #1
    569c:	fa03 f101 	lsl.w	r1, r3, r1
    56a0:	6903      	ldr	r3, [r0, #16]
    56a2:	681b      	ldr	r3, [r3, #0]
    56a4:	4219      	tst	r1, r3
    56a6:	d003      	beq.n	56b0 <gpio_pin_set_dt.isra.0+0x1e>
	if (value != 0)	{
    56a8:	b122      	cbz	r2, 56b4 <gpio_pin_set_dt.isra.0+0x22>
	return api->port_clear_bits_raw(port, pins);
    56aa:	6883      	ldr	r3, [r0, #8]
    56ac:	691b      	ldr	r3, [r3, #16]
    56ae:	e003      	b.n	56b8 <gpio_pin_set_dt.isra.0+0x26>
	if (value != 0)	{
    56b0:	2a00      	cmp	r2, #0
    56b2:	d0fa      	beq.n	56aa <gpio_pin_set_dt.isra.0+0x18>
	return api->port_set_bits_raw(port, pins);
    56b4:	6883      	ldr	r3, [r0, #8]
    56b6:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    56b8:	4718      	bx	r3

000056ba <k_msleep.isra.0>:
static inline int32_t k_msleep(int32_t ms)
    56ba:	b538      	push	{r3, r4, r5, lr}
    56bc:	2100      	movs	r1, #0
	return k_sleep(Z_TIMEOUT_MS(ms));
    56be:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
    56c2:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    56c6:	f240 30e7 	movw	r0, #999	; 0x3e7
    56ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    56ce:	2300      	movs	r3, #0
    56d0:	fbc4 0105 	smlal	r0, r1, r4, r5
    56d4:	f7fa fd14 	bl	100 <__aeabi_uldivmod>
}
    56d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return z_impl_k_sleep(timeout);
    56dc:	f7ff bb7a 	b.w	4dd4 <z_impl_k_sleep>

000056e0 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    56e0:	4603      	mov	r3, r0
    56e2:	b158      	cbz	r0, 56fc <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    56e4:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    56e6:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    56ea:	2a01      	cmp	r2, #1
    56ec:	d003      	beq.n	56f6 <sys_notify_validate+0x16>
    56ee:	2a03      	cmp	r2, #3
    56f0:	d104      	bne.n	56fc <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    56f2:	6802      	ldr	r2, [r0, #0]
    56f4:	b112      	cbz	r2, 56fc <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    56f6:	2000      	movs	r0, #0
    56f8:	6098      	str	r0, [r3, #8]
    56fa:	4770      	bx	lr
    56fc:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    5700:	4770      	bx	lr

00005702 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5702:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    5704:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    5706:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    570a:	2a03      	cmp	r2, #3
    570c:	f04f 0200 	mov.w	r2, #0
{
    5710:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    5712:	bf0c      	ite	eq
    5714:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    5716:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    5718:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    571a:	4770      	bx	lr

0000571c <arch_printk_char_out>:
}
    571c:	2000      	movs	r0, #0
    571e:	4770      	bx	lr

00005720 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    5720:	b40f      	push	{r0, r1, r2, r3}
    5722:	b507      	push	{r0, r1, r2, lr}
    5724:	a904      	add	r1, sp, #16
    5726:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    572a:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    572c:	f7fb f85a 	bl	7e4 <vprintk>

	va_end(ap);
}
    5730:	b003      	add	sp, #12
    5732:	f85d eb04 	ldr.w	lr, [sp], #4
    5736:	b004      	add	sp, #16
    5738:	4770      	bx	lr

0000573a <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    573a:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    573c:	f013 0307 	ands.w	r3, r3, #7
    5740:	d105      	bne.n	574e <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    5742:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    5744:	2b00      	cmp	r3, #0
    5746:	bf0c      	ite	eq
    5748:	2000      	moveq	r0, #0
    574a:	2003      	movne	r0, #3
    574c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    574e:	2b02      	cmp	r3, #2
    5750:	d105      	bne.n	575e <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    5752:	8b40      	ldrh	r0, [r0, #26]
    5754:	fab0 f080 	clz	r0, r0
    5758:	0940      	lsrs	r0, r0, #5
    575a:	0080      	lsls	r0, r0, #2
    575c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    575e:	2b01      	cmp	r3, #1
    5760:	d105      	bne.n	576e <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    5762:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    5764:	2b00      	cmp	r3, #0
    5766:	bf0c      	ite	eq
    5768:	2000      	moveq	r0, #0
    576a:	2005      	movne	r0, #5
    576c:	4770      	bx	lr
	int evt = EVT_NOP;
    576e:	2000      	movs	r0, #0
}
    5770:	4770      	bx	lr

00005772 <validate_args>:
{
    5772:	b510      	push	{r4, lr}
    5774:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    5776:	b100      	cbz	r0, 577a <validate_args+0x8>
    5778:	b911      	cbnz	r1, 5780 <validate_args+0xe>
		return -EINVAL;
    577a:	f06f 0015 	mvn.w	r0, #21
}
    577e:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    5780:	1d08      	adds	r0, r1, #4
    5782:	f7ff ffad 	bl	56e0 <sys_notify_validate>
	if ((rv == 0)
    5786:	2800      	cmp	r0, #0
    5788:	d1f9      	bne.n	577e <validate_args+0xc>
	    && ((cli->notify.flags
    578a:	68a3      	ldr	r3, [r4, #8]
    578c:	2b03      	cmp	r3, #3
    578e:	d9f6      	bls.n	577e <validate_args+0xc>
    5790:	e7f3      	b.n	577a <validate_args+0x8>

00005792 <notify_one>:
{
    5792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5796:	460d      	mov	r5, r1
    5798:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    579a:	4619      	mov	r1, r3
    579c:	1d28      	adds	r0, r5, #4
{
    579e:	4690      	mov	r8, r2
    57a0:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    57a2:	f7ff ffae 	bl	5702 <sys_notify_finalize>
	if (cb) {
    57a6:	4604      	mov	r4, r0
    57a8:	b138      	cbz	r0, 57ba <notify_one+0x28>
		cb(mgr, cli, state, res);
    57aa:	4633      	mov	r3, r6
    57ac:	4642      	mov	r2, r8
    57ae:	4629      	mov	r1, r5
    57b0:	4638      	mov	r0, r7
    57b2:	46a4      	mov	ip, r4
}
    57b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    57b8:	4760      	bx	ip
}
    57ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000057be <transition_complete>:
{
    57be:	b410      	push	{r4}
	__asm__ volatile(
    57c0:	f04f 0420 	mov.w	r4, #32
    57c4:	f3ef 8211 	mrs	r2, BASEPRI
    57c8:	f384 8812 	msr	BASEPRI_MAX, r4
    57cc:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    57d0:	6141      	str	r1, [r0, #20]
}
    57d2:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    57d4:	2101      	movs	r1, #1
    57d6:	f7fb b813 	b.w	800 <process_event>

000057da <onoff_manager_init>:
{
    57da:	b538      	push	{r3, r4, r5, lr}
    57dc:	460c      	mov	r4, r1
	if ((mgr == NULL)
    57de:	4605      	mov	r5, r0
    57e0:	b158      	cbz	r0, 57fa <onoff_manager_init+0x20>
	    || (transitions == NULL)
    57e2:	b151      	cbz	r1, 57fa <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    57e4:	680b      	ldr	r3, [r1, #0]
    57e6:	b143      	cbz	r3, 57fa <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    57e8:	684b      	ldr	r3, [r1, #4]
    57ea:	b133      	cbz	r3, 57fa <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    57ec:	221c      	movs	r2, #28
    57ee:	2100      	movs	r1, #0
    57f0:	f000 f900 	bl	59f4 <memset>
    57f4:	612c      	str	r4, [r5, #16]
	return 0;
    57f6:	2000      	movs	r0, #0
}
    57f8:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    57fa:	f06f 0015 	mvn.w	r0, #21
    57fe:	e7fb      	b.n	57f8 <onoff_manager_init+0x1e>

00005800 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    5800:	b570      	push	{r4, r5, r6, lr}
    5802:	4605      	mov	r5, r0
    5804:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    5806:	f7ff ffb4 	bl	5772 <validate_args>

	if (rv < 0) {
    580a:	1e04      	subs	r4, r0, #0
    580c:	db15      	blt.n	583a <onoff_request+0x3a>
    580e:	f04f 0320 	mov.w	r3, #32
    5812:	f3ef 8211 	mrs	r2, BASEPRI
    5816:	f383 8812 	msr	BASEPRI_MAX, r3
    581a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    581e:	8b6b      	ldrh	r3, [r5, #26]
    5820:	8b2c      	ldrh	r4, [r5, #24]
    5822:	f64f 71ff 	movw	r1, #65535	; 0xffff
    5826:	428b      	cmp	r3, r1
    5828:	f004 0407 	and.w	r4, r4, #7
    582c:	d107      	bne.n	583e <onoff_request+0x3e>
	__asm__ volatile(
    582e:	f382 8811 	msr	BASEPRI, r2
    5832:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    5836:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    583a:	4620      	mov	r0, r4
    583c:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    583e:	2c02      	cmp	r4, #2
    5840:	d10c      	bne.n	585c <onoff_request+0x5c>
		mgr->refs += 1U;
    5842:	3301      	adds	r3, #1
    5844:	836b      	strh	r3, [r5, #26]
    5846:	f382 8811 	msr	BASEPRI, r2
    584a:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    584e:	2300      	movs	r3, #0
    5850:	4622      	mov	r2, r4
    5852:	4631      	mov	r1, r6
    5854:	4628      	mov	r0, r5
    5856:	f7ff ff9c 	bl	5792 <notify_one>
    585a:	e7ee      	b.n	583a <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    585c:	2c06      	cmp	r4, #6
    585e:	d814      	bhi.n	588a <onoff_request+0x8a>
    5860:	e8df f004 	tbb	[pc, r4]
    5864:	13131304 	.word	0x13131304
    5868:	1a04      	.short	0x1a04
    586a:	04          	.byte	0x04
    586b:	00          	.byte	0x00
	parent->next = child;
    586c:	2300      	movs	r3, #0
    586e:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    5870:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    5872:	b93b      	cbnz	r3, 5884 <onoff_request+0x84>
	list->head = node;
    5874:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    5878:	b9ac      	cbnz	r4, 58a6 <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    587a:	2102      	movs	r1, #2
    587c:	4628      	mov	r0, r5
    587e:	f7fa ffbf 	bl	800 <process_event>
    5882:	e7da      	b.n	583a <onoff_request+0x3a>
	parent->next = child;
    5884:	601e      	str	r6, [r3, #0]
	list->tail = node;
    5886:	606e      	str	r6, [r5, #4]
}
    5888:	e7f6      	b.n	5878 <onoff_request+0x78>
    588a:	f382 8811 	msr	BASEPRI, r2
    588e:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    5892:	f06f 0404 	mvn.w	r4, #4
    5896:	e7d0      	b.n	583a <onoff_request+0x3a>
    5898:	f382 8811 	msr	BASEPRI, r2
    589c:	f3bf 8f6f 	isb	sy
    58a0:	f06f 0485 	mvn.w	r4, #133	; 0x85
    58a4:	e7c9      	b.n	583a <onoff_request+0x3a>
    58a6:	f382 8811 	msr	BASEPRI, r2
    58aa:	f3bf 8f6f 	isb	sy
		if (notify) {
    58ae:	e7c4      	b.n	583a <onoff_request+0x3a>

000058b0 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    58b0:	4604      	mov	r4, r0
    58b2:	b508      	push	{r3, lr}
    58b4:	4608      	mov	r0, r1
    58b6:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    58b8:	461a      	mov	r2, r3
    58ba:	47a0      	blx	r4
	return z_impl_z_current_get();
    58bc:	f7ff faa4 	bl	4e08 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    58c0:	f7fc f93c 	bl	1b3c <z_impl_k_thread_abort>

000058c4 <encode_uint>:
{
    58c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    58c8:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    58ca:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    58cc:	2b6f      	cmp	r3, #111	; 0x6f
{
    58ce:	4680      	mov	r8, r0
    58d0:	460f      	mov	r7, r1
    58d2:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    58d4:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    58d8:	d029      	beq.n	592e <encode_uint+0x6a>
    58da:	d824      	bhi.n	5926 <encode_uint+0x62>
		return 10;
    58dc:	2b58      	cmp	r3, #88	; 0x58
    58de:	bf0c      	ite	eq
    58e0:	2610      	moveq	r6, #16
    58e2:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    58e4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    58e8:	4632      	mov	r2, r6
    58ea:	2300      	movs	r3, #0
    58ec:	4640      	mov	r0, r8
    58ee:	4639      	mov	r1, r7
    58f0:	f7fa fc06 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    58f4:	2a09      	cmp	r2, #9
    58f6:	b2d4      	uxtb	r4, r2
    58f8:	d81e      	bhi.n	5938 <encode_uint+0x74>
    58fa:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    58fc:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    58fe:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    5900:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5904:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    5908:	d301      	bcc.n	590e <encode_uint+0x4a>
    590a:	45d1      	cmp	r9, sl
    590c:	d811      	bhi.n	5932 <encode_uint+0x6e>
	if (conv->flag_hash) {
    590e:	782b      	ldrb	r3, [r5, #0]
    5910:	069b      	lsls	r3, r3, #26
    5912:	d505      	bpl.n	5920 <encode_uint+0x5c>
		if (radix == 8) {
    5914:	2e08      	cmp	r6, #8
    5916:	d115      	bne.n	5944 <encode_uint+0x80>
			conv->altform_0 = true;
    5918:	78ab      	ldrb	r3, [r5, #2]
    591a:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    591e:	70ab      	strb	r3, [r5, #2]
}
    5920:	4648      	mov	r0, r9
    5922:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    5926:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    592a:	2b70      	cmp	r3, #112	; 0x70
    592c:	e7d7      	b.n	58de <encode_uint+0x1a>
	switch (specifier) {
    592e:	2608      	movs	r6, #8
    5930:	e7d8      	b.n	58e4 <encode_uint+0x20>
		value /= radix;
    5932:	4680      	mov	r8, r0
    5934:	460f      	mov	r7, r1
    5936:	e7d7      	b.n	58e8 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5938:	f1bb 0f19 	cmp.w	fp, #25
    593c:	bf94      	ite	ls
    593e:	3437      	addls	r4, #55	; 0x37
    5940:	3457      	addhi	r4, #87	; 0x57
    5942:	e7db      	b.n	58fc <encode_uint+0x38>
		} else if (radix == 16) {
    5944:	2e10      	cmp	r6, #16
    5946:	d1eb      	bne.n	5920 <encode_uint+0x5c>
			conv->altform_0c = true;
    5948:	78ab      	ldrb	r3, [r5, #2]
    594a:	f043 0310 	orr.w	r3, r3, #16
    594e:	e7e6      	b.n	591e <encode_uint+0x5a>

00005950 <outs>:
{
    5950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5954:	4607      	mov	r7, r0
    5956:	4688      	mov	r8, r1
    5958:	4615      	mov	r5, r2
    595a:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    595c:	4614      	mov	r4, r2
    595e:	42b4      	cmp	r4, r6
    5960:	d305      	bcc.n	596e <outs+0x1e>
    5962:	b10e      	cbz	r6, 5968 <outs+0x18>
	return (int)count;
    5964:	1b60      	subs	r0, r4, r5
    5966:	e008      	b.n	597a <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5968:	7823      	ldrb	r3, [r4, #0]
    596a:	2b00      	cmp	r3, #0
    596c:	d0fa      	beq.n	5964 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    596e:	f814 0b01 	ldrb.w	r0, [r4], #1
    5972:	4641      	mov	r1, r8
    5974:	47b8      	blx	r7
		if (rc < 0) {
    5976:	2800      	cmp	r0, #0
    5978:	daf1      	bge.n	595e <outs+0xe>
}
    597a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000597e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    597e:	4770      	bx	lr

00005980 <abort_function>:
{
    5980:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    5982:	2000      	movs	r0, #0
    5984:	f7fb fbfc 	bl	1180 <sys_reboot>

00005988 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    5988:	f000 be03 	b.w	6592 <z_fatal_error>

0000598c <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    598c:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    598e:	6800      	ldr	r0, [r0, #0]
    5990:	f000 bdff 	b.w	6592 <z_fatal_error>

00005994 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5994:	2100      	movs	r1, #0
    5996:	2001      	movs	r0, #1
    5998:	f7ff bff6 	b.w	5988 <z_arm_fatal_error>

0000599c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    599c:	b508      	push	{r3, lr}
	handler();
    599e:	f7fb fe75 	bl	168c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    59a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    59a6:	f7fb bf4d 	b.w	1844 <z_arm_exc_exit>

000059aa <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    59aa:	3901      	subs	r1, #1
    59ac:	4603      	mov	r3, r0
    59ae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    59b2:	b90a      	cbnz	r2, 59b8 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    59b4:	701a      	strb	r2, [r3, #0]

	return dest;
}
    59b6:	4770      	bx	lr
		*d = *s;
    59b8:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    59bc:	e7f7      	b.n	59ae <strcpy+0x4>

000059be <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    59be:	4603      	mov	r3, r0
	size_t n = 0;
    59c0:	2000      	movs	r0, #0

	while (*s != '\0') {
    59c2:	5c1a      	ldrb	r2, [r3, r0]
    59c4:	b902      	cbnz	r2, 59c8 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    59c6:	4770      	bx	lr
		n++;
    59c8:	3001      	adds	r0, #1
    59ca:	e7fa      	b.n	59c2 <strlen+0x4>

000059cc <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    59cc:	4603      	mov	r3, r0
	size_t n = 0;
    59ce:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    59d0:	5c1a      	ldrb	r2, [r3, r0]
    59d2:	b10a      	cbz	r2, 59d8 <strnlen+0xc>
    59d4:	4288      	cmp	r0, r1
    59d6:	d100      	bne.n	59da <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    59d8:	4770      	bx	lr
		n++;
    59da:	3001      	adds	r0, #1
    59dc:	e7f8      	b.n	59d0 <strnlen+0x4>

000059de <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    59de:	b510      	push	{r4, lr}
    59e0:	1e43      	subs	r3, r0, #1
    59e2:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    59e4:	4291      	cmp	r1, r2
    59e6:	d100      	bne.n	59ea <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    59e8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    59ea:	f811 4b01 	ldrb.w	r4, [r1], #1
    59ee:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    59f2:	e7f7      	b.n	59e4 <memcpy+0x6>

000059f4 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    59f4:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    59f6:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    59f8:	4603      	mov	r3, r0
	while (n > 0) {
    59fa:	4293      	cmp	r3, r2
    59fc:	d100      	bne.n	5a00 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    59fe:	4770      	bx	lr
		*(d_byte++) = c_byte;
    5a00:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5a04:	e7f9      	b.n	59fa <memset+0x6>

00005a06 <_stdout_hook_default>:
}
    5a06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5a0a:	4770      	bx	lr

00005a0c <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    5a0c:	2806      	cmp	r0, #6
    5a0e:	d108      	bne.n	5a22 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    5a10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a14:	2201      	movs	r2, #1
    5a16:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5a1a:	f3bf 8f4f 	dsb	sy
        __WFE();
    5a1e:	bf20      	wfe
    while (true)
    5a20:	e7fd      	b.n	5a1e <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    5a22:	4770      	bx	lr

00005a24 <pm_state_exit_post_ops>:
    5a24:	2300      	movs	r3, #0
    5a26:	f383 8811 	msr	BASEPRI, r3
    5a2a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5a2e:	4770      	bx	lr

00005a30 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5a30:	6903      	ldr	r3, [r0, #16]
    5a32:	b2c9      	uxtb	r1, r1
    5a34:	220c      	movs	r2, #12
    5a36:	fb01 3302 	mla	r3, r1, r2, r3
    5a3a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    5a3c:	f000 0007 	and.w	r0, r0, #7
    5a40:	4770      	bx	lr

00005a42 <set_on_state>:
	__asm__ volatile(
    5a42:	f04f 0320 	mov.w	r3, #32
    5a46:	f3ef 8211 	mrs	r2, BASEPRI
    5a4a:	f383 8812 	msr	BASEPRI_MAX, r3
    5a4e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    5a52:	6803      	ldr	r3, [r0, #0]
    5a54:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    5a58:	f043 0302 	orr.w	r3, r3, #2
    5a5c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    5a5e:	f382 8811 	msr	BASEPRI, r2
    5a62:	f3bf 8f6f 	isb	sy
}
    5a66:	4770      	bx	lr

00005a68 <stop>:
{
    5a68:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    5a6a:	6903      	ldr	r3, [r0, #16]
	return &data->subsys[type];
    5a6c:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    5a6e:	f04f 0420 	mov.w	r4, #32
    5a72:	f3ef 8511 	mrs	r5, BASEPRI
    5a76:	f384 8812 	msr	BASEPRI_MAX, r4
    5a7a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5a7e:	260c      	movs	r6, #12
    5a80:	fb06 3401 	mla	r4, r6, r1, r3
    5a84:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5a86:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    5a8a:	d008      	beq.n	5a9e <stop+0x36>
    5a8c:	42a2      	cmp	r2, r4
    5a8e:	d006      	beq.n	5a9e <stop+0x36>
	__asm__ volatile(
    5a90:	f385 8811 	msr	BASEPRI, r5
    5a94:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    5a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    5a9c:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5a9e:	fb06 3301 	mla	r3, r6, r1, r3
    5aa2:	2201      	movs	r2, #1
    5aa4:	641a      	str	r2, [r3, #64]	; 0x40
    5aa6:	f385 8811 	msr	BASEPRI, r5
    5aaa:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    5aae:	6843      	ldr	r3, [r0, #4]
    5ab0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    5ab4:	685b      	ldr	r3, [r3, #4]
    5ab6:	4798      	blx	r3
	return 0;
    5ab8:	2000      	movs	r0, #0
    5aba:	e7ef      	b.n	5a9c <stop+0x34>

00005abc <api_stop>:
	return stop(dev, subsys, CTX_API);
    5abc:	2280      	movs	r2, #128	; 0x80
    5abe:	f7ff bfd3 	b.w	5a68 <stop>

00005ac2 <async_start>:
{
    5ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ac4:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    5ac6:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    5ac8:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    5aca:	f04f 0520 	mov.w	r5, #32
    5ace:	f3ef 8611 	mrs	r6, BASEPRI
    5ad2:	f385 8812 	msr	BASEPRI_MAX, r5
    5ad6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5ada:	250c      	movs	r5, #12
    5adc:	fb05 4401 	mla	r4, r5, r1, r4
    5ae0:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5ae2:	f005 0c07 	and.w	ip, r5, #7
    5ae6:	f1bc 0f01 	cmp.w	ip, #1
    5aea:	d10c      	bne.n	5b06 <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5aec:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    5aee:	f386 8811 	msr	BASEPRI, r6
    5af2:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    5af6:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    5afa:	6843      	ldr	r3, [r0, #4]
    5afc:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    5b00:	4798      	blx	r3
	return 0;
    5b02:	2000      	movs	r0, #0
}
    5b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    5b06:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    5b0a:	42af      	cmp	r7, r5
    5b0c:	f386 8811 	msr	BASEPRI, r6
    5b10:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    5b14:	bf0c      	ite	eq
    5b16:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    5b1a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    5b1e:	e7f1      	b.n	5b04 <async_start+0x42>

00005b20 <api_start>:
{
    5b20:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5b22:	2480      	movs	r4, #128	; 0x80
    5b24:	9400      	str	r4, [sp, #0]
    5b26:	f7ff ffcc 	bl	5ac2 <async_start>
}
    5b2a:	b002      	add	sp, #8
    5b2c:	bd10      	pop	{r4, pc}

00005b2e <onoff_started_callback>:
	return &data->mgr[type];
    5b2e:	6900      	ldr	r0, [r0, #16]
{
    5b30:	b410      	push	{r4}
	return &data->mgr[type];
    5b32:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    5b34:	241c      	movs	r4, #28
    5b36:	fb03 0004 	mla	r0, r3, r4, r0
    5b3a:	2100      	movs	r1, #0
}
    5b3c:	bc10      	pop	{r4}
	notify(mgr, 0);
    5b3e:	4710      	bx	r2

00005b40 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    5b40:	2000      	movs	r0, #0
    5b42:	f000 bbd9 	b.w	62f8 <nrfx_clock_start>

00005b46 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5b46:	2000      	movs	r0, #0
    5b48:	f000 bc12 	b.w	6370 <nrfx_clock_stop>

00005b4c <blocking_start_callback>:
{
    5b4c:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    5b4e:	f7fe be2d 	b.w	47ac <z_impl_k_sem_give>

00005b52 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5b52:	6843      	ldr	r3, [r0, #4]
    5b54:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5b56:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    5b5a:	600b      	str	r3, [r1, #0]
}
    5b5c:	2000      	movs	r0, #0
    5b5e:	4770      	bx	lr

00005b60 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5b60:	6843      	ldr	r3, [r0, #4]
    5b62:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    5b64:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    5b68:	4042      	eors	r2, r0
    5b6a:	400a      	ands	r2, r1
    5b6c:	4042      	eors	r2, r0
    p_reg->OUT = value;
    5b6e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5b72:	2000      	movs	r0, #0
    5b74:	4770      	bx	lr

00005b76 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5b76:	6843      	ldr	r3, [r0, #4]
    5b78:	685b      	ldr	r3, [r3, #4]
}
    5b7a:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    5b7c:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    5b80:	4770      	bx	lr

00005b82 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5b82:	6843      	ldr	r3, [r0, #4]
    5b84:	685b      	ldr	r3, [r3, #4]
}
    5b86:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    5b88:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    5b8c:	4770      	bx	lr

00005b8e <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5b8e:	6843      	ldr	r3, [r0, #4]
    5b90:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5b92:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    5b96:	404b      	eors	r3, r1
    p_reg->OUT = value;
    5b98:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    5b9c:	2000      	movs	r0, #0
    5b9e:	4770      	bx	lr

00005ba0 <gpio_nrfx_manage_callback>:
	return port->data;
    5ba0:	6903      	ldr	r3, [r0, #16]
	return list->head;
    5ba2:	6858      	ldr	r0, [r3, #4]
{
    5ba4:	b510      	push	{r4, lr}
	if (!sys_slist_is_empty(callbacks)) {
    5ba6:	b148      	cbz	r0, 5bbc <gpio_nrfx_manage_callback+0x1c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5ba8:	4288      	cmp	r0, r1
    5baa:	d113      	bne.n	5bd4 <gpio_nrfx_manage_callback+0x34>
Z_GENLIST_REMOVE(slist, snode)
    5bac:	689c      	ldr	r4, [r3, #8]
	return node->next;
    5bae:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    5bb0:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    5bb2:	42a1      	cmp	r1, r4
    5bb4:	d100      	bne.n	5bb8 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    5bb6:	6098      	str	r0, [r3, #8]
	parent->next = child;
    5bb8:	2000      	movs	r0, #0
    5bba:	6008      	str	r0, [r1, #0]
	if (set) {
    5bbc:	b97a      	cbnz	r2, 5bde <gpio_nrfx_manage_callback+0x3e>
	return 0;
    5bbe:	2000      	movs	r0, #0
}
    5bc0:	bd10      	pop	{r4, pc}
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5bc2:	4281      	cmp	r1, r0
    5bc4:	d106      	bne.n	5bd4 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    5bc6:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    5bc8:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    5bca:	6898      	ldr	r0, [r3, #8]
    5bcc:	4281      	cmp	r1, r0
    5bce:	d1f3      	bne.n	5bb8 <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    5bd0:	609c      	str	r4, [r3, #8]
}
    5bd2:	e7f1      	b.n	5bb8 <gpio_nrfx_manage_callback+0x18>
	return node->next;
    5bd4:	4604      	mov	r4, r0
    5bd6:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5bd8:	2800      	cmp	r0, #0
    5bda:	d1f2      	bne.n	5bc2 <gpio_nrfx_manage_callback+0x22>
			if (!set) {
    5bdc:	b13a      	cbz	r2, 5bee <gpio_nrfx_manage_callback+0x4e>
	parent->next = child;
    5bde:	685a      	ldr	r2, [r3, #4]
    5be0:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    5be2:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    5be4:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    5be6:	2a00      	cmp	r2, #0
    5be8:	d1e9      	bne.n	5bbe <gpio_nrfx_manage_callback+0x1e>
	list->tail = node;
    5bea:	6099      	str	r1, [r3, #8]
}
    5bec:	e7e7      	b.n	5bbe <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    5bee:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5bf2:	e7e5      	b.n	5bc0 <gpio_nrfx_manage_callback+0x20>

00005bf4 <i2c_nrfx_twi_configure>:
	if (I2C_ADDR_10_BITS & dev_config) {
    5bf4:	07ca      	lsls	r2, r1, #31
	const struct i2c_nrfx_twi_config *config = dev->config;
    5bf6:	6843      	ldr	r3, [r0, #4]
	struct i2c_nrfx_twi_data *data = dev->data;
    5bf8:	6900      	ldr	r0, [r0, #16]
	if (I2C_ADDR_10_BITS & dev_config) {
    5bfa:	d405      	bmi.n	5c08 <i2c_nrfx_twi_configure+0x14>
	switch (I2C_SPEED_GET(dev_config)) {
    5bfc:	f3c1 0242 	ubfx	r2, r1, #1, #3
    5c00:	2a01      	cmp	r2, #1
    5c02:	d004      	beq.n	5c0e <i2c_nrfx_twi_configure+0x1a>
    5c04:	2a02      	cmp	r2, #2
    5c06:	d00a      	beq.n	5c1e <i2c_nrfx_twi_configure+0x2a>
    5c08:	f06f 0015 	mvn.w	r0, #21
}
    5c0c:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_100K);
    5c0e:	681b      	ldr	r3, [r3, #0]
    p_reg->FREQUENCY = frequency;
    5c10:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
    5c14:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	data->dev_config = dev_config;
    5c18:	6241      	str	r1, [r0, #36]	; 0x24
	return 0;
    5c1a:	2000      	movs	r0, #0
    5c1c:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_400K);
    5c1e:	681b      	ldr	r3, [r3, #0]
    5c20:	f04f 62cd 	mov.w	r2, #107479040	; 0x6680000
    5c24:	e7f6      	b.n	5c14 <i2c_nrfx_twi_configure+0x20>

00005c26 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    5c26:	6902      	ldr	r2, [r0, #16]
{
    5c28:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    5c2a:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    5c2e:	e883 0003 	stmia.w	r3, {r0, r1}
}
    5c32:	2000      	movs	r0, #0
    5c34:	4770      	bx	lr

00005c36 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    5c36:	6843      	ldr	r3, [r0, #4]
    5c38:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5c3a:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5c3e:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5c42:	4770      	bx	lr

00005c44 <tx_start>:
{
    5c44:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5c46:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
    5c48:	6823      	ldr	r3, [r4, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5c4a:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5c4e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c52:	2200      	movs	r2, #0
    5c54:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    5c58:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    5c5c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    5c60:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5c64:	6862      	ldr	r2, [r4, #4]
    5c66:	06d2      	lsls	r2, r2, #27
    5c68:	d50f      	bpl.n	5c8a <tx_start+0x46>
	if (data->async) {
    5c6a:	6902      	ldr	r2, [r0, #16]
    5c6c:	68d2      	ldr	r2, [r2, #12]
    5c6e:	b12a      	cbz	r2, 5c7c <tx_start+0x38>
		data->async->low_power_mask |= mask;
    5c70:	f8d2 10c8 	ldr.w	r1, [r2, #200]	; 0xc8
    5c74:	f041 0101 	orr.w	r1, r1, #1
    5c78:	f8c2 10c8 	str.w	r1, [r2, #200]	; 0xc8
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5c7c:	2208      	movs	r2, #8
    5c7e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    5c82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    5c86:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5c8a:	2201      	movs	r2, #1
    5c8c:	609a      	str	r2, [r3, #8]
}
    5c8e:	bd10      	pop	{r4, pc}

00005c90 <user_callback>:
	if (data->async->user_callback) {
    5c90:	6903      	ldr	r3, [r0, #16]
    5c92:	68da      	ldr	r2, [r3, #12]
    5c94:	6813      	ldr	r3, [r2, #0]
    5c96:	b10b      	cbz	r3, 5c9c <user_callback+0xc>
		data->async->user_callback(dev, evt, data->async->user_data);
    5c98:	6852      	ldr	r2, [r2, #4]
    5c9a:	4718      	bx	r3
}
    5c9c:	4770      	bx	lr

00005c9e <notify_uart_rx_rdy>:
{
    5c9e:	b570      	push	{r4, r5, r6, lr}
    5ca0:	b086      	sub	sp, #24
	struct uarte_nrfx_data *data = dev->data;
    5ca2:	6906      	ldr	r6, [r0, #16]
{
    5ca4:	4604      	mov	r4, r0
    5ca6:	460d      	mov	r5, r1
	struct uart_event evt = {
    5ca8:	2214      	movs	r2, #20
    5caa:	2100      	movs	r1, #0
    5cac:	a801      	add	r0, sp, #4
    5cae:	f7ff fea1 	bl	59f4 <memset>
    5cb2:	2302      	movs	r3, #2
    5cb4:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
    5cb8:	68f3      	ldr	r3, [r6, #12]
	struct uart_event evt = {
    5cba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    5cbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    5cbe:	9202      	str	r2, [sp, #8]
	user_callback(dev, &evt);
    5cc0:	a901      	add	r1, sp, #4
    5cc2:	4620      	mov	r0, r4
	struct uart_event evt = {
    5cc4:	e9cd 3503 	strd	r3, r5, [sp, #12]
	user_callback(dev, &evt);
    5cc8:	f7ff ffe2 	bl	5c90 <user_callback>
}
    5ccc:	b006      	add	sp, #24
    5cce:	bd70      	pop	{r4, r5, r6, pc}

00005cd0 <rx_buf_release>:
{
    5cd0:	b570      	push	{r4, r5, r6, lr}
	if (*buf) {
    5cd2:	680e      	ldr	r6, [r1, #0]
{
    5cd4:	b086      	sub	sp, #24
    5cd6:	4605      	mov	r5, r0
    5cd8:	460c      	mov	r4, r1
	if (*buf) {
    5cda:	b17e      	cbz	r6, 5cfc <rx_buf_release+0x2c>
		struct uart_event evt = {
    5cdc:	2214      	movs	r2, #20
    5cde:	2100      	movs	r1, #0
    5ce0:	a801      	add	r0, sp, #4
    5ce2:	f7ff fe87 	bl	59f4 <memset>
    5ce6:	2304      	movs	r3, #4
		user_callback(dev, &evt);
    5ce8:	eb0d 0103 	add.w	r1, sp, r3
    5cec:	4628      	mov	r0, r5
		struct uart_event evt = {
    5cee:	f88d 3004 	strb.w	r3, [sp, #4]
    5cf2:	9602      	str	r6, [sp, #8]
		user_callback(dev, &evt);
    5cf4:	f7ff ffcc 	bl	5c90 <user_callback>
		*buf = NULL;
    5cf8:	2300      	movs	r3, #0
    5cfa:	6023      	str	r3, [r4, #0]
}
    5cfc:	b006      	add	sp, #24
    5cfe:	bd70      	pop	{r4, r5, r6, pc}

00005d00 <notify_rx_disable>:
{
    5d00:	b510      	push	{r4, lr}
    5d02:	b086      	sub	sp, #24
    5d04:	4604      	mov	r4, r0
	struct uart_event evt = {
    5d06:	2214      	movs	r2, #20
    5d08:	2100      	movs	r1, #0
    5d0a:	a801      	add	r0, sp, #4
    5d0c:	f7ff fe72 	bl	59f4 <memset>
    5d10:	2305      	movs	r3, #5
	user_callback(dev, (struct uart_event *)&evt);
    5d12:	a901      	add	r1, sp, #4
    5d14:	4620      	mov	r0, r4
	struct uart_event evt = {
    5d16:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
    5d1a:	f7ff ffb9 	bl	5c90 <user_callback>
}
    5d1e:	b006      	add	sp, #24
    5d20:	bd10      	pop	{r4, pc}

00005d22 <uarte_nrfx_rx_buf_rsp>:
	return config->uarte_regs;
    5d22:	6843      	ldr	r3, [r0, #4]
{
    5d24:	b530      	push	{r4, r5, lr}
	return config->uarte_regs;
    5d26:	681b      	ldr	r3, [r3, #0]
	struct uarte_nrfx_data *data = dev->data;
    5d28:	6904      	ldr	r4, [r0, #16]
	__asm__ volatile(
    5d2a:	f04f 0020 	mov.w	r0, #32
    5d2e:	f3ef 8511 	mrs	r5, BASEPRI
    5d32:	f380 8812 	msr	BASEPRI_MAX, r0
    5d36:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
    5d3a:	68e4      	ldr	r4, [r4, #12]
    5d3c:	6e20      	ldr	r0, [r4, #96]	; 0x60
    5d3e:	b190      	cbz	r0, 5d66 <uarte_nrfx_rx_buf_rsp+0x44>
	} else if (data->async->rx_next_buf == NULL) {
    5d40:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    5d42:	b998      	cbnz	r0, 5d6c <uarte_nrfx_rx_buf_rsp+0x4a>
		data->async->rx_next_buf_len = len;
    5d44:	e9c4 121b 	strd	r1, r2, [r4, #108]	; 0x6c
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5d48:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    5d4c:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
    5d50:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5d54:	f042 0220 	orr.w	r2, r2, #32
    5d58:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	__asm__ volatile(
    5d5c:	f385 8811 	msr	BASEPRI, r5
    5d60:	f3bf 8f6f 	isb	sy
}
    5d64:	bd30      	pop	{r4, r5, pc}
		err = -EACCES;
    5d66:	f06f 000c 	mvn.w	r0, #12
    5d6a:	e7f7      	b.n	5d5c <uarte_nrfx_rx_buf_rsp+0x3a>
		err = -EBUSY;
    5d6c:	f06f 000f 	mvn.w	r0, #15
    5d70:	e7f4      	b.n	5d5c <uarte_nrfx_rx_buf_rsp+0x3a>

00005d72 <uarte_nrfx_callback_set>:
	if (!data->async) {
    5d72:	6903      	ldr	r3, [r0, #16]
    5d74:	68db      	ldr	r3, [r3, #12]
    5d76:	b11b      	cbz	r3, 5d80 <uarte_nrfx_callback_set+0xe>
	data->async->user_data = user_data;
    5d78:	e9c3 1200 	strd	r1, r2, [r3]
	return 0;
    5d7c:	2000      	movs	r0, #0
    5d7e:	4770      	bx	lr
		return -ENOTSUP;
    5d80:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    5d84:	4770      	bx	lr

00005d86 <uarte_nrfx_poll_in>:
	const struct uarte_nrfx_data *data = dev->data;
    5d86:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    5d88:	6843      	ldr	r3, [r0, #4]
	if (data->async) {
    5d8a:	68d0      	ldr	r0, [r2, #12]
	return config->uarte_regs;
    5d8c:	681b      	ldr	r3, [r3, #0]
{
    5d8e:	b510      	push	{r4, lr}
	if (data->async) {
    5d90:	b958      	cbnz	r0, 5daa <uarte_nrfx_poll_in+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5d92:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5d96:	b15c      	cbz	r4, 5db0 <uarte_nrfx_poll_in+0x2a>
	*c = data->rx_data;
    5d98:	7d52      	ldrb	r2, [r2, #21]
    5d9a:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5d9c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    5da0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5da4:	2201      	movs	r2, #1
    5da6:	601a      	str	r2, [r3, #0]
}
    5da8:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
    5daa:	f06f 0085 	mvn.w	r0, #133	; 0x85
    5dae:	e7fb      	b.n	5da8 <uarte_nrfx_poll_in+0x22>
		return -1;
    5db0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5db4:	e7f8      	b.n	5da8 <uarte_nrfx_poll_in+0x22>

00005db6 <uarte_nrfx_rx_disable>:
{
    5db6:	b538      	push	{r3, r4, r5, lr}
	struct uarte_nrfx_data *data = dev->data;
    5db8:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
    5dba:	6843      	ldr	r3, [r0, #4]
	if (data->async->rx_buf == NULL) {
    5dbc:	68e8      	ldr	r0, [r5, #12]
	return config->uarte_regs;
    5dbe:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
    5dc0:	6e03      	ldr	r3, [r0, #96]	; 0x60
    5dc2:	b1b3      	cbz	r3, 5df2 <uarte_nrfx_rx_disable+0x3c>
	if (data->async->rx_next_buf != NULL) {
    5dc4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    5dc6:	b153      	cbz	r3, 5dde <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
    5dc8:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    5dcc:	f023 0320 	bic.w	r3, r3, #32
    5dd0:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dd4:	2300      	movs	r3, #0
    5dd6:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    5dda:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	z_impl_k_timer_stop(timer);
    5dde:	3088      	adds	r0, #136	; 0x88
    5de0:	f000 fd71 	bl	68c6 <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
    5de4:	68eb      	ldr	r3, [r5, #12]
    5de6:	2000      	movs	r0, #0
    5de8:	f883 00d2 	strb.w	r0, [r3, #210]	; 0xd2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5dec:	2301      	movs	r3, #1
    5dee:	6063      	str	r3, [r4, #4]
}
    5df0:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    5df2:	f06f 000d 	mvn.w	r0, #13
    5df6:	e7fb      	b.n	5df0 <uarte_nrfx_rx_disable+0x3a>

00005df8 <rx_flush.isra.0>:
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
    5df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	return config->uarte_regs;
    5dfa:	6807      	ldr	r7, [r0, #0]
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
    5dfc:	4615      	mov	r5, r2
    return p_reg->RXD.AMOUNT;
    5dfe:	f8d7 653c 	ldr.w	r6, [r7, #1340]	; 0x53c
	uint8_t *flush_buf = buf ? buf : tmp_buf;
    5e02:	460c      	mov	r4, r1
    5e04:	b1e9      	cbz	r1, 5e42 <rx_flush.isra.0+0x4a>
		memset(buf, dirty, len);
    5e06:	2100      	movs	r1, #0
    5e08:	4620      	mov	r0, r4
    5e0a:	f7ff fdf3 	bl	59f4 <memset>
		flush_len = len;
    5e0e:	4623      	mov	r3, r4
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5e10:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e14:	2300      	movs	r3, #0
    p_reg->RXD.MAXCNT = length;
    5e16:	f8c7 5538 	str.w	r5, [r7, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e1a:	2101      	movs	r1, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e1c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    5e20:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e24:	62f9      	str	r1, [r7, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5e26:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5e2a:	2900      	cmp	r1, #0
    5e2c:	d0fb      	beq.n	5e26 <rx_flush.isra.0+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e2e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    5e32:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    return p_reg->RXD.AMOUNT;
    5e36:	f8d7 053c 	ldr.w	r0, [r7, #1340]	; 0x53c
	if (!buf) {
    5e3a:	b92c      	cbnz	r4, 5e48 <rx_flush.isra.0+0x50>
			return rx_amount;
    5e3c:	b2c0      	uxtb	r0, r0
}
    5e3e:	b003      	add	sp, #12
    5e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
		flush_len = sizeof(tmp_buf);
    5e42:	2505      	movs	r5, #5
		flush_buf = tmp_buf;
    5e44:	466b      	mov	r3, sp
    5e46:	e7e3      	b.n	5e10 <rx_flush.isra.0+0x18>
	if (rx_amount != prev_rx_amount) {
    5e48:	4286      	cmp	r6, r0
    5e4a:	d1f7      	bne.n	5e3c <rx_flush.isra.0+0x44>
    5e4c:	1962      	adds	r2, r4, r5
	for (int i = 0; i < flush_len; i++) {
    5e4e:	42a2      	cmp	r2, r4
    5e50:	d101      	bne.n	5e56 <rx_flush.isra.0+0x5e>
	return 0;
    5e52:	2000      	movs	r0, #0
    5e54:	e7f3      	b.n	5e3e <rx_flush.isra.0+0x46>
		if (buf[i] != dirty) {
    5e56:	f814 3b01 	ldrb.w	r3, [r4], #1
    5e5a:	2b00      	cmp	r3, #0
    5e5c:	d0f7      	beq.n	5e4e <rx_flush.isra.0+0x56>
    5e5e:	e7ed      	b.n	5e3c <rx_flush.isra.0+0x44>

00005e60 <setup_tx_cache.isra.0>:
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
    5e60:	68c2      	ldr	r2, [r0, #12]
    5e62:	6a01      	ldr	r1, [r0, #32]
	if (!remaining) {
    5e64:	1a52      	subs	r2, r2, r1
static bool setup_tx_cache(struct uarte_nrfx_data *data)
    5e66:	b508      	push	{r3, lr}
    5e68:	4603      	mov	r3, r0
	if (!remaining) {
    5e6a:	d00b      	beq.n	5e84 <setup_tx_cache.isra.0+0x24>
	size_t len = MIN(remaining, sizeof(data->async->tx_cache));
    5e6c:	2a08      	cmp	r2, #8
    5e6e:	bf28      	it	cs
    5e70:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
    5e72:	6142      	str	r2, [r0, #20]
	data->async->xfer_buf = data->async->tx_cache;
    5e74:	3018      	adds	r0, #24
    5e76:	6118      	str	r0, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
    5e78:	689b      	ldr	r3, [r3, #8]
    5e7a:	4419      	add	r1, r3
    5e7c:	f7ff fdaf 	bl	59de <memcpy>
	return true;
    5e80:	2001      	movs	r0, #1
}
    5e82:	bd08      	pop	{r3, pc}
		return false;
    5e84:	4610      	mov	r0, r2
    5e86:	e7fc      	b.n	5e82 <setup_tx_cache.isra.0+0x22>

00005e88 <async_uart_release>:
{
    5e88:	b570      	push	{r4, r5, r6, lr}
	struct uarte_nrfx_data *data = dev->data;
    5e8a:	6903      	ldr	r3, [r0, #16]
{
    5e8c:	4604      	mov	r4, r0
	__asm__ volatile(
    5e8e:	f04f 0220 	mov.w	r2, #32
    5e92:	f3ef 8611 	mrs	r6, BASEPRI
    5e96:	f382 8812 	msr	BASEPRI_MAX, r2
    5e9a:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
    5e9e:	68dd      	ldr	r5, [r3, #12]
    5ea0:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
    5ea4:	ea23 0301 	bic.w	r3, r3, r1
    5ea8:	f8c5 30c8 	str.w	r3, [r5, #200]	; 0xc8
	if (!data->async->low_power_mask) {
    5eac:	b973      	cbnz	r3, 5ecc <async_uart_release+0x44>
		if (dir_mask == UARTE_LOW_POWER_RX) {
    5eae:	2902      	cmp	r1, #2
    5eb0:	d107      	bne.n	5ec2 <async_uart_release+0x3a>
				rx_flush(dev, data->async->rx_flush_buffer,
    5eb2:	6840      	ldr	r0, [r0, #4]
    5eb4:	2205      	movs	r2, #5
    5eb6:	f105 01cc 	add.w	r1, r5, #204	; 0xcc
    5eba:	f7ff ff9d 	bl	5df8 <rx_flush.isra.0>
			data->async->rx_flush_cnt =
    5ebe:	f885 00d1 	strb.w	r0, [r5, #209]	; 0xd1
	return config->uarte_regs;
    5ec2:	6863      	ldr	r3, [r4, #4]
    5ec4:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5ec6:	2200      	movs	r2, #0
    5ec8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
    5ecc:	f386 8811 	msr	BASEPRI, r6
    5ed0:	f3bf 8f6f 	isb	sy
}
    5ed4:	bd70      	pop	{r4, r5, r6, pc}

00005ed6 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    5ed6:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    5ed8:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5eda:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5ede:	b940      	cbnz	r0, 5ef2 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5ee0:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5ee2:	079b      	lsls	r3, r3, #30
    5ee4:	d406      	bmi.n	5ef4 <is_tx_ready.isra.0+0x1e>
    5ee6:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    5eea:	3800      	subs	r0, #0
    5eec:	bf18      	it	ne
    5eee:	2001      	movne	r0, #1
    5ef0:	4770      	bx	lr
    5ef2:	2001      	movs	r0, #1
}
    5ef4:	4770      	bx	lr

00005ef6 <start_tx_locked>:
{
    5ef6:	b510      	push	{r4, lr}
    5ef8:	4604      	mov	r4, r0
	if (!is_tx_ready(dev)) {
    5efa:	6840      	ldr	r0, [r0, #4]
    5efc:	f7ff ffeb 	bl	5ed6 <is_tx_ready.isra.0>
		data->async->pending_tx = true;
    5f00:	68cb      	ldr	r3, [r1, #12]
	if (!is_tx_ready(dev)) {
    5f02:	b918      	cbnz	r0, 5f0c <start_tx_locked+0x16>
		data->async->pending_tx = true;
    5f04:	2201      	movs	r2, #1
    5f06:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
}
    5f0a:	bd10      	pop	{r4, pc}
		data->async->pending_tx = false;
    5f0c:	2200      	movs	r2, #0
    5f0e:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
		data->async->tx_amount = -1;
    5f12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5f16:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
    5f1a:	4620      	mov	r0, r4
    5f1c:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
}
    5f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
    5f24:	f7ff be8e 	b.w	5c44 <tx_start>

00005f28 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    5f28:	b510      	push	{r4, lr}
    5f2a:	2200      	movs	r2, #0
    5f2c:	4604      	mov	r4, r0
    5f2e:	2101      	movs	r1, #1
    5f30:	2028      	movs	r0, #40	; 0x28
    5f32:	f7fb fb93 	bl	165c <z_arm_irq_priority_set>
    5f36:	2028      	movs	r0, #40	; 0x28
    5f38:	f7fb fb74 	bl	1624 <arch_irq_enable>
    5f3c:	4620      	mov	r0, r4
    5f3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5f42:	f7fc bbf7 	b.w	2734 <uarte_instance_init.constprop.0>

00005f46 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    5f46:	b510      	push	{r4, lr}
    5f48:	2200      	movs	r2, #0
    5f4a:	4604      	mov	r4, r0
    5f4c:	2101      	movs	r1, #1
    5f4e:	2002      	movs	r0, #2
    5f50:	f7fb fb84 	bl	165c <z_arm_irq_priority_set>
    5f54:	2002      	movs	r0, #2
    5f56:	f7fb fb65 	bl	1624 <arch_irq_enable>
    5f5a:	4620      	mov	r0, r4
    5f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5f60:	f7fc bbe8 	b.w	2734 <uarte_instance_init.constprop.0>

00005f64 <uarte_nrfx_rx_enable>:
{
    5f64:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
	const struct uarte_nrfx_config *cfg = dev->config;
    5f68:	f8d0 a004 	ldr.w	sl, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    5f6c:	f8d0 b010 	ldr.w	fp, [r0, #16]
	return config->uarte_regs;
    5f70:	f8da 8000 	ldr.w	r8, [sl]
{
    5f74:	4617      	mov	r7, r2
	if (cfg->disable_rx) {
    5f76:	f89a 2008 	ldrb.w	r2, [sl, #8]
{
    5f7a:	4605      	mov	r5, r0
    5f7c:	4689      	mov	r9, r1
	if (cfg->disable_rx) {
    5f7e:	2a00      	cmp	r2, #0
    5f80:	d172      	bne.n	6068 <uarte_nrfx_rx_enable+0x104>
	if (data->async->rx_enabled) {
    5f82:	f8db 100c 	ldr.w	r1, [fp, #12]
    5f86:	f891 20d2 	ldrb.w	r2, [r1, #210]	; 0xd2
    5f8a:	2a00      	cmp	r2, #0
    5f8c:	d16f      	bne.n	606e <uarte_nrfx_rx_enable+0x10a>
		MAX(timeout / RX_TIMEOUT_DIV,
    5f8e:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
	data->async->rx_timeout = timeout;
    5f92:	67cb      	str	r3, [r1, #124]	; 0x7c
		MAX(timeout / RX_TIMEOUT_DIV,
    5f94:	bfd2      	itee	le
    5f96:	235c      	movle	r3, #92	; 0x5c
    5f98:	2205      	movgt	r2, #5
    5f9a:	fb93 f3f2 	sdivgt	r3, r3, r2
	data->async->rx_timeout_slab =
    5f9e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	data->async->rx_offset = 0;
    5fa2:	2300      	movs	r3, #0
	data->async->rx_next_buf = NULL;
    5fa4:	e9c1 331a 	strd	r3, r3, [r1, #104]	; 0x68
	data->async->rx_next_buf_len = 0;
    5fa8:	670b      	str	r3, [r1, #112]	; 0x70
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5faa:	f8da 3004 	ldr.w	r3, [sl, #4]
    5fae:	06da      	lsls	r2, r3, #27
	data->async->rx_buf_len = len;
    5fb0:	e9c1 9718 	strd	r9, r7, [r1, #96]	; 0x60
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5fb4:	d524      	bpl.n	6000 <uarte_nrfx_rx_enable+0x9c>
		if (data->async->rx_flush_cnt) {
    5fb6:	f891 60d1 	ldrb.w	r6, [r1, #209]	; 0xd1
    5fba:	b30e      	cbz	r6, 6000 <uarte_nrfx_rx_enable+0x9c>
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
    5fbc:	42be      	cmp	r6, r7
    5fbe:	bf28      	it	cs
    5fc0:	463e      	movcs	r6, r7
			memcpy(buf, data->async->rx_flush_buffer, cpy_len);
    5fc2:	4648      	mov	r0, r9
    5fc4:	4632      	mov	r2, r6
    5fc6:	31cc      	adds	r1, #204	; 0xcc
    5fc8:	f7ff fd09 	bl	59de <memcpy>
			if (!len) {
    5fcc:	1bbf      	subs	r7, r7, r6
			buf += cpy_len;
    5fce:	44b1      	add	r9, r6
			if (!len) {
    5fd0:	d116      	bne.n	6000 <uarte_nrfx_rx_enable+0x9c>
				data->async->rx_flush_cnt -= cpy_len;
    5fd2:	f8db 200c 	ldr.w	r2, [fp, #12]
    5fd6:	f892 30d1 	ldrb.w	r3, [r2, #209]	; 0xd1
    5fda:	1b9b      	subs	r3, r3, r6
    5fdc:	f882 30d1 	strb.w	r3, [r2, #209]	; 0xd1
				notify_uart_rx_rdy(dev, cpy_len);
    5fe0:	4631      	mov	r1, r6
    5fe2:	4628      	mov	r0, r5
    5fe4:	f7ff fe5b 	bl	5c9e <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
    5fe8:	f8db 100c 	ldr.w	r1, [fp, #12]
    5fec:	4628      	mov	r0, r5
    5fee:	3160      	adds	r1, #96	; 0x60
    5ff0:	f7ff fe6e 	bl	5cd0 <rx_buf_release>
				notify_rx_disable(dev);
    5ff4:	4628      	mov	r0, r5
    5ff6:	f7ff fe83 	bl	5d00 <notify_rx_disable>
				return 0;
    5ffa:	2000      	movs	r0, #0
}
    5ffc:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6000:	2300      	movs	r3, #0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6002:	f8c8 9534 	str.w	r9, [r8, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    6006:	f8c8 7538 	str.w	r7, [r8, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    600a:	f8c8 3110 	str.w	r3, [r8, #272]	; 0x110
    600e:	f8d8 2110 	ldr.w	r2, [r8, #272]	; 0x110
    6012:	f8c8 314c 	str.w	r3, [r8, #332]	; 0x14c
    6016:	f8d8 314c 	ldr.w	r3, [r8, #332]	; 0x14c
	data->async->rx_enabled = true;
    601a:	f8db 300c 	ldr.w	r3, [fp, #12]
    601e:	2201      	movs	r2, #1
    6020:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6024:	f8da 3004 	ldr.w	r3, [sl, #4]
    6028:	06db      	lsls	r3, r3, #27
    602a:	d519      	bpl.n	6060 <uarte_nrfx_rx_enable+0xfc>
	__asm__ volatile(
    602c:	f04f 0320 	mov.w	r3, #32
    6030:	f3ef 8111 	mrs	r1, BASEPRI
    6034:	f383 8812 	msr	BASEPRI_MAX, r3
    6038:	f3bf 8f6f 	isb	sy
	if (data->async) {
    603c:	692b      	ldr	r3, [r5, #16]
	const struct uarte_nrfx_config *config = dev->config;
    603e:	6868      	ldr	r0, [r5, #4]
	if (data->async) {
    6040:	68db      	ldr	r3, [r3, #12]
    6042:	b12b      	cbz	r3, 6050 <uarte_nrfx_rx_enable+0xec>
		data->async->low_power_mask |= mask;
    6044:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
    6048:	f042 0202 	orr.w	r2, r2, #2
    604c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	return config->uarte_regs;
    6050:	6803      	ldr	r3, [r0, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    6052:	2208      	movs	r2, #8
    6054:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
    6058:	f381 8811 	msr	BASEPRI, r1
    605c:	f3bf 8f6f 	isb	sy
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6060:	2301      	movs	r3, #1
    6062:	f8c8 3000 	str.w	r3, [r8]
	return 0;
    6066:	e7c8      	b.n	5ffa <uarte_nrfx_rx_enable+0x96>
		return -ENOTSUP;
    6068:	f06f 0085 	mvn.w	r0, #133	; 0x85
    606c:	e7c6      	b.n	5ffc <uarte_nrfx_rx_enable+0x98>
		return -EBUSY;
    606e:	f06f 000f 	mvn.w	r0, #15
    6072:	e7c3      	b.n	5ffc <uarte_nrfx_rx_enable+0x98>

00006074 <rx_timeout>:
{
    6074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return timer->user_data;
    6076:	6b47      	ldr	r7, [r0, #52]	; 0x34
	if (data->async->is_in_irq) {
    6078:	68fb      	ldr	r3, [r7, #12]
    607a:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
    607e:	f002 06ff 	and.w	r6, r2, #255	; 0xff
    6082:	bb1a      	cbnz	r2, 60cc <rx_timeout+0x58>
	const struct device *dev = data->dev;
    6084:	683d      	ldr	r5, [r7, #0]
	return config->uarte_regs;
    6086:	686a      	ldr	r2, [r5, #4]
    6088:	6812      	ldr	r2, [r2, #0]
    p_reg->INTENCLR = mask;
    608a:	2110      	movs	r1, #16
    608c:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
    6090:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
	if (read != data->async->rx_total_byte_cnt) {
    6094:	6f59      	ldr	r1, [r3, #116]	; 0x74
    6096:	4291      	cmp	r1, r2
		data->async->rx_total_byte_cnt = read;
    6098:	bf1e      	ittt	ne
    609a:	675a      	strne	r2, [r3, #116]	; 0x74
		data->async->rx_timeout_left = data->async->rx_timeout;
    609c:	6fda      	ldrne	r2, [r3, #124]	; 0x7c
    609e:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
		    - data->async->rx_total_user_byte_cnt;
    60a2:	e9d3 2c1d 	ldrd	r2, ip, [r3, #116]	; 0x74
    60a6:	eba2 020c 	sub.w	r2, r2, ip
	if (!HW_RX_COUNTING_ENABLED(data) &&
    60aa:	2a00      	cmp	r2, #0
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    60ac:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
	int32_t len = data->async->rx_total_byte_cnt
    60b0:	4614      	mov	r4, r2
	if (!HW_RX_COUNTING_ENABLED(data) &&
    60b2:	da0c      	bge.n	60ce <rx_timeout+0x5a>
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    60b4:	4288      	cmp	r0, r1
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
    60b6:	f8c3 c0c0 	str.w	ip, [r3, #192]	; 0xc0
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    60ba:	d902      	bls.n	60c2 <rx_timeout+0x4e>
		len = data->async->rx_buf_len - data->async->rx_offset;
    60bc:	1a0c      	subs	r4, r1, r0
	if (len > 0) {
    60be:	2c00      	cmp	r4, #0
    60c0:	dc20      	bgt.n	6104 <rx_timeout+0x90>
	return config->uarte_regs;
    60c2:	686b      	ldr	r3, [r5, #4]
    60c4:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    60c6:	2210      	movs	r2, #16
    60c8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    60cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    60ce:	eb02 0c00 	add.w	ip, r2, r0
    60d2:	458c      	cmp	ip, r1
    60d4:	d8f2      	bhi.n	60bc <rx_timeout+0x48>
	if (len > 0) {
    60d6:	2a00      	cmp	r2, #0
    60d8:	d0f3      	beq.n	60c2 <rx_timeout+0x4e>
				< data->async->rx_timeout_slab)) {
    60da:	e9d3 1220 	ldrd	r1, r2, [r3, #128]	; 0x80
		if (clipped ||
    60de:	428a      	cmp	r2, r1
    60e0:	da12      	bge.n	6108 <rx_timeout+0x94>
			notify_uart_rx_rdy(dev, len);
    60e2:	4628      	mov	r0, r5
    60e4:	4621      	mov	r1, r4
    60e6:	f7ff fdda 	bl	5c9e <notify_uart_rx_rdy>
			data->async->rx_offset += len;
    60ea:	68f8      	ldr	r0, [r7, #12]
    60ec:	6e83      	ldr	r3, [r0, #104]	; 0x68
    60ee:	4423      	add	r3, r4
    60f0:	6683      	str	r3, [r0, #104]	; 0x68
			data->async->rx_total_user_byte_cnt += len;
    60f2:	6f83      	ldr	r3, [r0, #120]	; 0x78
    60f4:	4423      	add	r3, r4
    60f6:	6783      	str	r3, [r0, #120]	; 0x78
		if (clipped) {
    60f8:	2e00      	cmp	r6, #0
    60fa:	d0e2      	beq.n	60c2 <rx_timeout+0x4e>
    60fc:	3088      	adds	r0, #136	; 0x88
    60fe:	f000 fbe2 	bl	68c6 <z_impl_k_timer_stop>
}
    6102:	e7de      	b.n	60c2 <rx_timeout+0x4e>
		clipped = true;
    6104:	2601      	movs	r6, #1
    6106:	e7ec      	b.n	60e2 <rx_timeout+0x6e>
			data->async->rx_timeout_left -=
    6108:	1a52      	subs	r2, r2, r1
    610a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		if (clipped) {
    610e:	e7d8      	b.n	60c2 <rx_timeout+0x4e>

00006110 <uarte_nrfx_tx_abort>:
{
    6110:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
    6112:	6843      	ldr	r3, [r0, #4]
    6114:	681d      	ldr	r5, [r3, #0]
	if (data->async->tx_buf == NULL) {
    6116:	6903      	ldr	r3, [r0, #16]
    6118:	68d8      	ldr	r0, [r3, #12]
    611a:	6883      	ldr	r3, [r0, #8]
    611c:	b14b      	cbz	r3, 6132 <uarte_nrfx_tx_abort+0x22>
	data->async->pending_tx = false;
    611e:	2400      	movs	r4, #0
    6120:	f880 40d4 	strb.w	r4, [r0, #212]	; 0xd4
	z_impl_k_timer_stop(timer);
    6124:	3028      	adds	r0, #40	; 0x28
    6126:	f000 fbce 	bl	68c6 <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    612a:	2301      	movs	r3, #1
    612c:	60eb      	str	r3, [r5, #12]
	return 0;
    612e:	4620      	mov	r0, r4
}
    6130:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    6132:	f06f 000d 	mvn.w	r0, #13
    6136:	e7fb      	b.n	6130 <uarte_nrfx_tx_abort+0x20>

00006138 <tx_timeout>:
	(void) uarte_nrfx_tx_abort(data->dev);
    6138:	6b43      	ldr	r3, [r0, #52]	; 0x34
    613a:	6818      	ldr	r0, [r3, #0]
    613c:	f7ff bfe8 	b.w	6110 <uarte_nrfx_tx_abort>

00006140 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    6140:	4770      	bx	lr

00006142 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    6142:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    6144:	6843      	ldr	r3, [r0, #4]
    6146:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    6148:	7a03      	ldrb	r3, [r0, #8]
    614a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    614e:	3b01      	subs	r3, #1
    6150:	00db      	lsls	r3, r3, #3
    6152:	6845      	ldr	r5, [r0, #4]
    6154:	6814      	ldr	r4, [r2, #0]
    6156:	441d      	add	r5, r3
    6158:	42ac      	cmp	r4, r5
    615a:	d902      	bls.n	6162 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    615c:	f06f 0001 	mvn.w	r0, #1
}
    6160:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    6162:	7965      	ldrb	r5, [r4, #5]
    6164:	428d      	cmp	r5, r1
    6166:	d002      	beq.n	616e <pinctrl_lookup_state+0x2c>
		(*state)++;
    6168:	3408      	adds	r4, #8
    616a:	6014      	str	r4, [r2, #0]
    616c:	e7f1      	b.n	6152 <pinctrl_lookup_state+0x10>
			return 0;
    616e:	2000      	movs	r0, #0
    6170:	e7f6      	b.n	6160 <pinctrl_lookup_state+0x1e>

00006172 <nrf_gpio_pin_write>:
    if (value == 0)
    6172:	b909      	cbnz	r1, 6178 <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    6174:	f7fc bfea 	b.w	314c <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    6178:	f7fd b81a 	b.w	31b0 <nrf_gpio_pin_set>

0000617c <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    617c:	b570      	push	{r4, r5, r6, lr}
    617e:	4615      	mov	r5, r2
    6180:	4604      	mov	r4, r0
    6182:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    6186:	42a6      	cmp	r6, r4
    6188:	d101      	bne.n	618e <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    618a:	2000      	movs	r0, #0
}
    618c:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    618e:	6823      	ldr	r3, [r4, #0]
    6190:	0c1a      	lsrs	r2, r3, #16
    6192:	2a22      	cmp	r2, #34	; 0x22
    6194:	f200 808e 	bhi.w	62b4 <pinctrl_configure_pins+0x138>
    6198:	e8df f002 	tbb	[pc, r2]
    619c:	43241d12 	.word	0x43241d12
    61a0:	8c433929 	.word	0x8c433929
    61a4:	488c8c8c 	.word	0x488c8c8c
    61a8:	8c8c8c4d 	.word	0x8c8c8c4d
    61ac:	8c8c8c8c 	.word	0x8c8c8c8c
    61b0:	5e528c8c 	.word	0x5e528c8c
    61b4:	8c8c6863 	.word	0x8c8c6863
    61b8:	78736d8c 	.word	0x78736d8c
    61bc:	827d      	.short	0x827d
    61be:	87          	.byte	0x87
    61bf:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    61c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    61c4:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    61c8:	6820      	ldr	r0, [r4, #0]
    61ca:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    61ce:	f7fc ffef 	bl	31b0 <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    61d2:	2201      	movs	r2, #1
    61d4:	e015      	b.n	6202 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    61d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    61da:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    61de:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    61e0:	2100      	movs	r1, #0
    61e2:	e00f      	b.n	6204 <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    61e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    61e8:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    61ec:	e7ec      	b.n	61c8 <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    61ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    61f2:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    61f6:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    61f8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    61fc:	f7fc ffa6 	bl	314c <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6200:	2200      	movs	r2, #0
    6202:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6204:	6820      	ldr	r0, [r4, #0]
    6206:	f7fc ffb1 	bl	316c <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    620a:	3404      	adds	r4, #4
    620c:	e7bb      	b.n	6186 <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    620e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6212:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    6216:	6820      	ldr	r0, [r4, #0]
    6218:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    621c:	f7fc ff96 	bl	314c <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    6220:	e7d7      	b.n	61d2 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    6222:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6226:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    622a:	e7d8      	b.n	61de <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    622c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6230:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6234:	e7d3      	b.n	61de <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    6236:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    623a:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    623e:	e7ce      	b.n	61de <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    6240:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6244:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    6248:	6820      	ldr	r0, [r4, #0]
    624a:	f3c0 3140 	ubfx	r1, r0, #13, #1
    624e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    6252:	f7ff ff8e 	bl	6172 <nrf_gpio_pin_write>
    6256:	e7bc      	b.n	61d2 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    6258:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    625c:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    6260:	e7f2      	b.n	6248 <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    6262:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6266:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    626a:	e7ed      	b.n	6248 <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    626c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6270:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    6274:	e7e8      	b.n	6248 <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    6276:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    627a:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    627e:	2201      	movs	r2, #1
    6280:	e7ae      	b.n	61e0 <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    6282:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6286:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    628a:	e7f8      	b.n	627e <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    628c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6290:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    6294:	e7f3      	b.n	627e <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    6296:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    629a:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    629e:	e7ee      	b.n	627e <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    62a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    62a4:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    62a8:	e7e9      	b.n	627e <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    62aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    62ae:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    62b2:	e7e4      	b.n	627e <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    62b4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    62b8:	e768      	b.n	618c <pinctrl_configure_pins+0x10>

000062ba <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    62ba:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    62bc:	2000      	movs	r0, #0
    62be:	f7fb fd51 	bl	1d64 <sys_arch_reboot>

000062c2 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    62c2:	f7fe bfef 	b.w	52a4 <nrf_cc3xx_platform_init_no_rng>

000062c6 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    62c6:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    62c8:	f7fb f8c4 	bl	1454 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    62cc:	f7fb f976 	bl	15bc <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    62d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    62d4:	f7fe bfe6 	b.w	52a4 <nrf_cc3xx_platform_init_no_rng>

000062d8 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    62d8:	4700      	bx	r0

000062da <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    62da:	f000 bae4 	b.w	68a6 <z_impl_k_busy_wait>

000062de <nrfx_clock_enable>:
{
    62de:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    62e0:	2000      	movs	r0, #0
    62e2:	f7fb f9ad 	bl	1640 <arch_irq_is_enabled>
    62e6:	b908      	cbnz	r0, 62ec <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    62e8:	f7fb f99c 	bl	1624 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    62ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    62f0:	2200      	movs	r2, #0
    62f2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    62f6:	bd08      	pop	{r3, pc}

000062f8 <nrfx_clock_start>:
{
    62f8:	b508      	push	{r3, lr}
    switch (domain)
    62fa:	b110      	cbz	r0, 6302 <nrfx_clock_start+0xa>
    62fc:	2801      	cmp	r0, #1
    62fe:	d02c      	beq.n	635a <nrfx_clock_start+0x62>
}
    6300:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6302:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6306:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    630a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    630e:	03c8      	lsls	r0, r1, #15
    6310:	d40b      	bmi.n	632a <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    6312:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    6316:	07d9      	lsls	r1, r3, #31
    6318:	d50f      	bpl.n	633a <nrfx_clock_start+0x42>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    631a:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    631e:	079b      	lsls	r3, r3, #30
    6320:	d408      	bmi.n	6334 <nrfx_clock_start+0x3c>
    p_reg->INTENSET = mask;
    6322:	2302      	movs	r3, #2
    6324:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    6328:	e7ea      	b.n	6300 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    632a:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    632e:	2b01      	cmp	r3, #1
    6330:	d004      	beq.n	633c <nrfx_clock_start+0x44>
    6332:	b113      	cbz	r3, 633a <nrfx_clock_start+0x42>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6334:	2000      	movs	r0, #0
    6336:	f7fd f889 	bl	344c <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    633a:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    633c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6340:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6344:	2300      	movs	r3, #0
    6346:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    634a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    634e:	2302      	movs	r3, #2
    6350:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6354:	2301      	movs	r3, #1
    6356:	6093      	str	r3, [r2, #8]
}
    6358:	e7d2      	b.n	6300 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    635a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    635e:	2200      	movs	r2, #0
    6360:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6364:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    6368:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    636c:	6018      	str	r0, [r3, #0]
}
    636e:	e7c7      	b.n	6300 <nrfx_clock_start+0x8>

00006370 <nrfx_clock_stop>:
    clock_stop(domain);
    6370:	f7fd b86c 	b.w	344c <clock_stop>

00006374 <nrf_gpio_reconfigure>:
{
    6374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6376:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6378:	a801      	add	r0, sp, #4
{
    637a:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    637e:	4616      	mov	r6, r2
    6380:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6382:	f7fd f90b 	bl	359c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6386:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    6388:	f1b6 0c00 	subs.w	ip, r6, #0
    638c:	bf18      	it	ne
    638e:	f04f 0c01 	movne.w	ip, #1
    6392:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6396:	1e0b      	subs	r3, r1, #0
    6398:	bf18      	it	ne
    639a:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    639c:	2d00      	cmp	r5, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    639e:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    63a2:	bf14      	ite	ne
    63a4:	f04f 0c0c 	movne.w	ip, #12
    63a8:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    63ac:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    63ae:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    63b2:	bf14      	ite	ne
    63b4:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    63b8:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    63bc:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    63be:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    63c2:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    63c6:	bf14      	ite	ne
    63c8:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    63cc:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    63d0:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    63d4:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    63d8:	b101      	cbz	r1, 63dc <nrf_gpio_reconfigure+0x68>
    63da:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    63dc:	b10e      	cbz	r6, 63e2 <nrf_gpio_reconfigure+0x6e>
    63de:	7836      	ldrb	r6, [r6, #0]
    63e0:	0076      	lsls	r6, r6, #1
    63e2:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    63e4:	b10d      	cbz	r5, 63ea <nrf_gpio_reconfigure+0x76>
    63e6:	782d      	ldrb	r5, [r5, #0]
    63e8:	00ad      	lsls	r5, r5, #2
    63ea:	4331      	orrs	r1, r6
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    63ec:	b10c      	cbz	r4, 63f2 <nrf_gpio_reconfigure+0x7e>
    63ee:	7824      	ldrb	r4, [r4, #0]
    63f0:	0224      	lsls	r4, r4, #8
    63f2:	4329      	orrs	r1, r5
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    63f4:	b10f      	cbz	r7, 63fa <nrf_gpio_reconfigure+0x86>
    63f6:	783f      	ldrb	r7, [r7, #0]
    63f8:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    63fa:	430c      	orrs	r4, r1
    63fc:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    63fe:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    6402:	b003      	add	sp, #12
    6404:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006406 <nrf_gpio_cfg_sense_set>:
{
    6406:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6408:	f10d 030f 	add.w	r3, sp, #15
    640c:	9301      	str	r3, [sp, #4]
    640e:	2300      	movs	r3, #0
{
    6410:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6414:	9300      	str	r3, [sp, #0]
    6416:	461a      	mov	r2, r3
    6418:	4619      	mov	r1, r3
    641a:	f7ff ffab 	bl	6374 <nrf_gpio_reconfigure>
}
    641e:	b005      	add	sp, #20
    6420:	f85d fb04 	ldr.w	pc, [sp], #4

00006424 <twi_transfer>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6424:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
{
    6428:	b530      	push	{r4, r5, lr}
    if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_STOPPED))
    642a:	b12b      	cbz	r3, 6438 <twi_transfer+0x14>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    642c:	2300      	movs	r3, #0
    642e:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    6432:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
        stopped = true;
    6436:	2301      	movs	r3, #1
    if (p_cb->error)
    6438:	f891 202f 	ldrb.w	r2, [r1, #47]	; 0x2f
    643c:	b322      	cbz	r2, 6488 <twi_transfer+0x64>
    643e:	2200      	movs	r2, #0
    6440:	f8c0 2124 	str.w	r2, [r0, #292]	; 0x124
    6444:	f8d0 4124 	ldr.w	r4, [r0, #292]	; 0x124
    6448:	f8c0 211c 	str.w	r2, [r0, #284]	; 0x11c
    644c:	f8d0 411c 	ldr.w	r4, [r0, #284]	; 0x11c
    6450:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
    6454:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
    if (stopped)
    6458:	2b00      	cmp	r3, #0
    645a:	d079      	beq.n	6550 <twi_transfer+0x12c>
        p_cb->prev_suspend = TWI_NO_SUSPEND;
    645c:	2200      	movs	r2, #0
    645e:	f881 202d 	strb.w	r2, [r1, #45]	; 0x2d
        if (!p_cb->error)
    6462:	f891 202f 	ldrb.w	r2, [r1, #47]	; 0x2f
    6466:	2a00      	cmp	r2, #0
    6468:	d137      	bne.n	64da <twi_transfer+0xb6>
    if (p_cb->bytes_transferred != p_cb->curr_length)
    646a:	6b4d      	ldr	r5, [r1, #52]	; 0x34
    646c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    646e:	42a5      	cmp	r5, r4
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    6470:	bf1f      	itttt	ne
    6472:	2305      	movne	r3, #5
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    6474:	f8c0 2500 	strne.w	r2, [r0, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    6478:	f8c0 3500 	strne.w	r3, [r0, #1280]	; 0x500
        return false;
    647c:	4613      	movne	r3, r2
            p_cb->error = !xfer_completeness_check(p_twi, p_cb);
    647e:	f083 0301 	eor.w	r3, r3, #1
    6482:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f
    6486:	e028      	b.n	64da <twi_transfer+0xb6>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6488:	f8d0 4124 	ldr.w	r4, [r0, #292]	; 0x124
    else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    648c:	b114      	cbz	r4, 6494 <twi_transfer+0x70>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    648e:	f8c0 2124 	str.w	r2, [r0, #292]	; 0x124
    6492:	e00e      	b.n	64b2 <twi_transfer+0x8e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6494:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
        if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_TXDSENT))
    6498:	b36a      	cbz	r2, 64f6 <twi_transfer+0xd2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    649a:	f8c0 411c 	str.w	r4, [r0, #284]	; 0x11c
    649e:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
            ++(p_cb->bytes_transferred);
    64a2:	6b4a      	ldr	r2, [r1, #52]	; 0x34
    64a4:	3201      	adds	r2, #1
    64a6:	634a      	str	r2, [r1, #52]	; 0x34
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    64a8:	f8d0 5124 	ldr.w	r5, [r0, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    64ac:	b145      	cbz	r5, 64c0 <twi_transfer+0x9c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    64ae:	f8c0 4124 	str.w	r4, [r0, #292]	; 0x124
    64b2:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    64b6:	2201      	movs	r2, #1
    64b8:	6142      	str	r2, [r0, #20]
                p_cb->error = true;
    64ba:	f881 202f 	strb.w	r2, [r1, #47]	; 0x2f
    64be:	e7cb      	b.n	6458 <twi_transfer+0x34>
    if (p_cb->bytes_transferred < p_cb->curr_length)
    64c0:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    64c2:	42a2      	cmp	r2, r4
    64c4:	d204      	bcs.n	64d0 <twi_transfer+0xac>
        nrf_twi_txd_set(p_twi, p_cb->p_curr_buf[p_cb->bytes_transferred]);
    64c6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
    p_reg->TXD = data;
    64c8:	5ca2      	ldrb	r2, [r4, r2]
    64ca:	f8c0 251c 	str.w	r2, [r0, #1308]	; 0x51c
    64ce:	e7c3      	b.n	6458 <twi_transfer+0x34>
        if (p_cb->curr_tx_no_stop)
    64d0:	f891 202c 	ldrb.w	r2, [r1, #44]	; 0x2c
    64d4:	b11a      	cbz	r2, 64de <twi_transfer+0xba>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    64d6:	2301      	movs	r3, #1
    64d8:	61c3      	str	r3, [r0, #28]
                    return false;
    64da:	2000      	movs	r0, #0
}
    64dc:	bd30      	pop	{r4, r5, pc}
        else if(TWI_FLAG_SUSPEND(p_cb->flags))
    64de:	6a0a      	ldr	r2, [r1, #32]
    64e0:	f012 0f40 	tst.w	r2, #64	; 0x40
    64e4:	f04f 0201 	mov.w	r2, #1
    64e8:	d003      	beq.n	64f2 <twi_transfer+0xce>
    64ea:	61c2      	str	r2, [r0, #28]
            p_cb->prev_suspend = TWI_SUSPEND_TX;
    64ec:	f881 202d 	strb.w	r2, [r1, #45]	; 0x2d
            return false;
    64f0:	e7f3      	b.n	64da <twi_transfer+0xb6>
    64f2:	6142      	str	r2, [r0, #20]
    64f4:	e7b0      	b.n	6458 <twi_transfer+0x34>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    64f6:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
        else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_RXDREADY))
    64fa:	2c00      	cmp	r4, #0
    64fc:	d0ac      	beq.n	6458 <twi_transfer+0x34>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    64fe:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
    6502:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6506:	f8d0 4124 	ldr.w	r4, [r0, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    650a:	2c00      	cmp	r4, #0
    650c:	d1bf      	bne.n	648e <twi_transfer+0x6a>
    if (p_cb->bytes_transferred < p_cb->curr_length)
    650e:	6b4a      	ldr	r2, [r1, #52]	; 0x34
    6510:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    6512:	42a2      	cmp	r2, r4
    6514:	d2a0      	bcs.n	6458 <twi_transfer+0x34>
        p_cb->p_curr_buf[p_cb->bytes_transferred] = nrf_twi_rxd_get(p_twi);
    6516:	6a4c      	ldr	r4, [r1, #36]	; 0x24
    return (uint8_t)p_reg->RXD;
    6518:	f8d0 5518 	ldr.w	r5, [r0, #1304]	; 0x518
    651c:	54a5      	strb	r5, [r4, r2]
        ++(p_cb->bytes_transferred);
    651e:	6b4a      	ldr	r2, [r1, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    6520:	6a8c      	ldr	r4, [r1, #40]	; 0x28
        ++(p_cb->bytes_transferred);
    6522:	3201      	adds	r2, #1
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    6524:	1e65      	subs	r5, r4, #1
    6526:	42aa      	cmp	r2, r5
        ++(p_cb->bytes_transferred);
    6528:	634a      	str	r2, [r1, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    652a:	d108      	bne.n	653e <twi_transfer+0x11a>
    652c:	6a0a      	ldr	r2, [r1, #32]
    652e:	0654      	lsls	r4, r2, #25
    6530:	d402      	bmi.n	6538 <twi_transfer+0x114>
    p_reg->SHORTS = mask;
    6532:	2202      	movs	r2, #2
    6534:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6538:	2201      	movs	r2, #1
    653a:	6202      	str	r2, [r0, #32]
    653c:	e78c      	b.n	6458 <twi_transfer+0x34>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    653e:	42a2      	cmp	r2, r4
    6540:	d1fa      	bne.n	6538 <twi_transfer+0x114>
    6542:	6a0a      	ldr	r2, [r1, #32]
    6544:	0652      	lsls	r2, r2, #25
    6546:	d587      	bpl.n	6458 <twi_transfer+0x34>
            p_cb->prev_suspend = TWI_SUSPEND_RX;
    6548:	2302      	movs	r3, #2
    654a:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
            return false;
    654e:	e7c4      	b.n	64da <twi_transfer+0xb6>
    return true;
    6550:	2001      	movs	r0, #1
    6552:	e7c3      	b.n	64dc <twi_transfer+0xb8>

00006554 <nrf_gpio_pin_set>:
{
    6554:	b507      	push	{r0, r1, r2, lr}
    6556:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6558:	a801      	add	r0, sp, #4
    655a:	f7fd fde3 	bl	4124 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    655e:	9a01      	ldr	r2, [sp, #4]
    6560:	2301      	movs	r3, #1
    6562:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    6564:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    6568:	b003      	add	sp, #12
    656a:	f85d fb04 	ldr.w	pc, [sp], #4

0000656e <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    656e:	f7fd be4b 	b.w	4208 <_DoInit>

00006572 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    6572:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    6574:	f7ff fffb 	bl	656e <SEGGER_RTT_Init>

	return 0;
}
    6578:	2000      	movs	r0, #0
    657a:	bd08      	pop	{r3, pc}

0000657c <z_device_state_init>:
}
    657c:	4770      	bx	lr

0000657e <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    657e:	b138      	cbz	r0, 6590 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6580:	68c3      	ldr	r3, [r0, #12]
    6582:	8818      	ldrh	r0, [r3, #0]
    6584:	f3c0 0008 	ubfx	r0, r0, #0, #9
    6588:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    658c:	4258      	negs	r0, r3
    658e:	4158      	adcs	r0, r3
}
    6590:	4770      	bx	lr

00006592 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    6592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6594:	4605      	mov	r5, r0
    6596:	460e      	mov	r6, r1
	__asm__ volatile(
    6598:	f04f 0320 	mov.w	r3, #32
    659c:	f3ef 8711 	mrs	r7, BASEPRI
    65a0:	f383 8812 	msr	BASEPRI_MAX, r3
    65a4:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    65a8:	f7fe fc2e 	bl	4e08 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    65ac:	4631      	mov	r1, r6
    65ae:	4604      	mov	r4, r0
    65b0:	4628      	mov	r0, r5
    65b2:	f7ff fe82 	bl	62ba <k_sys_fatal_error_handler>
	__asm__ volatile(
    65b6:	f387 8811 	msr	BASEPRI, r7
    65ba:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    65be:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    65c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    65c4:	f7fb baba 	b.w	1b3c <z_impl_k_thread_abort>

000065c8 <z_early_memset>:
	(void) memset(dst, c, n);
    65c8:	f7ff ba14 	b.w	59f4 <memset>

000065cc <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    65cc:	f7ff ba07 	b.w	59de <memcpy>

000065d0 <k_mem_slab_init>:
{
    65d0:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    65d2:	2400      	movs	r4, #0
    65d4:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    65d6:	ea41 0402 	orr.w	r4, r1, r2
    65da:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    65de:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    65e2:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    65e4:	d10c      	bne.n	6600 <k_mem_slab_init+0x30>
    65e6:	4625      	mov	r5, r4
	for (j = 0U; j < slab->num_blocks; j++) {
    65e8:	42a3      	cmp	r3, r4
	slab->free_list = NULL;
    65ea:	6145      	str	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    65ec:	d103      	bne.n	65f6 <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    65ee:	e9c0 0000 	strd	r0, r0, [r0]
}
    65f2:	2000      	movs	r0, #0
}
    65f4:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    65f6:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    65f8:	3401      	adds	r4, #1
    65fa:	460d      	mov	r5, r1
		p += slab->block_size;
    65fc:	4411      	add	r1, r2
    65fe:	e7f3      	b.n	65e8 <k_mem_slab_init+0x18>
		return -EINVAL;
    6600:	f06f 0015 	mvn.w	r0, #21
	return rc;
    6604:	e7f6      	b.n	65f4 <k_mem_slab_init+0x24>

00006606 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6608:	4604      	mov	r4, r0
    660a:	460d      	mov	r5, r1
	__asm__ volatile(
    660c:	f04f 0320 	mov.w	r3, #32
    6610:	f3ef 8611 	mrs	r6, BASEPRI
    6614:	f383 8812 	msr	BASEPRI_MAX, r3
    6618:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    661c:	6947      	ldr	r7, [r0, #20]
    661e:	b977      	cbnz	r7, 663e <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6620:	f000 f8c9 	bl	67b6 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    6624:	b158      	cbz	r0, 663e <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6626:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6628:	6142      	str	r2, [r0, #20]
    662a:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    662c:	f000 f88c 	bl	6748 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6630:	4631      	mov	r1, r6
    6632:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6636:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    663a:	f7fe baab 	b.w	4b94 <z_reschedule>
	**(char ***) mem = slab->free_list;
    663e:	682b      	ldr	r3, [r5, #0]
    6640:	6962      	ldr	r2, [r4, #20]
    6642:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6644:	682b      	ldr	r3, [r5, #0]
    6646:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    6648:	69a3      	ldr	r3, [r4, #24]
    664a:	3b01      	subs	r3, #1
    664c:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    664e:	f386 8811 	msr	BASEPRI, r6
    6652:	f3bf 8f6f 	isb	sy
}
    6656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006658 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6658:	f3ef 8005 	mrs	r0, IPSR
}
    665c:	3800      	subs	r0, #0
    665e:	bf18      	it	ne
    6660:	2001      	movne	r0, #1
    6662:	4770      	bx	lr

00006664 <z_pm_save_idle_exit>:
{
    6664:	b508      	push	{r3, lr}
	pm_system_resume();
    6666:	f7fa fde5 	bl	1234 <pm_system_resume>
}
    666a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    666e:	f7ff bd67 	b.w	6140 <sys_clock_idle_exit>

00006672 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    6672:	f990 300e 	ldrsb.w	r3, [r0, #14]
    6676:	428b      	cmp	r3, r1
    6678:	d001      	beq.n	667e <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    667a:	f7fe ba45 	b.w	4b08 <z_set_prio>
}
    667e:	2000      	movs	r0, #0
    6680:	4770      	bx	lr

00006682 <z_impl_k_mutex_init>:
{
    6682:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6684:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    6686:	e9c3 0002 	strd	r0, r0, [r3, #8]
    668a:	e9c3 3300 	strd	r3, r3, [r3]
}
    668e:	4770      	bx	lr

00006690 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    6690:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    6694:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6696:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6698:	2300      	movs	r3, #0
	node->prev = NULL;
    669a:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    669e:	4770      	bx	lr

000066a0 <unpend_thread_no_timeout>:
{
    66a0:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    66a2:	f7ff fff5 	bl	6690 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    66a6:	7b43      	ldrb	r3, [r0, #13]
    66a8:	f023 0302 	bic.w	r3, r3, #2
    66ac:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    66ae:	2300      	movs	r3, #0
    66b0:	6083      	str	r3, [r0, #8]
}
    66b2:	bd08      	pop	{r3, pc}

000066b4 <z_thread_timeout>:
{
    66b4:	b510      	push	{r4, lr}
    66b6:	4601      	mov	r1, r0
	__asm__ volatile(
    66b8:	f04f 0320 	mov.w	r3, #32
    66bc:	f3ef 8411 	mrs	r4, BASEPRI
    66c0:	f383 8812 	msr	BASEPRI_MAX, r3
    66c4:	f3bf 8f6f 	isb	sy
		if (!killed) {
    66c8:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    66cc:	f013 0f28 	tst.w	r3, #40	; 0x28
    66d0:	d10d      	bne.n	66ee <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    66d2:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    66d6:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    66d8:	b10b      	cbz	r3, 66de <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    66da:	f7ff ffe1 	bl	66a0 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    66de:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    66e2:	f023 0314 	bic.w	r3, r3, #20
    66e6:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    66ea:	f7fe f913 	bl	4914 <ready_thread>
	__asm__ volatile(
    66ee:	f384 8811 	msr	BASEPRI, r4
    66f2:	f3bf 8f6f 	isb	sy
}
    66f6:	bd10      	pop	{r4, pc}

000066f8 <add_to_waitq_locked>:
{
    66f8:	b538      	push	{r3, r4, r5, lr}
    66fa:	4604      	mov	r4, r0
    66fc:	460d      	mov	r5, r1
	unready_thread(thread);
    66fe:	f7fe f93d 	bl	497c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6702:	7b63      	ldrb	r3, [r4, #13]
    6704:	f043 0302 	orr.w	r3, r3, #2
    6708:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    670a:	b1e5      	cbz	r5, 6746 <add_to_waitq_locked+0x4e>
	return list->head == list;
    670c:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    670e:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6710:	429d      	cmp	r5, r3
    6712:	d109      	bne.n	6728 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    6714:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6716:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    671a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    671c:	606c      	str	r4, [r5, #4]
}
    671e:	e012      	b.n	6746 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    6720:	686a      	ldr	r2, [r5, #4]
    6722:	4293      	cmp	r3, r2
    6724:	d0f6      	beq.n	6714 <add_to_waitq_locked+0x1c>
    6726:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6728:	2b00      	cmp	r3, #0
    672a:	d0f3      	beq.n	6714 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    672c:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6730:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    6734:	428a      	cmp	r2, r1
    6736:	d0f3      	beq.n	6720 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    6738:	4291      	cmp	r1, r2
    673a:	ddf1      	ble.n	6720 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    673c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    673e:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6742:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6744:	605c      	str	r4, [r3, #4]
}
    6746:	bd38      	pop	{r3, r4, r5, pc}

00006748 <z_ready_thread>:
{
    6748:	b510      	push	{r4, lr}
	__asm__ volatile(
    674a:	f04f 0320 	mov.w	r3, #32
    674e:	f3ef 8411 	mrs	r4, BASEPRI
    6752:	f383 8812 	msr	BASEPRI_MAX, r3
    6756:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    675a:	f7fe f8db 	bl	4914 <ready_thread>
	__asm__ volatile(
    675e:	f384 8811 	msr	BASEPRI, r4
    6762:	f3bf 8f6f 	isb	sy
}
    6766:	bd10      	pop	{r4, pc}

00006768 <z_unpend_thread_no_timeout>:
{
    6768:	b508      	push	{r3, lr}
	__asm__ volatile(
    676a:	f04f 0320 	mov.w	r3, #32
    676e:	f3ef 8111 	mrs	r1, BASEPRI
    6772:	f383 8812 	msr	BASEPRI_MAX, r3
    6776:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    677a:	f7ff ff91 	bl	66a0 <unpend_thread_no_timeout>
	__asm__ volatile(
    677e:	f381 8811 	msr	BASEPRI, r1
    6782:	f3bf 8f6f 	isb	sy
}
    6786:	bd08      	pop	{r3, pc}

00006788 <z_unpend1_no_timeout>:
{
    6788:	b508      	push	{r3, lr}
    678a:	4603      	mov	r3, r0
	__asm__ volatile(
    678c:	f04f 0220 	mov.w	r2, #32
    6790:	f3ef 8111 	mrs	r1, BASEPRI
    6794:	f382 8812 	msr	BASEPRI_MAX, r2
    6798:	f3bf 8f6f 	isb	sy
	return list->head == list;
    679c:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    679e:	4283      	cmp	r3, r0
    67a0:	d007      	beq.n	67b2 <z_unpend1_no_timeout+0x2a>
		if (thread != NULL) {
    67a2:	b108      	cbz	r0, 67a8 <z_unpend1_no_timeout+0x20>
			unpend_thread_no_timeout(thread);
    67a4:	f7ff ff7c 	bl	66a0 <unpend_thread_no_timeout>
	__asm__ volatile(
    67a8:	f381 8811 	msr	BASEPRI, r1
    67ac:	f3bf 8f6f 	isb	sy
}
    67b0:	bd08      	pop	{r3, pc}
    67b2:	2000      	movs	r0, #0
    67b4:	e7f8      	b.n	67a8 <z_unpend1_no_timeout+0x20>

000067b6 <z_unpend_first_thread>:
{
    67b6:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    67b8:	f04f 0320 	mov.w	r3, #32
    67bc:	f3ef 8511 	mrs	r5, BASEPRI
    67c0:	f383 8812 	msr	BASEPRI_MAX, r3
    67c4:	f3bf 8f6f 	isb	sy
	return list->head == list;
    67c8:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    67ca:	42a0      	cmp	r0, r4
    67cc:	d00d      	beq.n	67ea <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    67ce:	b134      	cbz	r4, 67de <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    67d0:	4620      	mov	r0, r4
    67d2:	f7ff ff65 	bl	66a0 <unpend_thread_no_timeout>
    67d6:	f104 0018 	add.w	r0, r4, #24
    67da:	f000 f81e 	bl	681a <z_abort_timeout>
	__asm__ volatile(
    67de:	f385 8811 	msr	BASEPRI, r5
    67e2:	f3bf 8f6f 	isb	sy
}
    67e6:	4620      	mov	r0, r4
    67e8:	bd38      	pop	{r3, r4, r5, pc}
    67ea:	2400      	movs	r4, #0
    67ec:	e7f7      	b.n	67de <z_unpend_first_thread+0x28>

000067ee <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    67ee:	4603      	mov	r3, r0
    67f0:	b920      	cbnz	r0, 67fc <z_reschedule_irqlock+0xe>
    67f2:	f3ef 8205 	mrs	r2, IPSR
    67f6:	b90a      	cbnz	r2, 67fc <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    67f8:	f7fa bf68 	b.w	16cc <arch_swap>
    67fc:	f383 8811 	msr	BASEPRI, r3
    6800:	f3bf 8f6f 	isb	sy
}
    6804:	4770      	bx	lr

00006806 <z_reschedule_unlocked>:
	__asm__ volatile(
    6806:	f04f 0320 	mov.w	r3, #32
    680a:	f3ef 8011 	mrs	r0, BASEPRI
    680e:	f383 8812 	msr	BASEPRI_MAX, r3
    6812:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    6816:	f7ff bfea 	b.w	67ee <z_reschedule_irqlock>

0000681a <z_abort_timeout>:
{
    681a:	b510      	push	{r4, lr}
    681c:	f04f 0220 	mov.w	r2, #32
    6820:	f3ef 8411 	mrs	r4, BASEPRI
    6824:	f382 8812 	msr	BASEPRI_MAX, r2
    6828:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    682c:	6803      	ldr	r3, [r0, #0]
    682e:	b13b      	cbz	r3, 6840 <z_abort_timeout+0x26>
			remove_timeout(to);
    6830:	f7fe fb8e 	bl	4f50 <remove_timeout>
			ret = 0;
    6834:	2000      	movs	r0, #0
	__asm__ volatile(
    6836:	f384 8811 	msr	BASEPRI, r4
    683a:	f3bf 8f6f 	isb	sy
}
    683e:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    6840:	f06f 0015 	mvn.w	r0, #21
    6844:	e7f7      	b.n	6836 <z_abort_timeout+0x1c>

00006846 <z_get_next_timeout_expiry>:
{
    6846:	b510      	push	{r4, lr}
	__asm__ volatile(
    6848:	f04f 0320 	mov.w	r3, #32
    684c:	f3ef 8411 	mrs	r4, BASEPRI
    6850:	f383 8812 	msr	BASEPRI_MAX, r3
    6854:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    6858:	f7fe fb52 	bl	4f00 <next_timeout>
	__asm__ volatile(
    685c:	f384 8811 	msr	BASEPRI, r4
    6860:	f3bf 8f6f 	isb	sy
}
    6864:	bd10      	pop	{r4, pc}

00006866 <z_set_timeout_expiry>:
{
    6866:	b570      	push	{r4, r5, r6, lr}
    6868:	4604      	mov	r4, r0
    686a:	460d      	mov	r5, r1
	__asm__ volatile(
    686c:	f04f 0320 	mov.w	r3, #32
    6870:	f3ef 8611 	mrs	r6, BASEPRI
    6874:	f383 8812 	msr	BASEPRI_MAX, r3
    6878:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    687c:	f7fe fb40 	bl	4f00 <next_timeout>
			      || (ticks <= next_to);
    6880:	2801      	cmp	r0, #1
    6882:	dd07      	ble.n	6894 <z_set_timeout_expiry+0x2e>
    6884:	42a0      	cmp	r0, r4
    6886:	db05      	blt.n	6894 <z_set_timeout_expiry+0x2e>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6888:	42a0      	cmp	r0, r4
    688a:	4629      	mov	r1, r5
    688c:	bfa8      	it	ge
    688e:	4620      	movge	r0, r4
    6890:	f7fc fc20 	bl	30d4 <sys_clock_set_timeout>
	__asm__ volatile(
    6894:	f386 8811 	msr	BASEPRI, r6
    6898:	f3bf 8f6f 	isb	sy
}
    689c:	bd70      	pop	{r4, r5, r6, pc}

0000689e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    689e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    68a0:	f7fe fc4a 	bl	5138 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    68a4:	bd08      	pop	{r3, pc}

000068a6 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    68a6:	b108      	cbz	r0, 68ac <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    68a8:	f7fb ba72 	b.w	1d90 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    68ac:	4770      	bx	lr

000068ae <k_timer_init>:
	timer->status = 0U;
    68ae:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    68b0:	e9c0 1208 	strd	r1, r2, [r0, #32]
	sys_dlist_init(&w->waitq);
    68b4:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    68b8:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    68bc:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    68c0:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    68c2:	6343      	str	r3, [r0, #52]	; 0x34
}
    68c4:	4770      	bx	lr

000068c6 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    68c6:	b510      	push	{r4, lr}
    68c8:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    68ca:	f7ff ffa6 	bl	681a <z_abort_timeout>

	if (inactive) {
    68ce:	b9b0      	cbnz	r0, 68fe <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    68d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    68d2:	b10b      	cbz	r3, 68d8 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    68d4:	4620      	mov	r0, r4
    68d6:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    68d8:	f104 0018 	add.w	r0, r4, #24
    68dc:	f7ff ff54 	bl	6788 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    68e0:	b168      	cbz	r0, 68fe <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    68e2:	f7ff ff31 	bl	6748 <z_ready_thread>
	__asm__ volatile(
    68e6:	f04f 0320 	mov.w	r3, #32
    68ea:	f3ef 8011 	mrs	r0, BASEPRI
    68ee:	f383 8812 	msr	BASEPRI_MAX, r3
    68f2:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    68f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    68fa:	f7ff bf78 	b.w	67ee <z_reschedule_irqlock>
    68fe:	bd10      	pop	{r4, pc}

00006900 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    6900:	4770      	bx	lr
	...

00006904 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6904:	f7fc bc7e 	b.w	3204 <SystemInit>
