Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec  3 09:39:47 2019
| Host         : amer-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 619 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/MIPS/E_Stage_Reg/alu_ctrlE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/MIPS/E_Stage_Reg/alu_ctrlE_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/MIPS/E_Stage_Reg/alu_ctrlE_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/MIPS/E_Stage_Reg/alu_ctrlE_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system/fact/fact/control/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system/fact/fact/control/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system/fact/fact/control/FSM_onehot_CS_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2074 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.896        0.000                      0                   33        0.120        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.896        0.000                      0                   33        0.120        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.247ns (44.010%)  route 2.859ns (55.990%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.983    clk_gen/count20_carry__5_n_1
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.317 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.317    clk_gen/p_0_in[30]
    SLICE_X52Y106        FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y106        FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y106        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.152ns (42.948%)  route 2.859ns (57.052%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.983    clk_gen/count20_carry__5_n_1
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.222 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.222    clk_gen/p_0_in[31]
    SLICE_X52Y106        FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y106        FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y106        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.136ns (42.766%)  route 2.859ns (57.234%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.983    clk_gen/count20_carry__5_n_1
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.206 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.206    clk_gen/p_0_in[29]
    SLICE_X52Y106        FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y106        FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y106        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.133ns (42.731%)  route 2.859ns (57.269%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.203 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.203    clk_gen/p_0_in[26]
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.112ns (42.489%)  route 2.859ns (57.511%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.182 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.182    clk_gen/p_0_in[28]
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 2.038ns (41.620%)  route 2.859ns (58.380%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.108 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.108    clk_gen/p_0_in[27]
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.022ns (41.429%)  route 2.859ns (58.571%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.869    clk_gen/count20_carry__4_n_1
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.092 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.092    clk_gen/p_0_in[25]
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y105        FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.019ns (41.393%)  route 2.859ns (58.607%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.089 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.089    clk_gen/p_0_in[22]
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.301    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X52Y104        FDRE (Setup_fdre_C_D)        0.062    15.238    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.998ns (41.139%)  route 2.859ns (58.861%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.755    clk_gen/count20_carry__3_n_1
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.068 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.068    clk_gen/p_0_in[24]
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.301    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X52Y104        FDRE (Setup_fdre_C_D)        0.062    15.238    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.905ns (39.990%)  route 2.859ns (60.010%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.609     5.211    clk_gen/CLK
    SLICE_X52Y104        FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.812     6.479    clk_gen/count2[24]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.954     7.557    clk_gen/count20_carry_i_6_n_1
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.681 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           1.092     8.773    clk_gen/count20_carry_i_2_n_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.897 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_gen/count2_0[4]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.298 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     9.299    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.413    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.527    clk_gen/count20_carry__1_n_1
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    clk_gen/count20_carry__2_n_1
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.975 r  clk_gen/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.975    clk_gen/p_0_in[18]
    SLICE_X52Y103        FDRE                                         r  clk_gen/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.488    14.910    clk_gen/CLK
    SLICE_X52Y103        FDRE                                         r  clk_gen/count2_reg[18]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X52Y103        FDRE (Setup_fdre_C_D)        0.062    15.213    clk_gen/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.974    clk_gen/p_0_in[5]
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.985    clk_gen/p_0_in[7]
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  clk_gen/count20_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.010    clk_gen/p_0_in[6]
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[6]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.010    clk_gen/p_0_in[8]
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y100        FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  clk_gen/count20_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.013    clk_gen/p_0_in[9]
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[9]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.024    clk_gen/p_0_in[11]
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.288ns (51.521%)  route 0.271ns (48.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clk_gen/CLK
    SLICE_X53Y103        FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.271     1.889    clk_gen/count2[0]
    SLICE_X52Y99         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.036 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     2.036    clk_gen/p_0_in[1]
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.859    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  clk_gen/count20_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.049    clk_gen/p_0_in[10]
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[10]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.759    clk_gen/count2[3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.919 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.920    clk_gen/count20_carry_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    clk_gen/count20_carry__0_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.049    clk_gen/p_0_in[12]
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clk_gen/CLK
    SLICE_X52Y101        FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.308ns (53.196%)  route 0.271ns (46.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clk_gen/CLK
    SLICE_X53Y103        FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.271     1.889    clk_gen/count2[0]
    SLICE_X52Y99         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.056 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     2.056    clk_gen/p_0_in[3]
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X52Y99         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.859    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y99    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y103   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y101   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y101   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y101   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y102   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   clk_gen/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   clk_gen/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   clk_gen/count2_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y103   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y103   clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   clk_gen/count2_reg[13]/C



