{
  "design": {
    "design_info": {
      "boundary_crc": "0x2E88ADEF244748D6",
      "design_src": "c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top/radio_top.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd",
      "device": "xc7z010clg400-1",
      "name": "Transmit_Chain_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "variant": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "ifft": "",
      "mux_0": "",
      "playback_ctrl_0": "",
      "playback_mem": ""
    },
    "interface_ports": {
      "M_AXIS": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M_AXIS_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M_AXIS_tlast",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "M_AXIS_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "M_AXIS_tvalid",
            "direction": "O"
          }
        }
      },
      "S_AXIS": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S_AXIS_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S_AXIS_tlast",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "S_AXIS_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "S_AXIS_tready",
            "direction": "O"
          }
        }
      },
      "S_BRAM_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "12",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "12",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "16",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "ip_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "strong"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "S_BRAM_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00000FFF",
          "width": "12"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_BRAM_AXI_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_BRAM_AXI_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_BRAM_AXI_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_BRAM_AXI_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_BRAM_AXI_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S_BRAM_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_BRAM_AXI_arready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "S_BRAM_AXI_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_BRAM_AXI_arvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "S_BRAM_AXI_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_BRAM_AXI_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_BRAM_AXI_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_BRAM_AXI_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_BRAM_AXI_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S_BRAM_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_BRAM_AXI_awready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "S_BRAM_AXI_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_BRAM_AXI_awvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "S_BRAM_AXI_bready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "S_BRAM_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_BRAM_AXI_bvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "S_BRAM_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_BRAM_AXI_rlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_BRAM_AXI_rready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S_BRAM_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_BRAM_AXI_rvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "S_BRAM_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_BRAM_AXI_wlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_BRAM_AXI_wready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S_BRAM_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_BRAM_AXI_wvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARID": {
            "physical_name": "S_BRAM_AXI_arid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AWID": {
            "physical_name": "S_BRAM_AXI_awid",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "BID": {
            "physical_name": "S_BRAM_AXI_bid",
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "RID": {
            "physical_name": "S_BRAM_AXI_rid",
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXIS:S_AXIS:S_BRAM_AXI",
            "value_src": "strong"
          },
          "ASSOCIATED_CLKEN": {
            "value": "aclken",
            "value_src": "strong"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "playback_en": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Transmit_Chain_inst_0_axi_bram_ctrl_0_0",
        "xci_path": "ip\\Transmit_Chain_inst_0_axi_bram_ctrl_0_0\\Transmit_Chain_inst_0_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "ifft": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "Transmit_Chain_inst_0_ifft_0",
        "xci_path": "ip\\Transmit_Chain_inst_0_ifft_0\\Transmit_Chain_inst_0_ifft_0.xci",
        "inst_hier_path": "ifft",
        "parameters": {
          "aresetn": {
            "value": "true"
          },
          "data_format": {
            "value": "fixed_point"
          },
          "implementation_options": {
            "value": "automatically_select"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "3"
          },
          "run_time_configurable_transform_length": {
            "value": "false"
          },
          "target_clock_frequency": {
            "value": "100"
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "Transmit_Chain_inst_0_mux_0_0",
        "xci_path": "ip\\Transmit_Chain_inst_0_mux_0_0\\Transmit_Chain_inst_0_mux_0_0.xci",
        "inst_hier_path": "mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "m_axis_tid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "m_axis_tuser",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          },
          "s_axis0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "s_axis0_tid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "s_axis0_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis0_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis0_tuser",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis0_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis0_tready",
                "direction": "O"
              }
            }
          },
          "s_axis1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "s_axis1_tid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "s_axis1_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis1_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis1_tuser",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis1_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis1_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis_aclk:s_axis1:s_axis0:m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_select": {
            "direction": "I"
          }
        }
      },
      "playback_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:playback_ctrl:1.0",
        "xci_name": "Transmit_Chain_inst_0_playback_ctrl_0_0",
        "xci_path": "ip\\Transmit_Chain_inst_0_playback_ctrl_0_0\\Transmit_Chain_inst_0_playback_ctrl_0_0.xci",
        "inst_hier_path": "playback_ctrl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "playback_ctrl",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM_PORT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_PORT_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_PORT_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_PORT_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_PORT_we",
                "direction": "O"
              },
              "ADDR": {
                "physical_name": "BRAM_PORT_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_PORT_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_PORT_rst",
                "direction": "O"
              }
            }
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_AXIS_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "M_AXIS_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "M_AXIS_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis_aclk:m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "SDUAM_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "playback_en": {
            "direction": "I"
          }
        }
      },
      "playback_mem": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Transmit_Chain_inst_0_playback_mem_0",
        "xci_path": "ip\\Transmit_Chain_inst_0_playback_mem_0\\Transmit_Chain_inst_0_playback_mem_0.xci",
        "inst_hier_path": "playback_mem",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_BRAM_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "playback_mem/BRAM_PORTA"
        ]
      },
      "mux_0_m_axis": {
        "interface_ports": [
          "ifft/S_AXIS_DATA",
          "mux_0/m_axis"
        ]
      },
      "playback_ctrl_0_BRAM_PORT": {
        "interface_ports": [
          "playback_ctrl_0/BRAM_PORT",
          "playback_mem/BRAM_PORTB"
        ]
      },
      "playback_ctrl_0_M_AXIS": {
        "interface_ports": [
          "mux_0/s_axis1",
          "playback_ctrl_0/M_AXIS"
        ]
      },
      "s_axis0_0_1": {
        "interface_ports": [
          "S_AXIS",
          "mux_0/s_axis0"
        ]
      },
      "xfft_0_M_AXIS_DATA": {
        "interface_ports": [
          "M_AXIS",
          "ifft/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "i_select_0_1": {
        "ports": [
          "playback_en",
          "mux_0/i_select",
          "playback_ctrl_0/playback_en"
        ]
      },
      "s_axi_aclk_0_1": {
        "ports": [
          "aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "ifft/aclk",
          "mux_0/axis_aclk",
          "playback_ctrl_0/axis_aclk"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "ifft/aresetn",
          "mux_0/axis_aresetn",
          "playback_ctrl_0/axis_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_BRAM_AXI": {
            "range": "4K",
            "width": "12",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}