/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.51
Hash     : c3b8064
Date     : Aug 27 2024
Type     : Engineering
Log Time   : Wed Aug 28 00:15:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 8

#Path 1
Startpoint: $ibuf_in[31].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002564.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[31].inpad[0] (.input)                                   0.000     0.000
$auto_1002564.in[0] (.names)                                     2.635     2.635
$auto_1002564.out[0] (.names)                                    0.197     2.832
out:$auto_1002564.outpad[0] (.output)                            2.507     5.339
data arrival time                                                          5.339

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.339


#Path 2
Startpoint: $ibuf_in[29].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002562.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[29].inpad[0] (.input)                                   0.000     0.000
$auto_1002562.in[0] (.names)                                     2.757     2.757
$auto_1002562.out[0] (.names)                                    0.218     2.975
out:$auto_1002562.outpad[0] (.output)                            2.330     5.305
data arrival time                                                          5.305

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.305


#Path 3
Startpoint: $ibuf_in[9].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002566.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[9].inpad[0] (.input)                                    0.000     0.000
$auto_1002566.in[0] (.names)                                     2.574     2.574
$auto_1002566.out[0] (.names)                                    0.218     2.792
out:$auto_1002566.outpad[0] (.output)                            2.507     5.299
data arrival time                                                          5.299

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.299
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.299


#Path 4
Startpoint: $ibuf_in[8].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002565.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[8].inpad[0] (.input)                                    0.000     0.000
$auto_1002565.in[0] (.names)                                     2.992     2.992
$auto_1002565.out[0] (.names)                                    0.136     3.127
out:$auto_1002565.outpad[0] (.output)                            2.083     5.211
data arrival time                                                          5.211

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.211


#Path 5
Startpoint: design67_15_45_inst.large_mux_instance1201144.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[22].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1201144.data_out[19].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance1201144.data_out[19].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46804__.in[2] (.names)                                                   0.488     1.536
$abc$948500$new_new_n46804__.out[0] (.names)                                                  0.148     1.684
$obuf_out[22].in[5] (.names)                                                                  0.424     2.107
$obuf_out[22].out[0] (.names)                                                                 0.054     2.161
out:$obuf_out[22].outpad[0] (.output)                                                         2.983     5.144
data arrival time                                                                                       5.144

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.144
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.144


#Path 6
Startpoint: $ibuf_in[30].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002563.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[30].inpad[0] (.input)                                   0.000     0.000
$auto_1002563.in[0] (.names)                                     2.516     2.516
$auto_1002563.out[0] (.names)                                    0.218     2.734
out:$auto_1002563.outpad[0] (.output)                            2.391     5.125
data arrival time                                                          5.125

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.125
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.125


#Path 7
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[7].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301243.data_out[20].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance1301243.data_out[20].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46786__.in[4] (.names)                                                   0.424     1.472
$abc$948500$new_new_n46786__.out[0] (.names)                                                  0.197     1.669
$obuf_out[7].in[5] (.names)                                                                   0.661     2.330
$obuf_out[7].out[0] (.names)                                                                  0.103     2.433
out:$obuf_out[7].outpad[0] (.output)                                                          2.385     4.818
data arrival time                                                                                       4.818

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.818
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.818


#Path 8
Startpoint: design67_15_45_inst.large_mux_instance106.data_out[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[23].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
design67_15_45_inst.large_mux_instance106.data_out[4].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance106.data_out[4].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46765__.in[4] (.names)                                              0.366     1.414
$abc$948500$new_new_n46765__.out[0] (.names)                                             0.218     1.632
$obuf_out[23].in[5] (.names)                                                             0.366     1.998
$obuf_out[23].out[0] (.names)                                                            0.173     2.170
out:$obuf_out[23].outpad[0] (.output)                                                    2.623     4.793
data arrival time                                                                                  4.793

clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.793
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.793


#Path 9
Startpoint: design67_15_45_inst.large_mux_instance3244.data_out[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[4].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                      0.000     0.000
design67_15_45_inst.large_mux_instance3244.data_out[4].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance3244.data_out[4].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46778__.in[3] (.names)                                               0.485     1.533
$abc$948500$new_new_n46778__.out[0] (.names)                                              0.152     1.685
$obuf_out[4].in[4] (.names)                                                               0.424     2.108
$obuf_out[4].out[0] (.names)                                                              0.173     2.281
out:$obuf_out[4].outpad[0] (.output)                                                      2.507     4.788
data arrival time                                                                                   4.788

clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.788
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.788


#Path 10
Startpoint: $ibuf_in[10].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002551.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[10].inpad[0] (.input)                                   0.000     0.000
$auto_1002551.in[0] (.names)                                     2.696     2.696
$auto_1002551.out[0] (.names)                                    0.197     2.893
out:$auto_1002551.outpad[0] (.output)                            1.849     4.741
data arrival time                                                          4.741

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.741
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.741


#Path 11
Startpoint: design67_15_45_inst.large_mux_instance6544.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[17].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design67_15_45_inst.large_mux_instance6544.data_out[17].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance6544.data_out[17].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46796__.in[4] (.names)                                                0.546     1.594
$abc$948500$new_new_n46796__.out[0] (.names)                                               0.054     1.648
$obuf_out[17].in[4] (.names)                                                               0.366     2.014
$obuf_out[17].out[0] (.names)                                                              0.090     2.104
out:$obuf_out[17].outpad[0] (.output)                                                      2.620     4.724
data arrival time                                                                                    4.724

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.724
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.724


#Path 12
Startpoint: design67_15_45_inst.large_mux_instance6544.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[5].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                      0.000     0.000
design67_15_45_inst.large_mux_instance6544.data_out[5].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance6544.data_out[5].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46781__.in[4] (.names)                                               0.485     1.533
$abc$948500$new_new_n46781__.out[0] (.names)                                              0.152     1.685
$obuf_out[5].in[4] (.names)                                                               0.603     2.288
$obuf_out[5].out[0] (.names)                                                              0.103     2.391
out:$obuf_out[5].outpad[0] (.output)                                                      2.330     4.721
data arrival time                                                                                   4.721

clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.721
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.721


#Path 13
Startpoint: $ibuf_in[13].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002554.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[13].inpad[0] (.input)                                   0.000     0.000
$auto_1002554.in[0] (.names)                                     2.519     2.519
$auto_1002554.out[0] (.names)                                    0.218     2.737
out:$auto_1002554.outpad[0] (.output)                            1.968     4.705
data arrival time                                                          4.705

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.705
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.705


#Path 14
Startpoint: $ibuf_in[14].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002555.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[14].inpad[0] (.input)                                   0.000     0.000
$auto_1002555.in[0] (.names)                                     2.281     2.281
$auto_1002555.out[0] (.names)                                    0.218     2.499
out:$auto_1002555.outpad[0] (.output)                            2.150     4.650
data arrival time                                                          4.650

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.650


#Path 15
Startpoint: $ibuf_in[11].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002552.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[11].inpad[0] (.input)                                   0.000     0.000
$auto_1002552.in[0] (.names)                                     2.156     2.156
$auto_1002552.out[0] (.names)                                    0.218     2.374
out:$auto_1002552.outpad[0] (.output)                            2.269     4.644
data arrival time                                                          4.644

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.644
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.644


#Path 16
Startpoint: design67_15_45_inst.large_mux_instance1301243.data_out[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[18].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1301243.data_out[23].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance1301243.data_out[23].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46792__.in[4] (.names)                                                   0.485     1.533
$abc$948500$new_new_n46792__.out[0] (.names)                                                  0.197     1.730
$obuf_out[18].in[5] (.names)                                                                  0.485     2.214
$obuf_out[18].out[0] (.names)                                                                 0.025     2.240
out:$obuf_out[18].outpad[0] (.output)                                                         2.385     4.625
data arrival time                                                                                       4.625

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.625
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.625


#Path 17
Startpoint: design67_15_45_inst.large_mux_instance4344.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[1].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                      0.000     0.000
design67_15_45_inst.large_mux_instance4344.data_out[1].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance4344.data_out[1].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46769__.in[3] (.names)                                               0.308     1.356
$abc$948500$new_new_n46769__.out[0] (.names)                                              0.152     1.508
$obuf_out[1].in[4] (.names)                                                               0.424     1.931
$obuf_out[1].out[0] (.names)                                                              0.103     2.034
out:$obuf_out[1].outpad[0] (.output)                                                      2.565     4.599
data arrival time                                                                                   4.599

clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.599
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.599


#Path 18
Startpoint: design67_15_45_inst.large_mux_instance106.data_out[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[19].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
design67_15_45_inst.large_mux_instance106.data_out[0].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance106.data_out[0].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46799__.in[2] (.names)                                              0.603     1.652
$abc$948500$new_new_n46799__.out[0] (.names)                                             0.173     1.824
$obuf_out[19].in[4] (.names)                                                             0.366     2.190
$obuf_out[19].out[0] (.names)                                                            0.025     2.215
out:$obuf_out[19].outpad[0] (.output)                                                    2.382     4.597
data arrival time                                                                                  4.597

clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -4.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.597


#Path 19
Startpoint: $ibuf_in[15].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002556.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[15].inpad[0] (.input)                                   0.000     0.000
$auto_1002556.in[0] (.names)                                     2.156     2.156
$auto_1002556.out[0] (.names)                                    0.218     2.374
out:$auto_1002556.outpad[0] (.output)                            2.208     4.583
data arrival time                                                          4.583

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.583


#Path 20
Startpoint: $ibuf_in[27].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002560.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[27].inpad[0] (.input)                                   0.000     0.000
$auto_1002560.in[0] (.names)                                     2.455     2.455
$auto_1002560.out[0] (.names)                                    0.218     2.673
out:$auto_1002560.outpad[0] (.output)                            1.907     4.580
data arrival time                                                          4.580

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.580
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.580


#Path 21
Startpoint: design67_15_45_inst.large_mux_instance1201144.data_out[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[21].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1201144.data_out[18].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance1201144.data_out[18].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46802__.in[1] (.names)                                                   0.308     1.356
$abc$948500$new_new_n46802__.out[0] (.names)                                                  0.152     1.508
$obuf_out[21].in[4] (.names)                                                                  0.366     1.873
$obuf_out[21].out[0] (.names)                                                                 0.173     2.046
out:$obuf_out[21].outpad[0] (.output)                                                         2.504     4.550
data arrival time                                                                                       4.550

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.550
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.550


#Path 22
Startpoint: design67_15_45_inst.large_mux_instance9844.data_out[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[16].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design67_15_45_inst.large_mux_instance9844.data_out[16].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance9844.data_out[16].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46790__.in[5] (.names)                                                0.247     1.295
$abc$948500$new_new_n46790__.out[0] (.names)                                               0.173     1.468
$obuf_out[16].in[4] (.names)                                                               0.366     1.833
$obuf_out[16].out[0] (.names)                                                              0.090     1.924
out:$obuf_out[16].outpad[0] (.output)                                                      2.620     4.544
data arrival time                                                                                    4.544

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -4.544
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -4.544


#Path 23
Startpoint: $ibuf_in[25].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002558.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[25].inpad[0] (.input)                                   0.000     0.000
$auto_1002558.in[0] (.names)                                     2.278     2.278
$auto_1002558.out[0] (.names)                                    0.218     2.496
out:$auto_1002558.outpad[0] (.output)                            1.968     4.464
data arrival time                                                          4.464

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.464


#Path 24
Startpoint: $ibuf_in[24].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002557.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[24].inpad[0] (.input)                                   0.000     0.000
$auto_1002557.in[0] (.names)                                     2.278     2.278
$auto_1002557.out[0] (.names)                                    0.218     2.496
out:$auto_1002557.outpad[0] (.output)                            1.965     4.461
data arrival time                                                          4.461

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.461
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.461


#Path 25
Startpoint: $ibuf_in[26].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002559.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[26].inpad[0] (.input)                                   0.000     0.000
$auto_1002559.in[0] (.names)                                     2.516     2.516
$auto_1002559.out[0] (.names)                                    0.218     2.734
out:$auto_1002559.outpad[0] (.output)                            1.727     4.461
data arrival time                                                          4.461

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.461
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.461


#Path 26
Startpoint: design67_15_45_inst.large_mux_instance3244.data_out[6].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$obuf_out[6].outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                      0.000     0.000
design67_15_45_inst.large_mux_instance3244.data_out[6].C[0] (dffre)                       0.894     0.894
design67_15_45_inst.large_mux_instance3244.data_out[6].Q[0] (dffre) [clock-to-output]     0.154     1.048
$abc$948500$new_new_n46784__.in[3] (.names)                                               0.308     1.356
$abc$948500$new_new_n46784__.out[0] (.names)                                              0.173     1.529
$obuf_out[6].in[4] (.names)                                                               0.366     1.894
$obuf_out[6].out[0] (.names)                                                              0.054     1.948
out:$obuf_out[6].outpad[0] (.output)                                                      2.504     4.452
data arrival time                                                                                   4.452

clock $clk_buf_$ibuf_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -4.452
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.452


#Path 27
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out[22].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out[22].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out[22].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 28
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301231.data_out_reg[20].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301231.data_out_reg[20].R[0] (dffre)                                                                                                                                                         2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301231.data_out_reg[20].C[0] (dffre)                                                                                                                                                         0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 29
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301231.data_out[20].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301231.data_out[20].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301231.data_out[20].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 30
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4320.data_out[1].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4320.data_out[1].R[0] (dffre)                                                                                                                                                                 2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4320.data_out[1].C[0] (dffre)                                                                                                                                                                 0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 31
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out[1].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out[1].R[0] (dffre)                                                                                                                                                              2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out[1].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 32
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out_reg[22].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out_reg[22].R[0] (dffre)                                                                                                                                                         2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out_reg[22].C[0] (dffre)                                                                                                                                                         0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 33
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130123.data_out[18].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance130123.data_out[18].R[0] (dffre)                                                                                                                                                              2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance130123.data_out[18].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 34
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4319.data_out_reg[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4319.data_out_reg[5].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4319.data_out_reg[5].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 35
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130123.data_out_reg[3].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance130123.data_out_reg[3].R[0] (dffre)                                                                                                                                                           2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance130123.data_out_reg[3].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 36
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301233.data_out_reg[1].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301233.data_out_reg[1].R[0] (dffre)                                                                                                                                                          2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301233.data_out_reg[1].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 37
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130123.data_out_reg[18].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance130123.data_out_reg[18].R[0] (dffre)                                                                                                                                                          2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance130123.data_out_reg[18].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 38
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301232.data_out_reg[18].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301232.data_out_reg[18].R[0] (dffre)                                                                                                                                                         2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301232.data_out_reg[18].C[0] (dffre)                                                                                                                                                         0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 39
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301232.data_out[18].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301232.data_out[18].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301232.data_out[18].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 40
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4319.data_out_reg[3].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4319.data_out_reg[3].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4319.data_out_reg[3].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 41
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301229.data_out[20].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301229.data_out[20].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301229.data_out[20].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 42
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130123.data_out[3].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance130123.data_out[3].R[0] (dffre)                                                                                                                                                               2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance130123.data_out[3].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 43
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4318.data_out_reg[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4318.data_out_reg[5].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4318.data_out_reg[5].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 44
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4318.data_out[2].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4318.data_out[2].R[0] (dffre)                                                                                                                                                                 2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4318.data_out[2].C[0] (dffre)                                                                                                                                                                 0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 45
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4318.data_out[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4318.data_out[5].R[0] (dffre)                                                                                                                                                                 2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4318.data_out[5].C[0] (dffre)                                                                                                                                                                 0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 46
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out[16].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out[16].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out[16].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 47
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4315.data_out[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4315.data_out[19].R[0] (dffre)                                                                                                                                                                2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4315.data_out[19].C[0] (dffre)                                                                                                                                                                0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 48
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4321.data_out_reg[3].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4321.data_out_reg[3].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4321.data_out_reg[3].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 49
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4321.data_out_reg[1].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4321.data_out_reg[1].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4321.data_out_reg[1].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 50
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out_reg[16].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out_reg[16].R[0] (dffre)                                                                                                                                                         2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out_reg[16].C[0] (dffre)                                                                                                                                                         0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 51
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out_reg[1].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out_reg[1].R[0] (dffre)                                                                                                                                                          2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out_reg[1].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 52
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301231.data_out_reg[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301231.data_out_reg[5].R[0] (dffre)                                                                                                                                                          2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301231.data_out_reg[5].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 53
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301231.data_out[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301231.data_out[5].R[0] (dffre)                                                                                                                                                              2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301231.data_out[5].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 54
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301232.data_out_reg[23].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301232.data_out_reg[23].R[0] (dffre)                                                                                                                                                         2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301232.data_out_reg[23].C[0] (dffre)                                                                                                                                                         0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 55
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4318.data_out[3].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4318.data_out[3].R[0] (dffre)                                                                                                                                                                 2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4318.data_out[3].C[0] (dffre)                                                                                                                                                                 0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 56
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out[7].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out[7].R[0] (dffre)                                                                                                                                                              2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out[7].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 57
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out_reg[7].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out_reg[7].R[0] (dffre)                                                                                                                                                          2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out_reg[7].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 58
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4319.data_out_reg[2].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4319.data_out_reg[2].R[0] (dffre)                                                                                                                                                             2.341     5.295
data arrival time                                                                                                                                                                                                                             5.295

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4319.data_out_reg[2].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.295
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.432


#Path 59
Startpoint: $ibuf_in[12].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002553.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[12].inpad[0] (.input)                                   0.000     0.000
$auto_1002553.in[0] (.names)                                     2.336     2.336
$auto_1002553.out[0] (.names)                                    0.218     2.554
out:$auto_1002553.outpad[0] (.output)                            1.849     4.403
data arrival time                                                          4.403

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 60
Startpoint: $ibuf_in[28].inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : out:$auto_1002561.outpad[0] (.output clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_in[28].inpad[0] (.input)                                   0.000     0.000
$auto_1002561.in[0] (.names)                                     2.458     2.458
$auto_1002561.out[0] (.names)                                    0.218     2.676
out:$auto_1002561.outpad[0] (.output)                            1.727     4.403
data arrival time                                                          4.403

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 61
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out[23].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out[23].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out[23].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 62
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out_reg[6].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out_reg[6].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out_reg[6].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 63
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li00479_li00479.R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
$abc$333741$li00479_li00479.R[0] (dffre)                                                                                                                                                                                            2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
$abc$333741$li00479_li00479.C[0] (dffre)                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 64
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out[4].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out[4].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out[4].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 65
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out[2].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out[2].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out[2].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 66
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out_reg[4].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out_reg[4].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out_reg[4].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 67
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out_reg[2].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out_reg[2].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out_reg[2].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 68
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out[0].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out[0].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out[0].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 69
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out_reg[0].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out_reg[0].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out_reg[0].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 70
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out[6].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out[6].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out[6].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 71
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out[23].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100912.data_out[23].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100912.data_out[23].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 72
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[6].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100911.data_out[6].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100911.data_out[6].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 73
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out_reg[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100912.data_out_reg[19].R[0] (dffre)                                                                                                                                                          2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100912.data_out_reg[19].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 74
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100912.data_out[19].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100912.data_out[19].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 75
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out[21].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out[21].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out[21].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 76
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out_reg[21].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out_reg[21].R[0] (dffre)                                                                                                                                                          2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out_reg[21].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 77
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out[17].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out[17].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out[17].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 78
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out_reg[17].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out_reg[17].R[0] (dffre)                                                                                                                                                          2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out_reg[17].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 79
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100913.data_out_reg[6].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100913.data_out_reg[6].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100913.data_out_reg[6].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 80
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100915.data_out_reg[6].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100915.data_out_reg[6].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100915.data_out_reg[6].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 81
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100915.data_out_reg[4].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100915.data_out_reg[4].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100915.data_out_reg[4].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 82
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out[19].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out[19].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 83
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out_reg[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out_reg[19].R[0] (dffre)                                                                                                                                                          2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out_reg[19].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 84
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out_reg[4].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100912.data_out_reg[4].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100912.data_out_reg[4].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 85
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out[4].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100912.data_out[4].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100912.data_out[4].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 86
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100915.data_out_reg[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100915.data_out_reg[5].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100915.data_out_reg[5].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 87
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[22].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100911.data_out[22].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100911.data_out[22].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 88
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100912.data_out_reg[5].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100912.data_out_reg[5].R[0] (dffre)                                                                                                                                                           2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100912.data_out_reg[5].C[0] (dffre)                                                                                                                                                           0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 89
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out[21].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100911.data_out[21].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100911.data_out[21].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 90
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100911.data_out_reg[21].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100911.data_out_reg[21].R[0] (dffre)                                                                                                                                                          2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100911.data_out_reg[21].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 91
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100914.data_out[7].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100914.data_out[7].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100914.data_out[7].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 92
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100915.data_out_reg[17].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100915.data_out_reg[17].R[0] (dffre)                                                                                                                                                          2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100915.data_out_reg[17].C[0] (dffre)                                                                                                                                                          0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 93
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$lo00957.R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
$abc$333741$lo00957.R[0] (dffre)                                                                                                                                                                                                    2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
$abc$333741$lo00957.C[0] (dffre)                                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 94
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance4319.data_out[3].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance4319.data_out[3].R[0] (dffre)                                                                                                                                                                 2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance4319.data_out[3].C[0] (dffre)                                                                                                                                                                 0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 95
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100919.data_out[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100919.data_out[19].R[0] (dffre)                                                                                                                                                              2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100919.data_out[19].C[0] (dffre)                                                                                                                                                              0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 96
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$lo00987.R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
$abc$333741$lo00987.R[0] (dffre)                                                                                                                                                                                                    2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
$abc$333741$lo00987.C[0] (dffre)                                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 97
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li00957_li00957.R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
$abc$333741$li00957_li00957.R[0] (dffre)                                                                                                                                                                                            2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
$abc$333741$li00957_li00957.C[0] (dffre)                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 98
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301230.data_out[23].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301230.data_out[23].R[0] (dffre)                                                                                                                                                             2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301230.data_out[23].C[0] (dffre)                                                                                                                                                             0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 99
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301232.data_out_reg[19].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance1301232.data_out_reg[19].R[0] (dffre)                                                                                                                                                         2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance1301232.data_out_reg[19].C[0] (dffre)                                                                                                                                                         0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#Path 100
Startpoint: $ibuf_rst.inpad[0] (.input clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance100921.data_out[7].R[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : setup

Point                                                                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                0.000     0.000
$ibuf_rst.inpad[0] (.input)                                                                                                                                                                                                         0.000     0.000
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.in[0] (.names)                        2.757     2.757
$abc$948500$techmap$techmap906002$abc$598497$auto_619707.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/08_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$696746_Y.out[0] (.names)                       0.197     2.954
design67_15_45_inst.large_mux_instance100921.data_out[7].R[0] (dffre)                                                                                                                                                               2.280     5.234
data arrival time                                                                                                                                                                                                                             5.234

clock $clk_buf_$ibuf_clk (rise edge)                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                                                                                                                                                0.000     0.000
design67_15_45_inst.large_mux_instance100921.data_out[7].C[0] (dffre)                                                                                                                                                               0.894     0.894
clock uncertainty                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                            0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                            -5.234
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                             -4.371


#End of timing report
