#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 28 22:23:54 2025
# Process ID: 19312
# Current directory: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9608 C:\Users\hp\Desktop\FPGA\CPU\AKD_T\AKD_T2\AKD_T2\AKD_T2.xpr
# Log file: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/vivado.log
# Journal file: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.090 ; gain = 0.000
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/test_AKD_T2.v]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/test_program/Fibonacci.coe' provided. It will be converted relative to IP Instance files '../../../../../../AKD_T1/test_program/Fibonacci.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/test_program/Fibonacci.coe}] [get_ips IM_entire]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T1/test_program/Fibonacci.coe' provided. It will be converted relative to IP Instance files '../../../../../../AKD_T1/test_program/Fibonacci.coe'
generate_target all [get_files  C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/ip/IM_entire/IM_entire.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IM_entire'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IM_entire'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IM_entire'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'IM_entire'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IM_entire'...
catch { config_ip_cache -export [get_ips -all IM_entire] }
export_ip_user_files -of_objects [get_files C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/ip/IM_entire/IM_entire.xci] -no_script -sync -force -quiet
reset_run IM_entire_synth_1
launch_runs IM_entire_synth_1 -jobs 8
[Sun Sep 28 23:33:42 2025] Launched IM_entire_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.runs/IM_entire_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/ip/IM_entire/IM_entire.xci] -directory C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.ip_user_files -ipstatic_source_dir C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.cache/compile_simlib/modelsim} {questa=C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.cache/compile_simlib/questa} {riviera=C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.cache/compile_simlib/riviera} {activehdl=C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_AKD_T2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim/IM_entire.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim/Fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim/shift.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_AKD_T2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.gen/sources_1/ip/MEM/sim/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.gen/sources_1/ip/IM_entire/sim/IM_entire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_entire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/AKD_T2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AKD_T2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_common_single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_common_single
INFO: [VRFC 10-2458] undeclared symbol aconv, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_common_single.v:8]
INFO: [VRFC 10-2458] undeclared symbol bconv, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_common_single.v:8]
INFO: [VRFC 10-2458] undeclared symbol a_after, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_common_single.v:9]
INFO: [VRFC 10-2458] undeclared symbol b_after, assumed default net type wire [C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_common_single.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/ALU_shift_single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shift_single
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/Hazard_Checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/test_AKD_T2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_AKD_T2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim'
"xelab -wto 5b25b3e5d82f4fdc9d627cc3e0931458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T2_behav xil_defaultlib.test_AKD_T2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5b25b3e5d82f4fdc9d627cc3e0931458 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T2_behav xil_defaultlib.test_AKD_T2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.IM_entire
Compiling module xil_defaultlib.REG_default
Compiling module xil_defaultlib.Pipeline(width=101)
Compiling module xil_defaultlib.ALU_common_single
Compiling module xil_defaultlib.ALU_common_default
Compiling module xil_defaultlib.ALU_shift_single_default
Compiling module xil_defaultlib.ALU_shift_single(width_shift=8)
Compiling module xil_defaultlib.ALU_shift_single(width_shift=4)
Compiling module xil_defaultlib.ALU_shift_single(width_shift=2)
Compiling module xil_defaultlib.ALU_shift_single(width_shift=1)
Compiling module xil_defaultlib.ALU_shift_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline(width=133)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Pipeline(width=69)
Compiling module xil_defaultlib.Hazard_Checker
Compiling module xil_defaultlib.AKD_T2
Compiling module xil_defaultlib.test_AKD_T2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_AKD_T2_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim/xsim.dir/test_AKD_T2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 28 23:34:14 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_AKD_T2_behav -key {Behavioral:sim_1:Functional:test_AKD_T2} -tclbatch {test_AKD_T2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_AKD_T2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_AKD_T2.AKD_T2.IM_entire.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_AKD_T2.AKD_T2.MEM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 35500 ps : File "C:/Users/hp/Desktop/FPGA/CPU/AKD_T/AKD_T2/AKD_T2/AKD_T2.srcs/sources_1/new/test_AKD_T2.v" Line 36
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.098 ; gain = 2.008
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_AKD_T2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.098 ; gain = 2.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 23:46:52 2025...
