<module name="CTRL_MODULE_WKUP_PAD" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_WKUP_PAD_REVISION" acronym="CONTROL_WKUP_PAD_REVISION" offset="0x0" width="32" description="Control module revision identifier Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="REVISON" width="32" begin="31" end="0" resetval="TI Internal data" description="IP Revision enum=hl_scheme . enum=legacy_scheme ." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PAD_HWINFO" acronym="CONTROL_WKUP_PAD_HWINFO" offset="0x4" width="32" description="Information about the IP module hardware configuration i.e. typically the module HDL generics (if any). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="IP_HWINFO" width="32" begin="31" end="0" resetval="0x0000 0000" description="IP-module dependent" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PAD_SYSCONFIG" acronym="CONTROL_WKUP_PAD_SYSCONFIG" offset="0x10" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IP_SYSCONFIG_IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="RESERVED (not used)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PAD0_LLIA_WAKEREQIN_PAD1_LLIB_WAKEREQIN" acronym="CONTROL_WKUP_PAD0_LLIA_WAKEREQIN_PAD1_LLIB_WAKEREQIN" offset="0x40" width="32" description="Register control for Pads llia_wakereqin and llib_wakereqin Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="LLIB_WAKEREQIN_WAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="LLIB_WAKEREQIN_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="LLIB_WAKEREQIN_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="LLIB_WAKEREQIN_WAKEUPENABLE" width="1" begin="30" end="30" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="LLIB_WAKEREQIN_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="LLIB_WAKEREQIN_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LLIB_WAKEREQIN_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad llib_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="LLIB_WAKEREQIN_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="LLIB_WAKEREQIN_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LLIB_WAKEREQIN_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad llib_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="LLIB_WAKEREQIN_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="LLIB_WAKEREQIN_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="LLIB_WAKEREQIN_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad llib_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="LLIB_WAKEREQIN_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="LLIB_WAKEREQIN_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="LLIB_WAKEREQIN_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad llib_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="LLIB_WAKEREQIN_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="LLIB_WAKEREQIN_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="LLIB_WAKEREQIN_MUXMODE" width="3" begin="18" end="16" resetval="0x7" description="Functional multiplexing selection for pad llib_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_LLIB_WAKEREQIN" token="LLIB_WAKEREQIN_MUXMODE_0" description="Select llib_wakereqin"/>
      <bitenum value="1" id="SEL_SYS_C2C_PWKUP" token="LLIB_WAKEREQIN_MUXMODE_1" description="Reserved"/>
      <bitenum value="6" id="SEL_GPIO1_WK15" token="LLIB_WAKEREQIN_MUXMODE_6" description="Select gpio1_wk15"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP0" token="LLIB_WAKEREQIN_MUXMODE_7" description="Select safe_mode_wakeup0"/>
      <bitenum value="5" id="SEL_HW_WKDBG13" token="LLIB_WAKEREQIN_MUXMODE_5" description="Select hw_wkdbg13"/>
    </bitfield>
    <bitfield id="LLIA_WAKEREQIN_WAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="LLIA_WAKEREQIN_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="LLIA_WAKEREQIN_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="LLIA_WAKEREQIN_WAKEUPENABLE" width="1" begin="14" end="14" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="LLIA_WAKEREQIN_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="LLIA_WAKEREQIN_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LLIA_WAKEREQIN_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad llia_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="LLIA_WAKEREQIN_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="LLIA_WAKEREQIN_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LLIA_WAKEREQIN_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad llia_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="LLIA_WAKEREQIN_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="LLIA_WAKEREQIN_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="LLIA_WAKEREQIN_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad llia_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="LLIA_WAKEREQIN_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="LLIA_WAKEREQIN_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="LLIA_WAKEREQIN_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad llia_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="LLIA_WAKEREQIN_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="LLIA_WAKEREQIN_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="LLIA_WAKEREQIN_MUXMODE" width="3" begin="2" end="0" resetval="0x7" description="Functional multiplexing selection for pad llia_wakereqin" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_LLIA_WAKEREQIN" token="LLIA_WAKEREQIN_MUXMODE_0" description="Select llia_wakereqin"/>
      <bitenum value="1" id="SEL_C2C_WAKEREQIN" token="LLIA_WAKEREQIN_MUXMODE_1" description="Reserved"/>
      <bitenum value="6" id="SEL_GPIO1_WK14" token="LLIA_WAKEREQIN_MUXMODE_6" description="Select gpio1_wk14"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP1" token="LLIA_WAKEREQIN_MUXMODE_7" description="Select safe_mode_wakeup1"/>
      <bitenum value="5" id="SEL_HW_WKDBG14" token="LLIA_WAKEREQIN_MUXMODE_5" description="Select hw_wkdbg14"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_DRM_EMU0_PAD1_DRM_EMU1" acronym="CONTROL_WKUP_PAD0_DRM_EMU0_PAD1_DRM_EMU1" offset="0x44" width="32" description="Register control for Pads drm_emu0 and drm_emu1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DRM_EMU1_WAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="DRM_EMU1_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="DRM_EMU1_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="DRM_EMU1_WAKEUPENABLE" width="1" begin="30" end="30" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="DRM_EMU1_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="DRM_EMU1_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DRM_EMU1_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad drm_emu1" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="DRM_EMU1_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="DRM_EMU1_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DRM_EMU1_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad drm_emu1" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="DRM_EMU1_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="DRM_EMU1_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="DRM_EMU1_PULLTYPESELECT" width="1" begin="20" end="20" resetval="1" description="Pull-Up/Down selection for pad drm_emu1" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="DRM_EMU1_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="DRM_EMU1_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="DRM_EMU1_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad drm_emu1" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="DRM_EMU1_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="DRM_EMU1_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="DRM_EMU1_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad drm_emu1" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DRM_EMU1" token="DRM_EMU1_MUXMODE_0" description="Select drm_emu1"/>
      <bitenum value="6" id="SEL_GPIO1_WK7" token="DRM_EMU1_MUXMODE_6" description="Select gpio1_wk7"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP3" token="DRM_EMU1_MUXMODE_7" description="Select safe_mode_wakeup3"/>
      <bitenum value="5" id="SEL_HW_WKDBG7" token="DRM_EMU1_MUXMODE_5" description="Select hw_wkdbg7"/>
    </bitfield>
    <bitfield id="DRM_EMU0_WAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="DRM_EMU0_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="DRM_EMU0_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="DRM_EMU0_WAKEUPENABLE" width="1" begin="14" end="14" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="DRM_EMU0_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="DRM_EMU0_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DRM_EMU0_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad drm_emu0" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="DRM_EMU0_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="DRM_EMU0_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DRM_EMU0_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad drm_emu0" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="DRM_EMU0_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="DRM_EMU0_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="DRM_EMU0_PULLTYPESELECT" width="1" begin="4" end="4" resetval="1" description="Pull-Up/Down selection for pad drm_emu0" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="DRM_EMU0_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="DRM_EMU0_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="DRM_EMU0_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad drm_emu0" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="DRM_EMU0_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="DRM_EMU0_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="DRM_EMU0_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad drm_emu0" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DRM_EMU0" token="DRM_EMU0_MUXMODE_0" description="Select drm_emu0"/>
      <bitenum value="6" id="SEL_GPIO1_WK6" token="DRM_EMU0_MUXMODE_6" description="Select gpio1_wk6"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP2" token="DRM_EMU0_MUXMODE_7" description="Select safe_mode_wakeup2"/>
      <bitenum value="5" id="SEL_HW_WKDBG6" token="DRM_EMU0_MUXMODE_5" description="Select hw_wkdbg6"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_JTAG_NTRST_PAD1_JTAG_TCK" acronym="CONTROL_WKUP_PAD0_JTAG_NTRST_PAD1_JTAG_TCK" offset="0x48" width="32" description="Register control for Pads jtag_ntrst and jtag_tck Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TCK_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad jtag_tck" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="JTAG_TCK_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="JTAG_TCK_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TCK_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad jtag_tck" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="JTAG_TCK_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="JTAG_TCK_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="JTAG_TCK_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad jtag_tck" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="JTAG_TCK_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="JTAG_TCK_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="JTAG_TCK_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad jtag_tck" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="JTAG_TCK_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="JTAG_TCK_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="JTAG_TCK_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad jtag_tck" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_JTAG_TCK" token="JTAG_TCK_MUXMODE_0" description="Select jtag_tck"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP5" token="JTAG_TCK_MUXMODE_7" description="Select safe_mode_wakeup5"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_NTRST_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad jtag_ntrst" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="JTAG_NTRST_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="JTAG_NTRST_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_NTRST_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad jtag_ntrst" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="JTAG_NTRST_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="JTAG_NTRST_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="JTAG_NTRST_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad jtag_ntrst" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="JTAG_NTRST_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="JTAG_NTRST_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="JTAG_NTRST_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad jtag_ntrst" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="JTAG_NTRST_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="JTAG_NTRST_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="JTAG_NTRST_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad jtag_ntrst" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_JTAG_NTRST" token="JTAG_NTRST_MUXMODE_0" description="Select jtag_ntrst"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP4" token="JTAG_NTRST_MUXMODE_7" description="Select safe_mode_wakeup4"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_JTAG_RTCK_PAD1_JTAG_TMSC" acronym="CONTROL_WKUP_PAD0_JTAG_RTCK_PAD1_JTAG_TMSC" offset="0x4C" width="32" description="Register control for Pads jtag_rtck and jtag_tmsc Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TMSC_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad jtag_tmsc" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="JTAG_TMSC_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="JTAG_TMSC_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TMSC_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad jtag_tmsc" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="JTAG_TMSC_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="JTAG_TMSC_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="JTAG_TMSC_PULLTYPESELECT" width="1" begin="20" end="20" resetval="1" description="Pull-Up/Down selection for pad jtag_tmsc" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="JTAG_TMSC_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="JTAG_TMSC_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="JTAG_TMSC_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad jtag_tmsc" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="JTAG_TMSC_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="JTAG_TMSC_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="JTAG_TMSC_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad jtag_tmsc" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_JTAG_TMSC" token="JTAG_TMSC_MUXMODE_0" description="Select jtag_tmsc"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP7" token="JTAG_TMSC_MUXMODE_7" description="Select safe_mode_wakeup7"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_RTCK_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad jtag_rtck" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="JTAG_RTCK_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="JTAG_RTCK_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_RTCK_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad jtag_rtck" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="JTAG_RTCK_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="JTAG_RTCK_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="JTAG_RTCK_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad jtag_rtck" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="JTAG_RTCK_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="JTAG_RTCK_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="JTAG_RTCK_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad jtag_rtck" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="JTAG_RTCK_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="JTAG_RTCK_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="JTAG_RTCK_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad jtag_rtck" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_JTAG_RTCK" token="JTAG_RTCK_MUXMODE_0" description="Select jtag_rtck"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP6" token="JTAG_RTCK_MUXMODE_7" description="Select safe_mode_wakeup6"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_JTAG_TDI_PAD1_JTAG_TDO" acronym="CONTROL_WKUP_PAD0_JTAG_TDI_PAD1_JTAG_TDO" offset="0x50" width="32" description="Register control for Pads jtag_tdi and jtag_tdo Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TDO_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad jtag_tdo" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="JTAG_TDO_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="JTAG_TDO_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TDO_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad jtag_tdo" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="JTAG_TDO_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="JTAG_TDO_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="JTAG_TDO_PULLTYPESELECT" width="1" begin="20" end="20" resetval="1" description="Pull-Up/Down selection for pad jtag_tdo" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="JTAG_TDO_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="JTAG_TDO_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="JTAG_TDO_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad jtag_tdo" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="JTAG_TDO_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="JTAG_TDO_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="JTAG_TDO_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad jtag_tdo" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_JTAG_TDO" token="JTAG_TDO_MUXMODE_0" description="Select jtag_tdo"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP9" token="JTAG_TDO_MUXMODE_7" description="Select safe_mode_wakeup9"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TDI_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad jtag_tdi" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="JTAG_TDI_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="JTAG_TDI_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="JTAG_TDI_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad jtag_tdi" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="JTAG_TDI_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="JTAG_TDI_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="JTAG_TDI_PULLTYPESELECT" width="1" begin="4" end="4" resetval="1" description="Pull-Up/Down selection for pad jtag_tdi" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="JTAG_TDI_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="JTAG_TDI_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="JTAG_TDI_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad jtag_tdi" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="JTAG_TDI_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="JTAG_TDI_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="JTAG_TDI_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad jtag_tdi" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_JTAG_TDI" token="JTAG_TDI_MUXMODE_0" description="Select jtag_tdi"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP8" token="JTAG_TDI_MUXMODE_7" description="Select safe_mode_wakeup8"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_SYS_32K_PAD1_FREF_CLK_IOREQ" acronym="CONTROL_WKUP_PAD0_SYS_32K_PAD1_FREF_CLK_IOREQ" offset="0x54" width="32" description="Register control for Pads sys_32k and fref_clk_ioreq Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="FREF_CLK_IOREQ_WAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="FREF_CLK_IOREQ_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="FREF_CLK_IOREQ_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="FREF_CLK_IOREQ_WAKEUPENABLE" width="1" begin="30" end="30" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="FREF_CLK_IOREQ_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="FREF_CLK_IOREQ_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK_IOREQ_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad fref_clk_ioreq" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="FREF_CLK_IOREQ_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="FREF_CLK_IOREQ_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK_IOREQ_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad fref_clk_ioreq" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="FREF_CLK_IOREQ_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="FREF_CLK_IOREQ_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="FREF_CLK_IOREQ_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad fref_clk_ioreq" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="FREF_CLK_IOREQ_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="FREF_CLK_IOREQ_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="FREF_CLK_IOREQ_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad fref_clk_ioreq" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="FREF_CLK_IOREQ_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="FREF_CLK_IOREQ_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="FREF_CLK_IOREQ_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad fref_clk_ioreq" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FREF_CLK_IOREQ" token="FREF_CLK_IOREQ_MUXMODE_0" description="Select fref_clk_ioreq"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP10" token="FREF_CLK_IOREQ_MUXMODE_7" description="Select safe_mode_wakeup10"/>
      <bitenum value="6" id="SEL_GPIO1_WK13" token="FREF_CLK_IOREQ_MUXMODE_6" description="Select gpio1_wk13"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_32K_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad sys_32k" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_32K_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_32K_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_32K_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sys_32k" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_32K_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_32K_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_32K_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad sys_32k" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_32K_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_32K_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_32K_PULLUDENABLE" width="1" begin="3" end="3" resetval="0" description="Pull-Up/Down enable for pad sys_32k" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_32K_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_32K_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PAD0_FREF_CLK0_OUT_PAD1_FREF_CLK1_OUT" acronym="CONTROL_WKUP_PAD0_FREF_CLK0_OUT_PAD1_FREF_CLK1_OUT" offset="0x58" width="32" description="Register control for Pads fref_clk0_out and fref_clk1_out Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="FREF_CLK1_OUT_WAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="FREF_CLK1_OUT_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="FREF_CLK1_OUT_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="FREF_CLK1_OUT_WAKEUPENABLE" width="1" begin="30" end="30" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="FREF_CLK1_OUT_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="FREF_CLK1_OUT_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK1_OUT_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad fref_clk1_out" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="FREF_CLK1_OUT_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="FREF_CLK1_OUT_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK1_OUT_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad fref_clk1_out" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="FREF_CLK1_OUT_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="FREF_CLK1_OUT_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="FREF_CLK1_OUT_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad fref_clk1_out" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="FREF_CLK1_OUT_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="FREF_CLK1_OUT_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="FREF_CLK1_OUT_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad fref_clk1_out" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="FREF_CLK1_OUT_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="FREF_CLK1_OUT_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="FREF_CLK1_OUT_MUXMODE" width="3" begin="18" end="16" resetval="0x7" description="Functional multiplexing selection for pad fref_clk1_out" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FREF_CLK1_OUT" token="FREF_CLK1_OUT_MUXMODE_0" description="Select fref_clk1_out"/>
      <bitenum value="6" id="SEL_GPIO1_WK11" token="FREF_CLK1_OUT_MUXMODE_6" description="Select gpio1_wk11"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP12" token="FREF_CLK1_OUT_MUXMODE_7" description="Select safe_mode_wakeup12"/>
      <bitenum value="5" id="SEL_HW_WKDBG5" token="FREF_CLK1_OUT_MUXMODE_5" description="Select hw_wkdbg5"/>
    </bitfield>
    <bitfield id="FREF_CLK0_OUT_WAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="FREF_CLK0_OUT_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="FREF_CLK0_OUT_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="FREF_CLK0_OUT_WAKEUPENABLE" width="1" begin="14" end="14" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="FREF_CLK0_OUT_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="FREF_CLK0_OUT_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK0_OUT_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad fref_clk0_out" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="FREF_CLK0_OUT_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="FREF_CLK0_OUT_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK0_OUT_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad fref_clk0_out" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="FREF_CLK0_OUT_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="FREF_CLK0_OUT_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="FREF_CLK0_OUT_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad fref_clk0_out" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="FREF_CLK0_OUT_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="FREF_CLK0_OUT_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="FREF_CLK0_OUT_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad fref_clk0_out" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="FREF_CLK0_OUT_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="FREF_CLK0_OUT_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="FREF_CLK0_OUT_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad fref_clk0_out" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FREF_CLK0_OUT" token="FREF_CLK0_OUT_MUXMODE_0" description="Select fref_clk0_out"/>
      <bitenum value="6" id="SEL_GPIO1_WK12" token="FREF_CLK0_OUT_MUXMODE_6" description="Select gpio1_wk12"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP11" token="FREF_CLK0_OUT_MUXMODE_7" description="Select safe_mode_wakeup11"/>
      <bitenum value="5" id="SEL_HW_WKDBG9" token="FREF_CLK0_OUT_MUXMODE_5" description="Select hw_wkdbg9"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_FREF_CLK2_OUT_PAD1_FREF_CLK2_REQ" acronym="CONTROL_WKUP_PAD0_FREF_CLK2_OUT_PAD1_FREF_CLK2_REQ" offset="0x5C" width="32" description="Register control for Pads fref_clk2_out and fref_clk2_req Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="FREF_CLK2_REQ_WAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="FREF_CLK2_REQ_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="FREF_CLK2_REQ_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="FREF_CLK2_REQ_WAKEUPENABLE" width="1" begin="30" end="30" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="FREF_CLK2_REQ_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="FREF_CLK2_REQ_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK2_REQ_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad fref_clk2_req" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="FREF_CLK2_REQ_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="FREF_CLK2_REQ_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK2_REQ_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad fref_clk2_req" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="FREF_CLK2_REQ_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="FREF_CLK2_REQ_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="FREF_CLK2_REQ_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad fref_clk2_req" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="FREF_CLK2_REQ_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="FREF_CLK2_REQ_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="FREF_CLK2_REQ_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad fref_clk2_req" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="FREF_CLK2_REQ_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="FREF_CLK2_REQ_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="FREF_CLK2_REQ_MUXMODE" width="3" begin="18" end="16" resetval="0x7" description="Functional multiplexing selection for pad fref_clk2_req" range="" rwaccess="RW">
      <bitenum value="6" id="SEL_GPIO1_WK9" token="FREF_CLK2_REQ_MUXMODE_6" description="Select gpio1_wk9"/>
      <bitenum value="1" id="SEL_FREF_CLK3_OUT" token="FREF_CLK2_REQ_MUXMODE_1" description="Select fref_clk3_out"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP14" token="FREF_CLK2_REQ_MUXMODE_7" description="Select safe_mode_wakeup14"/>
      <bitenum value="0" id="SEL_FREF_CLK2_REQ" token="FREF_CLK2_REQ_MUXMODE_0" description="Select fref_clk2_req"/>
      <bitenum value="5" id="SEL_HW_WKDBG11" token="FREF_CLK2_REQ_MUXMODE_5" description="Select hw_wkdbg11"/>
      <bitenum value="3" id="SEL_SYS_NDMAREQ0" token="FREF_CLK2_REQ_MUXMODE_3" description="Select sys_ndmareq0"/>
    </bitfield>
    <bitfield id="FREF_CLK2_OUT_WAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="FREF_CLK2_OUT_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="FREF_CLK2_OUT_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="FREF_CLK2_OUT_WAKEUPENABLE" width="1" begin="14" end="14" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="FREF_CLK2_OUT_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="FREF_CLK2_OUT_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK2_OUT_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad fref_clk2_out" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="FREF_CLK2_OUT_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="FREF_CLK2_OUT_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK2_OUT_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad fref_clk2_out" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="FREF_CLK2_OUT_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="FREF_CLK2_OUT_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="FREF_CLK2_OUT_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad fref_clk2_out" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="FREF_CLK2_OUT_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="FREF_CLK2_OUT_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="FREF_CLK2_OUT_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad fref_clk2_out" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="FREF_CLK2_OUT_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="FREF_CLK2_OUT_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="FREF_CLK2_OUT_MUXMODE" width="3" begin="2" end="0" resetval="0x7" description="Functional multiplexing selection for pad fref_clk2_out" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FREF_CLK2_OUT" token="FREF_CLK2_OUT_MUXMODE_0" description="Select fref_clk2_out"/>
      <bitenum value="6" id="SEL_GPIO1_WK10" token="FREF_CLK2_OUT_MUXMODE_6" description="Select gpio1_wk10"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP13" token="FREF_CLK2_OUT_MUXMODE_7" description="Select safe_mode_wakeup13"/>
      <bitenum value="5" id="SEL_HW_WKDBG10" token="FREF_CLK2_OUT_MUXMODE_5" description="Select hw_wkdbg10"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_FREF_CLK1_REQ_PAD1_SYS_NRESPWRON" acronym="CONTROL_WKUP_PAD0_FREF_CLK1_REQ_PAD1_SYS_NRESPWRON" offset="0x60" width="32" description="Register control for Pads fref_clk1_req and sys_nrespwron Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_NRESPWRON_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sys_nrespwron" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_NRESPWRON_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_NRESPWRON_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_NRESPWRON_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad sys_nrespwron" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_NRESPWRON_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_NRESPWRON_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_NRESPWRON_PULLUDENABLE" width="1" begin="19" end="19" resetval="0" description="Pull-Up/Down enable for pad sys_nrespwron" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_NRESPWRON_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_NRESPWRON_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK1_REQ_WAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="FREF_CLK1_REQ_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="FREF_CLK1_REQ_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="FREF_CLK1_REQ_WAKEUPENABLE" width="1" begin="14" end="14" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="FREF_CLK1_REQ_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="FREF_CLK1_REQ_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK1_REQ_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad fref_clk1_req" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="FREF_CLK1_REQ_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="FREF_CLK1_REQ_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_CLK1_REQ_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad fref_clk1_req" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="FREF_CLK1_REQ_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="FREF_CLK1_REQ_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="FREF_CLK1_REQ_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad fref_clk1_req" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="FREF_CLK1_REQ_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="FREF_CLK1_REQ_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="FREF_CLK1_REQ_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad fref_clk1_req" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="FREF_CLK1_REQ_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="FREF_CLK1_REQ_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="FREF_CLK1_REQ_MUXMODE" width="3" begin="2" end="0" resetval="0x7" description="Functional multiplexing selection for pad fref_clk1_req" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FREF_CLK1_REQ" token="FREF_CLK1_REQ_MUXMODE_0" description="Select fref_clk1_req"/>
      <bitenum value="6" id="SEL_GPIO1_WK8" token="FREF_CLK1_REQ_MUXMODE_6" description="Select gpio1_wk8"/>
      <bitenum value="3" id="SEL_SYS_NDMAREQ1" token="FREF_CLK1_REQ_MUXMODE_3" description="Select sys_ndmareq1"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP15" token="FREF_CLK1_REQ_MUXMODE_7" description="Select safe_mode_wakeup15"/>
      <bitenum value="5" id="SEL_HW_WKDBG12" token="FREF_CLK1_REQ_MUXMODE_5" description="Select hw_wkdbg12"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_SYS_NRESWARM_PAD1_SYS_PWR_REQ" acronym="CONTROL_WKUP_PAD0_SYS_NRESWARM_PAD1_SYS_PWR_REQ" offset="0x64" width="32" description="Register control for Pads sys_nreswarm and sys_pwr_req Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_PWR_REQ_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad sys_pwr_req" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_PWR_REQ_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_PWR_REQ_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_PWR_REQ_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sys_pwr_req" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_PWR_REQ_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_PWR_REQ_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_PWR_REQ_PULLTYPESELECT" width="1" begin="20" end="20" resetval="1" description="Pull-Up/Down selection for pad sys_pwr_req" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_PWR_REQ_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_PWR_REQ_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_PWR_REQ_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad sys_pwr_req" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_PWR_REQ_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_PWR_REQ_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_PWR_REQ_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad sys_pwr_req" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_PWR_REQ" token="SYS_PWR_REQ_MUXMODE_0" description="Select sys_pwr_req"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP16" token="SYS_PWR_REQ_MUXMODE_7" description="Select safe_mode_wakeup16"/>
      <bitenum value="5" id="SEL_HW_WKDBG15" token="SYS_PWR_REQ_MUXMODE_5" description="Select hw_wkdbg15"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_NRESWARM_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sys_nreswarm" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_NRESWARM_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_NRESWARM_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_NRESWARM_PULLTYPESELECT" width="1" begin="4" end="4" resetval="1" description="Pull-Up/Down selection for pad sys_nreswarm" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_NRESWARM_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_NRESWARM_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_NRESWARM_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad sys_nreswarm" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_NRESWARM_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_NRESWARM_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PAD0_SYS_NIRQ1_PAD1_SYS_NIRQ2" acronym="CONTROL_WKUP_PAD0_SYS_NIRQ1_PAD1_SYS_NIRQ2" offset="0x68" width="32" description="Register control for Pads sys_nirq1 and sys_nirq2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SYS_NIRQ2_WAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="SYS_NIRQ2_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="SYS_NIRQ2_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="SYS_NIRQ2_WAKEUPENABLE" width="1" begin="30" end="30" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="SYS_NIRQ2_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="SYS_NIRQ2_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_NIRQ2_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad sys_nirq2" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_NIRQ2_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_NIRQ2_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_NIRQ2_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sys_nirq2" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_NIRQ2_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_NIRQ2_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_NIRQ2_PULLTYPESELECT" width="1" begin="20" end="20" resetval="1" description="Pull-Up/Down selection for pad sys_nirq2" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_NIRQ2_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_NIRQ2_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_NIRQ2_PULLUDENABLE" width="1" begin="19" end="19" resetval="1" description="Pull-Up/Down enable for pad sys_nirq2" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_NIRQ2_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_NIRQ2_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_NIRQ2_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad sys_nirq2" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_NIRQ2" token="SYS_NIRQ2_MUXMODE_0" description="Select sys_nirq2"/>
      <bitenum value="6" id="SEL_GPIO1_WK17" token="SYS_NIRQ2_MUXMODE_6" description="Select gpio1_wk17"/>
    </bitfield>
    <bitfield id="SYS_NIRQ1_WAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Pad_x wake-up event status latched in the IO" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="SYS_NIRQ1_WAKEUPEVENT_1_r" description="A wake-up event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="SYS_NIRQ1_WAKEUPEVENT_0_r" description="No wake-up event occurred"/>
    </bitfield>
    <bitfield id="SYS_NIRQ1_WAKEUPENABLE" width="1" begin="14" end="14" resetval="0" description="Input pad wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" id="DetectLow" token="SYS_NIRQ1_WAKEUPENABLE_0" description="wake-up detection is disabled"/>
      <bitenum value="1" id="DetectLowHigh" token="SYS_NIRQ1_WAKEUPENABLE_1" description="wake-up detection is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_NIRQ1_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad sys_nirq1" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_NIRQ1_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_NIRQ1_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_NIRQ1_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sys_nirq1" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_NIRQ1_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_NIRQ1_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_NIRQ1_PULLTYPESELECT" width="1" begin="4" end="4" resetval="1" description="Pull-Up/Down selection for pad sys_nirq1" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_NIRQ1_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_NIRQ1_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_NIRQ1_PULLUDENABLE" width="1" begin="3" end="3" resetval="1" description="Pull-Up/Down enable for pad sys_nirq1" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_NIRQ1_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_NIRQ1_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_NIRQ1_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad sys_nirq1" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_NIRQ1" token="SYS_NIRQ1_MUXMODE_0" description="Select sys_nirq1"/>
      <bitenum value="6" id="SEL_GPIO1_WK16" token="SYS_NIRQ1_MUXMODE_6" description="Select gpio1_wk16"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_SR_PMIC_SCL_PAD1_SR_PMIC_SDA" acronym="CONTROL_WKUP_PAD0_SR_PMIC_SCL_PAD1_SR_PMIC_SDA" offset="0x6C" width="32" description="Register control for Pads sr_pmic_scl and sr_pmic_sda Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SR_PMIC_SDA_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad sr_pmic_sda" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SR_PMIC_SDA_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SR_PMIC_SDA_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR_PMIC_SDA_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sr_pmic_sda" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SR_PMIC_SDA_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SR_PMIC_SDA_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SR_PMIC_SDA_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad sr_pmic_sda" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SR_PMIC_SDA_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SR_PMIC_SDA_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SR_PMIC_SDA_PULLUDENABLE" width="1" begin="19" end="19" resetval="0" description="Pull-Up/Down enable for pad sr_pmic_sda" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SR_PMIC_SDA_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SR_PMIC_SDA_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="18" end="9" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SR_PMIC_SCL_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad sr_pmic_scl" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SR_PMIC_SCL_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SR_PMIC_SCL_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR_PMIC_SCL_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sr_pmic_scl" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SR_PMIC_SCL_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SR_PMIC_SCL_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SR_PMIC_SCL_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad sr_pmic_scl" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SR_PMIC_SCL_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SR_PMIC_SCL_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SR_PMIC_SCL_PULLUDENABLE" width="1" begin="3" end="3" resetval="0" description="Pull-Up/Down enable for pad sr_pmic_scl" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SR_PMIC_SCL_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SR_PMIC_SCL_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PAD0_SYS_BOOT0_PAD1_SYS_BOOT1" acronym="CONTROL_WKUP_PAD0_SYS_BOOT0_PAD1_SYS_BOOT1" offset="0x70" width="32" description="Register control for Pads sys_boot0 and sys_boot1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT1_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad sys_boot1" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_BOOT1_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_BOOT1_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT1_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sys_boot1" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_BOOT1_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_BOOT1_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_BOOT1_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad sys_boot1" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_BOOT1_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_BOOT1_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_BOOT1_PULLUDENABLE" width="1" begin="19" end="19" resetval="0" description="Pull-Up/Down enable for pad sys_boot1" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_BOOT1_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_BOOT1_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_BOOT1_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad sys_boot1" range="" rwaccess="RW">
      <bitenum value="6" id="SEL_GPIO1_WKOUT1" token="SYS_BOOT1_MUXMODE_6" description="Select gpio1_wkout1"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP18" token="SYS_BOOT1_MUXMODE_7" description="Select safe_mode_wakeup18"/>
      <bitenum value="0" id="SEL_SYS_BOOT1" token="SYS_BOOT1_MUXMODE_0" description="Select sys_boot1"/>
      <bitenum value="4" id="SEL_DRM_EMU16" token="SYS_BOOT1_MUXMODE_4" description="Select drm_emu16"/>
      <bitenum value="5" id="SEL_HW_WKDBG1" token="SYS_BOOT1_MUXMODE_5" description="Select hw_wkdbg1"/>
      <bitenum value="3" id="SEL_DRM_EMU3" token="SYS_BOOT1_MUXMODE_3" description="Select drm_emu3"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT0_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad sys_boot0" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_BOOT0_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_BOOT0_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT0_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sys_boot0" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_BOOT0_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_BOOT0_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_BOOT0_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad sys_boot0" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_BOOT0_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_BOOT0_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_BOOT0_PULLUDENABLE" width="1" begin="3" end="3" resetval="0" description="Pull-Up/Down enable for pad sys_boot0" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_BOOT0_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_BOOT0_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_BOOT0_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad sys_boot0" range="" rwaccess="RW">
      <bitenum value="6" id="SEL_GPIO1_WKOUT0" token="SYS_BOOT0_MUXMODE_6" description="Select gpio1_wkout0"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP17" token="SYS_BOOT0_MUXMODE_7" description="Select safe_mode_wakeup17"/>
      <bitenum value="0" id="SEL_SYS_BOOT0" token="SYS_BOOT0_MUXMODE_0" description="Select sys_boot0"/>
      <bitenum value="4" id="SEL_DRM_EMU15" token="SYS_BOOT0_MUXMODE_4" description="Select drm_emu15"/>
      <bitenum value="5" id="SEL_HW_WKDBG0" token="SYS_BOOT0_MUXMODE_5" description="Select hw_wkdbg0"/>
      <bitenum value="3" id="SEL_DRM_EMU2" token="SYS_BOOT0_MUXMODE_3" description="Select drm_emu2"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_SYS_BOOT2_PAD1_SYS_BOOT3" acronym="CONTROL_WKUP_PAD0_SYS_BOOT2_PAD1_SYS_BOOT3" offset="0x74" width="32" description="Register control for Pads sys_boot2 and sys_boot3 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT3_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad sys_boot3" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_BOOT3_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_BOOT3_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT3_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sys_boot3" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_BOOT3_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_BOOT3_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_BOOT3_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad sys_boot3" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_BOOT3_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_BOOT3_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_BOOT3_PULLUDENABLE" width="1" begin="19" end="19" resetval="0" description="Pull-Up/Down enable for pad sys_boot3" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_BOOT3_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_BOOT3_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_BOOT3_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad sys_boot3" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_BOOT3" token="SYS_BOOT3_MUXMODE_0" description="Select sys_boot3"/>
      <bitenum value="6" id="SEL_GPIO1_WKOUT3" token="SYS_BOOT3_MUXMODE_6" description="Select gpio1_wkout3"/>
      <bitenum value="4" id="SEL_DRM_EMU18" token="SYS_BOOT3_MUXMODE_4" description="Select drm_emu18"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP20" token="SYS_BOOT3_MUXMODE_7" description="Select safe_mode_wakeup20"/>
      <bitenum value="5" id="SEL_HW_WKDBG3" token="SYS_BOOT3_MUXMODE_5" description="Select hw_wkdbg3"/>
      <bitenum value="3" id="SEL_DRM_EMU5" token="SYS_BOOT3_MUXMODE_3" description="Select drm_emu5"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT2_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad sys_boot2" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_BOOT2_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_BOOT2_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT2_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sys_boot2" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_BOOT2_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_BOOT2_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_BOOT2_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad sys_boot2" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_BOOT2_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_BOOT2_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_BOOT2_PULLUDENABLE" width="1" begin="3" end="3" resetval="0" description="Pull-Up/Down enable for pad sys_boot2" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_BOOT2_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_BOOT2_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_BOOT2_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad sys_boot2" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_BOOT2" token="SYS_BOOT2_MUXMODE_0" description="Select sys_boot2"/>
      <bitenum value="6" id="SEL_GPIO1_WKOUT2" token="SYS_BOOT2_MUXMODE_6" description="Select gpio1_wkout2"/>
      <bitenum value="4" id="SEL_DRM_EMU17" token="SYS_BOOT2_MUXMODE_4" description="Select drm_emu17"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP19" token="SYS_BOOT2_MUXMODE_7" description="Select safe_mode_wakeup19"/>
      <bitenum value="5" id="SEL_HW_WKDBG2" token="SYS_BOOT2_MUXMODE_5" description="Select hw_wkdbg2"/>
      <bitenum value="3" id="SEL_DRM_EMU4" token="SYS_BOOT2_MUXMODE_3" description="Select drm_emu4"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_PAD0_SYS_BOOT4_PAD1_SYS_BOOT5" acronym="CONTROL_WKUP_PAD0_SYS_BOOT4_PAD1_SYS_BOOT5" offset="0x78" width="32" description="Register control for Pads sys_boot4 and sys_boot5 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT5_INPUTENABLE" width="1" begin="24" end="24" resetval="1" description="Input enable value for pad sys_boot5" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_BOOT5_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_BOOT5_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT5_PWRDOWN" width="1" begin="21" end="21" resetval="0" description="Power Down setting for pad sys_boot5" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_BOOT5_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_BOOT5_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_BOOT5_PULLTYPESELECT" width="1" begin="20" end="20" resetval="0" description="Pull-Up/Down selection for pad sys_boot5" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_BOOT5_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_BOOT5_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_BOOT5_PULLUDENABLE" width="1" begin="19" end="19" resetval="0" description="Pull-Up/Down enable for pad sys_boot5" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_BOOT5_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_BOOT5_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_BOOT5_MUXMODE" width="3" begin="18" end="16" resetval="0x0" description="Functional multiplexing selection for pad sys_boot5" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_BOOT5" token="SYS_BOOT5_MUXMODE_0" description="Select sys_boot5"/>
      <bitenum value="1" id="SEL_SYS_AUX_MSECURE" token="SYS_BOOT5_MUXMODE_1" description="Reserved"/>
      <bitenum value="6" id="SEL_GPIO1_WKOUT5" token="SYS_BOOT5_MUXMODE_6" description="Select gpio1_wkout5"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP22" token="SYS_BOOT5_MUXMODE_7" description="Select safe_mode_wakeup22"/>
      <bitenum value="5" id="SEL_HW_WKDBG8" token="SYS_BOOT5_MUXMODE_5" description="Select hw_wkdbg8"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT4_INPUTENABLE" width="1" begin="8" end="8" resetval="1" description="Input enable value for pad sys_boot4" range="" rwaccess="RW">
      <bitenum value="0" id="InputBufferDisabled" token="SYS_BOOT4_INPUTENABLE_0" description="Input buffer of IO cell is disabled"/>
      <bitenum value="1" id="InputBufferEnabled" token="SYS_BOOT4_INPUTENABLE_1" description="Input buffer of IO cell is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYS_BOOT4_PWRDOWN" width="1" begin="5" end="5" resetval="0" description="Power Down setting for pad sys_boot4" range="" rwaccess="RW">
      <bitenum value="0" id="PwrDownDisabled" token="SYS_BOOT4_PWRDOWN_0" description="IO cell power is ON"/>
      <bitenum value="1" id="PwrDownEnabled" token="SYS_BOOT4_PWRDOWN_1" description="IO cell power is OFF"/>
    </bitfield>
    <bitfield id="SYS_BOOT4_PULLTYPESELECT" width="1" begin="4" end="4" resetval="0" description="Pull-Up/Down selection for pad sys_boot4" range="" rwaccess="RW">
      <bitenum value="0" id="PullDownSelect" token="SYS_BOOT4_PULLTYPESELECT_0" description="Pull-Down selected"/>
      <bitenum value="1" id="PullUpSelect" token="SYS_BOOT4_PULLTYPESELECT_1" description="Pull-Up selected"/>
    </bitfield>
    <bitfield id="SYS_BOOT4_PULLUDENABLE" width="1" begin="3" end="3" resetval="0" description="Pull-Up/Down enable for pad sys_boot4" range="" rwaccess="RW">
      <bitenum value="0" id="PullDisabled" token="SYS_BOOT4_PULLUDENABLE_0" description="Pull-Up/Down disabled"/>
      <bitenum value="1" id="PullEnabled" token="SYS_BOOT4_PULLUDENABLE_1" description="Pull-Up/Down enabled"/>
    </bitfield>
    <bitfield id="SYS_BOOT4_MUXMODE" width="3" begin="2" end="0" resetval="0x0" description="Functional multiplexing selection for pad sys_boot4" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_BOOT4" token="SYS_BOOT4_MUXMODE_0" description="Select sys_boot4"/>
      <bitenum value="6" id="SEL_GPIO1_WKOUT4" token="SYS_BOOT4_MUXMODE_6" description="Select gpio1_wkout4"/>
      <bitenum value="4" id="SEL_DRM_EMU19" token="SYS_BOOT4_MUXMODE_4" description="Select drm_emu19"/>
      <bitenum value="7" id="SEL_SAFE_MODE_WAKEUP21" token="SYS_BOOT4_MUXMODE_7" description="Select safe_mode_wakeup21"/>
      <bitenum value="5" id="SEL_HW_WKDBG4" token="SYS_BOOT4_MUXMODE_5" description="Select hw_wkdbg4"/>
      <bitenum value="3" id="SEL_DRM_EMU6" token="SYS_BOOT4_MUXMODE_3" description="Select drm_emu6"/>
    </bitfield>
  </register>
  <register id="CONTROL_PADCONF_WAKEUPEVENT_0" acronym="CONTROL_PADCONF_WAKEUPEVENT_0" offset="0x80" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="C2C_DATA9_DUPLICATEWAKEUPEVENT" width="1" begin="31" end="31" resetval="0" description="Wake-up event status latched in the IO for pad c2c_data9" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATA9_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATA9_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATA8_DUPLICATEWAKEUPEVENT" width="1" begin="30" end="30" resetval="0" description="Wake-up event status latched in the IO for pad c2c_data8" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATA8_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATA8_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT7_DUPLICATEWAKEUPEVENT" width="1" begin="29" end="29" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout7" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT7_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT7_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT6_DUPLICATEWAKEUPEVENT" width="1" begin="28" end="28" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout6" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT6_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT6_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT5_DUPLICATEWAKEUPEVENT" width="1" begin="27" end="27" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout5" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT5_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT5_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT4_DUPLICATEWAKEUPEVENT" width="1" begin="26" end="26" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout4" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT4_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT4_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT3_DUPLICATEWAKEUPEVENT" width="1" begin="25" end="25" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout3" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT3_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT3_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT2_DUPLICATEWAKEUPEVENT" width="1" begin="24" end="24" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout2" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT2_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT2_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT1_DUPLICATEWAKEUPEVENT" width="1" begin="23" end="23" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout1" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT1_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT1_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAOUT0_DUPLICATEWAKEUPEVENT" width="1" begin="22" end="22" resetval="0" description="Wake-up event status latched in the IO for pad c2c_dataout0" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAOUT0_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAOUT0_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN7_DUPLICATEWAKEUPEVENT" width="1" begin="21" end="21" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain7" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN7_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN7_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN6_DUPLICATEWAKEUPEVENT" width="1" begin="20" end="20" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain6" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN6_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN6_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN5_DUPLICATEWAKEUPEVENT" width="1" begin="19" end="19" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain5" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN5_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN5_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN4_DUPLICATEWAKEUPEVENT" width="1" begin="18" end="18" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain4" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN4_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN4_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN3_DUPLICATEWAKEUPEVENT" width="1" begin="17" end="17" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain3" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN3_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN3_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN2_DUPLICATEWAKEUPEVENT" width="1" begin="16" end="16" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain2" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN2_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN2_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN1_DUPLICATEWAKEUPEVENT" width="1" begin="15" end="15" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain1" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN1_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN1_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_DATAIN0_DUPLICATEWAKEUPEVENT" width="1" begin="14" end="14" resetval="0" description="Wake-up event status latched in the IO for pad c2c_datain0" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_DATAIN0_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_DATAIN0_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_CLKIN1_DUPLICATEWAKEUPEVENT" width="1" begin="13" end="13" resetval="0" description="Wake-up event status latched in the IO for pad c2c_clkin1" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_CLKIN1_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_CLKIN1_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_CLKIN0_DUPLICATEWAKEUPEVENT" width="1" begin="12" end="12" resetval="0" description="Wake-up event status latched in the IO for pad c2c_clkin0" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_CLKIN0_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_CLKIN0_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_CLKOUT1_DUPLICATEWAKEUPEVENT" width="1" begin="11" end="11" resetval="0" description="Wake-up event status latched in the IO for pad c2c_clkout1" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_CLKOUT1_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_CLKOUT1_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="C2C_CLKOUT0_DUPLICATEWAKEUPEVENT" width="1" begin="10" end="10" resetval="0" description="Wake-up event status latched in the IO for pad c2c_clkout0" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="C2C_CLKOUT0_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="C2C_CLKOUT0_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA7_DUPLICATEWAKEUPEVENT" width="1" begin="9" end="9" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data7" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA7_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA7_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA6_DUPLICATEWAKEUPEVENT" width="1" begin="8" end="8" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data6" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA6_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA6_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA5_DUPLICATEWAKEUPEVENT" width="1" begin="7" end="7" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data5" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA5_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA5_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA4_DUPLICATEWAKEUPEVENT" width="1" begin="6" end="6" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data4" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA4_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA4_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA3_DUPLICATEWAKEUPEVENT" width="1" begin="5" end="5" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data3" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA3_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA3_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA2_DUPLICATEWAKEUPEVENT" width="1" begin="4" end="4" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data2" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA2_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA2_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA1_DUPLICATEWAKEUPEVENT" width="1" begin="3" end="3" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data1" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA1_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA1_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_DATA0_DUPLICATEWAKEUPEVENT" width="1" begin="2" end="2" resetval="0" description="Wake-up event status latched in the IO for pad emmc_data0" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_DATA0_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_DATA0_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_CMD_DUPLICATEWAKEUPEVENT" width="1" begin="1" end="1" resetval="0" description="Wake-up event status latched in the IO for pad emmc_cmd" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_CMD_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_CMD_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
    <bitfield id="EMMC_CLK_DUPLICATEWAKEUPEVENT" width="1" begin="0" end="0" resetval="0" description="Wake-up event status latched in the IO for pad emmc_clk" range="" rwaccess="R">
      <bitenum value="1" id="WakeUp" token="EMMC_CLK_DUPLICATEWAKEUPEVENT_1_r" description="A wakeup event occurred"/>
      <bitenum value="0" id="NoWakeUp" token="EMMC_CLK_DUPLICATEWAKEUPEVENT_0_r" description="No wakeup event occurred"/>
    </bitfield>
  </register>
  <register id="CONTROL_SMART1NOPMIO_PADCONF_0" acronym="CONTROL_SMART1NOPMIO_PADCONF_0" offset="0x5A0" width="32" description="SMART1 NOPM IO control 0 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="BOOT_GPO_DS" width="2" begin="31" end="30" resetval="0x2" description="drive stength for boot gpo ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="BOOT_GPO_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="BOOT_GPO_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="BOOT_GPO_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="BOOT_GPO_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_IOREQ_DS" width="2" begin="27" end="26" resetval="0x2" description="drive stength for fref ioreq ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="FREF_IOREQ_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="FREF_IOREQ_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="FREF_IOREQ_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="FREF_IOREQ_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="FREF_OUT0_DS" width="2" begin="25" end="24" resetval="0x2" description="drive stength for fref out0 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="FREF_OUT0_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="FREF_OUT0_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="FREF_OUT0_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="FREF_OUT0_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="FREF_OUT1_DS" width="2" begin="23" end="22" resetval="0x2" description="drive stength for fref out1 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="FREF_OUT1_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="FREF_OUT1_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="FREF_OUT1_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="FREF_OUT1_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="FREF_OUT2_DS" width="2" begin="21" end="20" resetval="0x2" description="drive stength for fref out2 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="FREF_OUT2_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="FREF_OUT2_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="FREF_OUT2_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="FREF_OUT2_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="FREF_REQ1_DS" width="2" begin="19" end="18" resetval="0x2" description="drive stength for fref req1 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="FREF_REQ1_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="FREF_REQ1_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="FREF_REQ1_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="FREF_REQ1_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="FREF_REQ2_DS" width="2" begin="17" end="16" resetval="0x2" description="drive stength for fref req2 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="FREF_REQ2_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="FREF_REQ2_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="FREF_REQ2_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="FREF_REQ2_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="JTAG_PART0_DS" width="2" begin="15" end="14" resetval="0x2" description="drive stength for jtag part0 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="JTAG_PART0_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="JTAG_PART0_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="JTAG_PART0_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="JTAG_PART0_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="JTAG_PART1_DS" width="2" begin="13" end="12" resetval="0x2" description="drive stength for jtag part1 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="JTAG_PART1_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="JTAG_PART1_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="JTAG_PART1_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="JTAG_PART1_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="LLIA_WKUP0_DS" width="2" begin="11" end="10" resetval="0x2" description="drive stength for llia wakeup0 ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="LLIA_WKUP0_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="LLIA_WKUP0_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="LLIA_WKUP0_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="LLIA_WKUP0_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="SYS_DS" width="2" begin="9" end="8" resetval="0x2" description="drive stength for sys ds" range="" rwaccess="RW">
      <bitenum value="0" id="ds0" token="SYS_DS_0" description="120 ohm"/>
      <bitenum value="1" id="ds1" token="SYS_DS_1" description="60 ohm"/>
      <bitenum value="3" id="ds3" token="SYS_DS_3" description="30 ohm"/>
      <bitenum value="2" id="ds2" token="SYS_DS_2" description="45 ohm"/>
    </bitfield>
    <bitfield id="SR_LB" width="2" begin="7" end="6" resetval="0x0" description="Control for internal pull-up resistors in both Fast and High-Speed modes for sr group of pads:In Fast-Speed mode: . In High-Speed mode: ." range="" rwaccess="RW">
      <bitenum value="0" id="FS_5-15pf" token="SR_LB_0" description="5-15pf"/>
      <bitenum value="1" id="FS_15-50pf" token="SR_LB_1" description="15-50pf"/>
      <bitenum value="3" id="FS_N_A" token="SR_LB_3" description="N/A"/>
      <bitenum value="2" id="FS_50-150pf" token="SR_LB_2" description="50-150pf"/>
      <bitenum value="0" id="HS_5-12pf" token="SR_LB_0" description="5-12pf"/>
      <bitenum value="1" id="HS_12-25pf" token="SR_LB_1" description="12-25pf"/>
      <bitenum value="3" id="HS_50-80pf" token="SR_LB_3" description="50-80pf"/>
      <bitenum value="2" id="HS_25-50pf" token="SR_LB_2" description="25-50pf"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_SMART1NOPMIO_PADCONF_1" acronym="CONTROL_SMART1NOPMIO_PADCONF_1" offset="0x5A4" width="32" description="SMART1 NOPM IO control 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="BOOT_GPO_SC" width="2" begin="31" end="30" resetval="0x0" description="slew rate control for boot gpo sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="BOOT_GPO_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="BOOT_GPO_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="BOOT_GPO_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="BOOT_GPO_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREF_IOREQ_SC" width="2" begin="27" end="26" resetval="0x2" description="slew rate control for fref ioreq sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="FREF_IOREQ_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="FREF_IOREQ_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="FREF_IOREQ_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="FREF_IOREQ_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="FREF_OUT0_SC" width="2" begin="25" end="24" resetval="0x2" description="slew rate control for fref out0 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="FREF_OUT0_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="FREF_OUT0_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="FREF_OUT0_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="FREF_OUT0_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="FREF_OUT1_SC" width="2" begin="23" end="22" resetval="0x0" description="slew rate control for fref out1 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="FREF_OUT1_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="FREF_OUT1_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="FREF_OUT1_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="FREF_OUT1_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="FREF_OUT2_SC" width="2" begin="21" end="20" resetval="0x0" description="slew rate control for fref out2 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="FREF_OUT2_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="FREF_OUT2_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="FREF_OUT2_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="FREF_OUT2_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="FREF_REQ1_SC" width="2" begin="19" end="18" resetval="0x0" description="slew rate control for fref req1 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="FREF_REQ1_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="FREF_REQ1_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="FREF_REQ1_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="FREF_REQ1_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="FREF_REQ2_SC" width="2" begin="17" end="16" resetval="0x0" description="slew rate control for fref req2 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="FREF_REQ2_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="FREF_REQ2_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="FREF_REQ2_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="FREF_REQ2_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="JTAG_PART0_SC" width="2" begin="15" end="14" resetval="0x2" description="slew rate control for jtag part0 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="JTAG_PART0_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="JTAG_PART0_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="JTAG_PART0_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="JTAG_PART0_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="JTAG_PART1_SC" width="2" begin="13" end="12" resetval="0x2" description="slew rate control for jtag part1 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="JTAG_PART1_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="JTAG_PART1_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="JTAG_PART1_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="JTAG_PART1_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="LLIA_WKUP0_SC" width="2" begin="11" end="10" resetval="0x0" description="slew rate control for llia wakeup0 sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="LLIA_WKUP0_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="LLIA_WKUP0_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="LLIA_WKUP0_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="LLIA_WKUP0_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="SYS_SC" width="2" begin="9" end="8" resetval="0x0" description="slew rate control for sys sc" range="" rwaccess="RW">
      <bitenum value="0" id="sc0" token="SYS_SC_0" description="slow"/>
      <bitenum value="1" id="sc1" token="SYS_SC_1" description="medium"/>
      <bitenum value="3" id="sc3" token="SYS_SC_3" description="not_applicable"/>
      <bitenum value="2" id="sc2" token="SYS_SC_2" description="fast"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PADCONF_MODE" acronym="CONTROL_WKUP_PADCONF_MODE" offset="0x5A8" width="32" description="PAD Conf Mode Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDDS_25_MODE" width="1" begin="31" end="31" resetval="0" description="PAD Voltage level control for vdds_25_mode" range="" rwaccess="RW">
      <bitenum value="0" id="1V8" token="VDDS_25_MODE_0" description="VDDS = 1.8V"/>
      <bitenum value="1" id="1V2" token="VDDS_25_MODE_1" description="VDDS = 1.2V"/>
    </bitfield>
    <bitfield id="VDDS_26_MODE" width="1" begin="30" end="30" resetval="0" description="PAD Voltage level control for vdds_26_mode" range="" rwaccess="RW">
      <bitenum value="0" id="1V8" token="VDDS_26_MODE_0" description="VDDS = 1.8V"/>
      <bitenum value="1" id="1V2" token="VDDS_26_MODE_1" description="VDDS = 1.2V"/>
    </bitfield>
    <bitfield id="RESERVED" width="30" begin="29" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_XTAL_OSCILLATOR" acronym="CONTROL_XTAL_OSCILLATOR" offset="0x5AC" width="32" description="XTAL OSCILLATOR control Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="OSCILLATOR_BOOST" width="1" begin="31" end="31" resetval="1" description="Fast startup control" range="" rwaccess="RW">
      <bitenum value="0" id="Disable" token="OSCILLATOR_BOOST_0" description="Fast startup is disabled"/>
      <bitenum value="1" id="Enable" token="OSCILLATOR_BOOST_1" description="Fast startup is enabled"/>
    </bitfield>
    <bitfield id="OSCILLATOR_OS_OUT" width="1" begin="30" end="30" resetval="0" description="Oscillator output" range="" rwaccess="R">
      <bitenum value="1" id="Disable" token="OSCILLATOR_OS_OUT_1_r" description="BOOST is disabled"/>
      <bitenum value="0" id="Enable" token="OSCILLATOR_OS_OUT_0_r" description="low to high transition in BOOST mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="30" begin="29" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_I2C_2" acronym="CONTROL_I2C_2" offset="0x5B0" width="32" description="I2C pads control 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SR_PMIC_SDA_GLFENB" width="1" begin="31" end="31" resetval="0" description="Active_high glitch free operation enable pin for pmic_sda receiver" range="" rwaccess="RW">
      <bitenum value="0" id="Disable" token="SR_PMIC_SDA_GLFENB_0" description="Disable pmic_sda glitch free operation"/>
      <bitenum value="1" id="Enable" token="SR_PMIC_SDA_GLFENB_1" description="Enable pmic_sda glitch free operation"/>
    </bitfield>
    <bitfield id="SR_PMIC_SDA_PULLUPRESX" width="1" begin="30" end="30" resetval="0" description="Active_low internal pull_up resistor enabled for pmic_sda" range="" rwaccess="RW">
      <bitenum value="0" id="Enable" token="SR_PMIC_SDA_PULLUPRESX_0" description="Enable Internal Pull up resistor"/>
      <bitenum value="1" id="Disable" token="SR_PMIC_SDA_PULLUPRESX_1" description="Disable Internal Pull up resisitor"/>
    </bitfield>
    <bitfield id="SR_PMIC_SCL_GLFENB" width="1" begin="29" end="29" resetval="0" description="Active_high glitch free operation enable pin for pmic_scl receiver" range="" rwaccess="RW">
      <bitenum value="0" id="Disable" token="SR_PMIC_SCL_GLFENB_0" description="Disable pmic_scl glitch free operation"/>
      <bitenum value="1" id="Enable" token="SR_PMIC_SCL_GLFENB_1" description="Enable pmic_scl glitch free operation"/>
    </bitfield>
    <bitfield id="SR_PMIC_SCL_PULLUPRESX" width="1" begin="28" end="28" resetval="0" description="Active_low internal pull_up resistor enabled for pmic_scl" range="" rwaccess="RW">
      <bitenum value="0" id="Enable" token="SR_PMIC_SCL_PULLUPRESX_0" description="Enable Internal Pull up resistor"/>
      <bitenum value="1" id="Disable" token="SR_PMIC_SCL_PULLUPRESX_1" description="Disable Internal Pull up resisitor"/>
    </bitfield>
    <bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CKOBUFFER" acronym="CONTROL_CKOBUFFER" offset="0x5B4" width="32" description="CKO buffer control Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CKOBUFFER_OUT_EN" width="1" begin="31" end="31" resetval="0" description="Output buffer enable. 0x0: The output buffer is driving a clock signal 0x1: The output buffer (fref_xtal_clk pad) does not drive a clock signal. Its output value depends on the value of the CKOBUFFER_POLARITY bit." range="" rwaccess="RW"/>
    <bitfield id="CKOBUFFER_ALTSEL" width="1" begin="30" end="30" resetval="0" description="Selects an alternative clock source. 0x0: The output buffer drives the same signal present on the fref_xtal_in pad 0x1: The output buffer drives an alternative clock. In this case 0 is present on the pad. There is no alternative clock." range="" rwaccess="RW"/>
    <bitfield id="CKOBUFFER_POLARITY" width="1" begin="29" end="29" resetval="0" description="Defines the polarity of the clock-out buffer when the CKOBUFFER_OUT_EN bit is set to 0x0. 0x0: The output buffer is 0. 0x1: The output buffer is 1." range="" rwaccess="RW"/>
    <bitfield id="CKOBUFFER_CLK_EN" width="1" begin="28" end="28" resetval="0" description="Output clock enable control. 0x0: The output clock is disabled. 0x1: The output clock is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_CONTROL_SPARE_RW" acronym="CONTROL_WKUP_CONTROL_SPARE_RW" offset="0x5B8" width="32" description="WKUP control spare RW Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="WKUP_CONTROL_SPARE_RW" width="32" begin="31" end="0" resetval="0x0000 0000" description="wkup control spare register bits RW" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONTROL_SPARE_R" acronym="CONTROL_WKUP_CONTROL_SPARE_R" offset="0x5BC" width="32" description="WKUP control spare R Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="WKUP_CONTROL_SPARE_R" width="32" begin="31" end="0" resetval="0x0000 0000" description="wkup control spare register bits R" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_CONTROL_SPARE_R_C0" acronym="CONTROL_WKUP_CONTROL_SPARE_R_C0" offset="0x5C0" width="32" description="WKUP control spare RC Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="WKUP_CONTROL_SPARE_R_C0" width="1" begin="31" end="31" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C1" width="1" begin="30" end="30" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C2" width="1" begin="29" end="29" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C3" width="1" begin="28" end="28" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C4" width="1" begin="27" end="27" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C5" width="1" begin="26" end="26" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C6" width="1" begin="25" end="25" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WKUP_CONTROL_SPARE_R_C7" width="1" begin="24" end="24" resetval="0" description="wkup control spare register bits RC" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0x00 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_2" acronym="CONTROL_EFUSE_2" offset="0x5CC" width="32" description="EFUSE compensation 2. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N5" width="1" begin="31" end="31" resetval="0" description="control_ddrdiff_ptv_south_side_n5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N4" width="1" begin="30" end="30" resetval="0" description="control_ddrdiff_ptv_south_side_n4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N3" width="1" begin="29" end="29" resetval="0" description="control_ddrdiff_ptv_south_side_n3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N2" width="1" begin="28" end="28" resetval="0" description="control_ddrdiff_ptv_south_side_n2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N1" width="1" begin="27" end="27" resetval="0" description="control_ddrdiff_ptv_south_side_n1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N0" width="1" begin="26" end="26" resetval="0" description="control_ddrdiff_ptv_south_side_n0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P5" width="1" begin="25" end="25" resetval="0" description="control_ddrdiff_ptv_south_side_p5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P4" width="1" begin="24" end="24" resetval="0" description="control_ddrdiff_ptv_south_side_p4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P3" width="1" begin="23" end="23" resetval="0" description="control_ddrdiff_ptv_south_side_p3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P2" width="1" begin="22" end="22" resetval="0" description="control_ddrdiff_ptv_south_side_p2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P1" width="1" begin="21" end="21" resetval="0" description="control_ddrdiff_ptv_south_side_p1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P0" width="1" begin="20" end="20" resetval="0" description="control_ddrdiff_ptv_south_side_p0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_south_side_p0" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N5" width="1" begin="19" end="19" resetval="0" description="control_ddrdiff_ptv_west_side_n5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N4" width="1" begin="18" end="18" resetval="0" description="control_ddrdiff_ptv_west_side_n4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N3" width="1" begin="17" end="17" resetval="0" description="control_ddrdiff_ptv_west_side_n3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N2" width="1" begin="16" end="16" resetval="0" description="control_ddrdiff_ptv_west_side_n2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N1" width="1" begin="15" end="15" resetval="0" description="control_ddrdiff_ptv_west_side_n1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N0" width="1" begin="14" end="14" resetval="0" description="control_ddrdiff_ptv_west_side_n0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P5" width="1" begin="13" end="13" resetval="0" description="control_ddrdiff_ptv_west_side_p5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P4" width="1" begin="12" end="12" resetval="0" description="control_ddrdiff_ptv_west_side_p4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P3" width="1" begin="11" end="11" resetval="0" description="control_ddrdiff_ptv_west_side_p3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P2" width="1" begin="10" end="10" resetval="0" description="control_ddrdiff_ptv_west_side_p2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P1" width="1" begin="9" end="9" resetval="0" description="control_ddrdiff_ptv_west_side_p1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P0" width="1" begin="8" end="8" resetval="0" description="control_ddrdiff_ptv_west_side_p0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_west_side_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_3" acronym="CONTROL_EFUSE_3" offset="0x5D0" width="32" description="EFUSE compensation 3. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N5" width="1" begin="31" end="31" resetval="0" description="control_ddrse_ptv_north_side_n5 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N4" width="1" begin="30" end="30" resetval="0" description="control_ddrse_ptv_north_side_n4 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N3" width="1" begin="29" end="29" resetval="0" description="control_ddrse_ptv_north_side_n3 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N2" width="1" begin="28" end="28" resetval="0" description="control_ddrse_ptv_north_side_n2 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N1" width="1" begin="27" end="27" resetval="0" description="control_ddrse_ptv_north_side_n1 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N0" width="1" begin="26" end="26" resetval="0" description="control_ddrse_ptv_north_side_n0 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P5" width="1" begin="25" end="25" resetval="0" description="control_ddrse_ptv_north_side_p5 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P4" width="1" begin="24" end="24" resetval="0" description="control_ddrse_ptv_north_side_p4 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P3" width="1" begin="23" end="23" resetval="0" description="control_ddrse_ptv_north_side_p3 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P2" width="1" begin="22" end="22" resetval="0" description="control_ddrse_ptv_north_side_p2 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P1" width="1" begin="21" end="21" resetval="0" description="control_ddrse_ptv_north_side_p1 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P0" width="1" begin="20" end="20" resetval="0" description="control_ddrse_ptv_north_side_p0 Note that reset is exported. Its value is = pi_ddrse_ptv_north_side_p0" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N5" width="1" begin="19" end="19" resetval="0" description="control_ddrse_ptv_east_side_n5 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N4" width="1" begin="18" end="18" resetval="0" description="control_ddrse_ptv_east_side_n4 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N3" width="1" begin="17" end="17" resetval="0" description="control_ddrse_ptv_east_side_n3 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N2" width="1" begin="16" end="16" resetval="0" description="control_ddrse_ptv_east_side_n2 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N1" width="1" begin="15" end="15" resetval="0" description="control_ddrse_ptv_east_side_n1 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N0" width="1" begin="14" end="14" resetval="0" description="control_ddrse_ptv_east_side_n0 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P5" width="1" begin="13" end="13" resetval="0" description="control_ddrse_ptv_east_side_p5 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P4" width="1" begin="12" end="12" resetval="0" description="control_ddrse_ptv_east_side_p4 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P3" width="1" begin="11" end="11" resetval="0" description="control_ddrse_ptv_east_side_p3 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P2" width="1" begin="10" end="10" resetval="0" description="control_ddrse_ptv_east_side_p2 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P1" width="1" begin="9" end="9" resetval="0" description="control_ddrse_ptv_east_side_p1 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P0" width="1" begin="8" end="8" resetval="0" description="control_ddrse_ptv_east_side_p0 Note that reset is exported. Its value is = pi_ddrse_ptv_east_side_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_4" acronym="CONTROL_EFUSE_4" offset="0x5D4" width="32" description="EFUSE compensation 4. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N5" width="1" begin="31" end="31" resetval="0" description="control_ddrse_ptv_south_side_n5 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N4" width="1" begin="30" end="30" resetval="0" description="control_ddrse_ptv_south_side_n4 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N3" width="1" begin="29" end="29" resetval="0" description="control_ddrse_ptv_south_side_n3 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N2" width="1" begin="28" end="28" resetval="0" description="control_ddrse_ptv_south_side_n2 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N1" width="1" begin="27" end="27" resetval="0" description="control_ddrse_ptv_south_side_n1 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N0" width="1" begin="26" end="26" resetval="0" description="control_ddrse_ptv_south_side_n0 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P5" width="1" begin="25" end="25" resetval="0" description="control_ddrse_ptv_south_side_p5 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P4" width="1" begin="24" end="24" resetval="0" description="control_ddrse_ptv_south_side_p4 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P3" width="1" begin="23" end="23" resetval="0" description="control_ddrse_ptv_south_side_p3 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P2" width="1" begin="22" end="22" resetval="0" description="control_ddrse_ptv_south_side_p2 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P1" width="1" begin="21" end="21" resetval="0" description="control_ddrse_ptv_south_side_p1 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P0" width="1" begin="20" end="20" resetval="0" description="control_ddrse_ptv_south_side_p0 Note that reset is exported. Its value is = pi_ddrse_ptv_south_side_p0" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N5" width="1" begin="19" end="19" resetval="0" description="control_ddrse_ptv_west_side_n5 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N4" width="1" begin="18" end="18" resetval="0" description="control_ddrse_ptv_west_side_n4 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N3" width="1" begin="17" end="17" resetval="0" description="control_ddrse_ptv_west_side_n3 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N2" width="1" begin="16" end="16" resetval="0" description="control_ddrse_ptv_west_side_n2 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N1" width="1" begin="15" end="15" resetval="0" description="control_ddrse_ptv_west_side_n1 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N0" width="1" begin="14" end="14" resetval="0" description="control_ddrse_ptv_west_side_n0 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P5" width="1" begin="13" end="13" resetval="0" description="control_ddrse_ptv_west_side_p5 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P4" width="1" begin="12" end="12" resetval="0" description="control_ddrse_ptv_west_side_p4 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P3" width="1" begin="11" end="11" resetval="0" description="control_ddrse_ptv_west_side_p3 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P2" width="1" begin="10" end="10" resetval="0" description="control_ddrse_ptv_west_side_p2 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P1" width="1" begin="9" end="9" resetval="0" description="control_ddrse_ptv_west_side_p1 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P0" width="1" begin="8" end="8" resetval="0" description="control_ddrse_ptv_west_side_p0 Note that reset is exported. Its value is = pi_ddrse_ptv_west_side_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_5" acronym="CONTROL_EFUSE_5" offset="0x5D8" width="32" description="EFUSE compensation 5. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_north_side_1v2_n9 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_north_side_1v2_n8 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_north_side_1v2_n7 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_north_side_1v2_n6 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_north_side_1v2_n5 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_north_side_1v2_n4 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_north_side_1v2_n3 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_north_side_1v2_n2 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_north_side_1v2_n1 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_north_side_1v2_n0 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_north_side_1v2_p9 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_north_side_1v2_p8 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_north_side_1v2_p7 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_north_side_1v2_p6 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_north_side_1v2_p5 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_north_side_1v2_p4 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_north_side_1v2_p3 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_north_side_1v2_p2 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_north_side_1v2_p1 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V2_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_north_side_1v2_p0 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v2_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_6" acronym="CONTROL_EFUSE_6" offset="0x5DC" width="32" description="EFUSE compensation 6. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_east_side_1v2_n9 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_east_side_1v2_n8 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_east_side_1v2_n7 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_east_side_1v2_n6 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_east_side_1v2_n5 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_east_side_1v2_n4 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_east_side_1v2_n3 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_east_side_1v2_n2 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_east_side_1v2_n1 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_east_side_1v2_n0 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_east_side_1v2_p9 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_east_side_1v2_p8 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_east_side_1v2_p7 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_east_side_1v2_p6 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_east_side_1v2_p5 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_east_side_1v2_p4 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_east_side_1v2_p3 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_east_side_1v2_p2 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_east_side_1v2_p1 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V2_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_east_side_1v2_p0 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v2_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_7" acronym="CONTROL_EFUSE_7" offset="0x5E0" width="32" description="EFUSE compensation 7. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_south_side_1v2_n9 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_south_side_1v2_n8 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_south_side_1v2_n7 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_south_side_1v2_n6 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_south_side_1v2_n5 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_south_side_1v2_n4 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_south_side_1v2_n3 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_south_side_1v2_n2 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_south_side_1v2_n1 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_south_side_1v2_n0 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_south_side_1v2_p9 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_south_side_1v2_p8 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_south_side_1v2_p7 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_south_side_1v2_p6 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_south_side_1v2_p5 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_south_side_1v2_p4 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_south_side_1v2_p3 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_south_side_1v2_p2 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_south_side_1v2_p1 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_SOUTH_SIDE_1V2_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_south_side_1v2_p0 Note that reset is exported. Its value is = pi_smartio_ptv_south_side_1v2_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_8" acronym="CONTROL_EFUSE_8" offset="0x5E4" width="32" description="EFUSE compensation 8. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_west_side_1v2_n9 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_west_side_1v2_n8 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_west_side_1v2_n7 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_west_side_1v2_n6 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_west_side_1v2_n5 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_west_side_1v2_n4 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_west_side_1v2_n3 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_west_side_1v2_n2 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_west_side_1v2_n1 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_west_side_1v2_n0 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_west_side_1v2_p9 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_west_side_1v2_p8 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_west_side_1v2_p7 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_west_side_1v2_p6 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_west_side_1v2_p5 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_west_side_1v2_p4 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_west_side_1v2_p3 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_west_side_1v2_p2 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_west_side_1v2_p1 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V2_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_west_side_1v2_p0 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v2_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_9" acronym="CONTROL_EFUSE_9" offset="0x5E8" width="32" description="EFUSE compensation 9. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_north_side_1v8_n9 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_north_side_1v8_n8 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_north_side_1v8_n7 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_north_side_1v8_n6 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_north_side_1v8_n5 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_north_side_1v8_n4 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_north_side_1v8_n3 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_north_side_1v8_n2 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_north_side_1v8_n1 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_north_side_1v8_n0 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_north_side_1v8_p9 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_north_side_1v8_p8 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_north_side_1v8_p7 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_north_side_1v8_p6 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_north_side_1v8_p5 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_north_side_1v8_p4 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_north_side_1v8_p3 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_north_side_1v8_p2 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_north_side_1v8_p1 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_NORTH_SIDE_1V8_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_north_side_1v8_p0 Note that reset is exported. Its value is = pi_smartio_ptv_north_side_1v8_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_10" acronym="CONTROL_EFUSE_10" offset="0x5EC" width="32" description="EFUSE compensation 10. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_east_side_1v8_n9 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_east_side_1v8_n8 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_east_side_1v8_n7 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_east_side_1v8_n6 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_east_side_1v8_n5 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_east_side_1v8_n4 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_east_side_1v8_n3 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_east_side_1v8_n2 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_east_side_1v8_n1 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_east_side_1v8_n0 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_east_side_1v8_p9 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_east_side_1v8_p8 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_east_side_1v8_p7 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_east_side_1v8_p6 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_east_side_1v8_p5 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_east_side_1v8_p4 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_east_side_1v8_p3 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_east_side_1v8_p2 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_east_side_1v8_p1 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_EAST_SIDE_1V8_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_east_side_1v8_p0 Note that reset is exported. Its value is = pi_smartio_ptv_east_side_1v8_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_1" acronym="CONTROL_EFUSE_1" offset="0x5F0" width="32" description="EFUSE compensation 1. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N5" width="1" begin="31" end="31" resetval="0" description="control_ddrdiff_ptv_north_side_n5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N4" width="1" begin="30" end="30" resetval="0" description="control_ddrdiff_ptv_north_side_n4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N3" width="1" begin="29" end="29" resetval="0" description="control_ddrdiff_ptv_north_side_n3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N2" width="1" begin="28" end="28" resetval="0" description="control_ddrdiff_ptv_north_side_n2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N1" width="1" begin="27" end="27" resetval="0" description="control_ddrdiff_ptv_north_side_n1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N0" width="1" begin="26" end="26" resetval="0" description="control_ddrdiff_ptv_north_side_n0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P5" width="1" begin="25" end="25" resetval="0" description="control_ddrdiff_ptv_north_side_p5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P4" width="1" begin="24" end="24" resetval="0" description="control_ddrdiff_ptv_north_side_p4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P3" width="1" begin="23" end="23" resetval="0" description="control_ddrdiff_ptv_north_side_p3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P2" width="1" begin="22" end="22" resetval="0" description="control_ddrdiff_ptv_north_side_p2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P1" width="1" begin="21" end="21" resetval="0" description="control_ddrdiff_ptv_north_side_p1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P0" width="1" begin="20" end="20" resetval="0" description="control_ddrdiff_ptv_north_side_p0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_north_side_p0" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N5" width="1" begin="19" end="19" resetval="0" description="control_ddrdiff_ptv_east_side_n5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_n5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N4" width="1" begin="18" end="18" resetval="0" description="control_ddrdiff_ptv_east_side_n4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_n4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N3" width="1" begin="17" end="17" resetval="0" description="control_ddrdiff_ptv_east_side_n3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_n3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N2" width="1" begin="16" end="16" resetval="0" description="control_ddrdiff_ptv_east_side_n2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_n2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N1" width="1" begin="15" end="15" resetval="0" description="control_ddrdiff_ptv_east_side_n1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_n1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N0" width="1" begin="14" end="14" resetval="0" description="control_ddrdiff_ptv_east_side_n0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_n0" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P5" width="1" begin="13" end="13" resetval="0" description="control_ddrdiff_ptv_east_side_p5 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_p5" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P4" width="1" begin="12" end="12" resetval="0" description="control_ddrdiff_ptv_east_side_p4 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_p4" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P3" width="1" begin="11" end="11" resetval="0" description="control_ddrdiff_ptv_east_side_p3 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_p3" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P2" width="1" begin="10" end="10" resetval="0" description="control_ddrdiff_ptv_east_side_p2 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_p2" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P1" width="1" begin="9" end="9" resetval="0" description="control_ddrdiff_ptv_east_side_p1 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_p1" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P0" width="1" begin="8" end="8" resetval="0" description="control_ddrdiff_ptv_east_side_p0 Note that reset is exported. Its value is = pi_ddrdiff_ptv_east_side_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_12" acronym="CONTROL_EFUSE_12" offset="0x5F4" width="32" description="EFUSE compensation 12. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N9" width="1" begin="31" end="31" resetval="0" description="control_smartio_ptv_west_side_1v8_n9 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N8" width="1" begin="30" end="30" resetval="0" description="control_smartio_ptv_west_side_1v8_n8 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N7" width="1" begin="29" end="29" resetval="0" description="control_smartio_ptv_west_side_1v8_n7 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N6" width="1" begin="28" end="28" resetval="0" description="control_smartio_ptv_west_side_1v8_n6 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N5" width="1" begin="27" end="27" resetval="0" description="control_smartio_ptv_west_side_1v8_n5 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N4" width="1" begin="26" end="26" resetval="0" description="control_smartio_ptv_west_side_1v8_n4 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N3" width="1" begin="25" end="25" resetval="0" description="control_smartio_ptv_west_side_1v8_n3 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N2" width="1" begin="24" end="24" resetval="0" description="control_smartio_ptv_west_side_1v8_n2 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N1" width="1" begin="23" end="23" resetval="0" description="control_smartio_ptv_west_side_1v8_n1 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_N0" width="1" begin="22" end="22" resetval="0" description="control_smartio_ptv_west_side_1v8_n0 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_n0" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P9" width="1" begin="21" end="21" resetval="0" description="control_smartio_ptv_west_side_1v8_p9 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p9" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P8" width="1" begin="20" end="20" resetval="0" description="control_smartio_ptv_west_side_1v8_p8 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p8" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P7" width="1" begin="19" end="19" resetval="0" description="control_smartio_ptv_west_side_1v8_p7 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p7" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P6" width="1" begin="18" end="18" resetval="0" description="control_smartio_ptv_west_side_1v8_p6 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p6" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P5" width="1" begin="17" end="17" resetval="0" description="control_smartio_ptv_west_side_1v8_p5 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p5" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P4" width="1" begin="16" end="16" resetval="0" description="control_smartio_ptv_west_side_1v8_p4 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p4" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P3" width="1" begin="15" end="15" resetval="0" description="control_smartio_ptv_west_side_1v8_p3 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p3" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P2" width="1" begin="14" end="14" resetval="0" description="control_smartio_ptv_west_side_1v8_p2 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p2" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P1" width="1" begin="13" end="13" resetval="0" description="control_smartio_ptv_west_side_1v8_p1 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p1" range="" rwaccess="RW"/>
    <bitfield id="SMARTIO_PTV_WEST_SIDE_1V8_P0" width="1" begin="12" end="12" resetval="0" description="control_smartio_ptv_west_side_1v8_p0 Note that reset is exported. Its value is = pi_smartio_ptv_west_side_1v8_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EFUSE_13" acronym="CONTROL_EFUSE_13" offset="0x5F8" width="32" description="EFUSE compensation 13. Since reset value is exported, at the time of control module generation, reset value is not known. Using 0 as default Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SDIO1833_PTV_N5" width="1" begin="31" end="31" resetval="0" description="control_sdio1833_ptv_n5 Note that reset is exported. Its value is = pi_sdio1833_ptv_n5" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N4" width="1" begin="30" end="30" resetval="0" description="control_sdio1833_ptv_n4 Note that reset is exported. Its value is = pi_sdio1833_ptv_n4" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N3" width="1" begin="29" end="29" resetval="0" description="control_sdio1833_ptv_n3 Note that reset is exported. Its value is = pi_sdio1833_ptv_n3" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N2" width="1" begin="28" end="28" resetval="0" description="control_sdio1833_ptv_n2 Note that reset is exported. Its value is = pi_sdio1833_ptv_n2" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N1" width="1" begin="27" end="27" resetval="0" description="control_sdio1833_ptv_n1 Note that reset is exported. Its value is = pi_sdio1833_ptv_n1" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N0" width="1" begin="26" end="26" resetval="0" description="control_sdio1833_ptv_n0 Note that reset is exported. Its value is = pi_sdio1833_ptv_n0" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P5" width="1" begin="25" end="25" resetval="0" description="control_sdio1833_ptv_p5 Note that reset is exported. Its value is = pi_sdio1833_ptv_p5" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P4" width="1" begin="24" end="24" resetval="0" description="control_sdio1833_ptv_p4 Note that reset is exported. Its value is = pi_sdio1833_ptv_p4" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P3" width="1" begin="23" end="23" resetval="0" description="control_sdio1833_ptv_p3 Note that reset is exported. Its value is = pi_sdio1833_ptv_p3" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P2" width="1" begin="22" end="22" resetval="0" description="control_sdio1833_ptv_p2 Note that reset is exported. Its value is = pi_sdio1833_ptv_p2" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P1" width="1" begin="21" end="21" resetval="0" description="control_sdio1833_ptv_p1 Note that reset is exported. Its value is = pi_sdio1833_ptv_p1" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P0" width="1" begin="20" end="20" resetval="0" description="control_sdio1833_ptv_p0 Note that reset is exported. Its value is = pi_sdio1833_ptv_p0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="19" end="0" resetval="0x0 0000" description="" range="" rwaccess="R"/>
  </register>
</module>
