$date
	Sun Oct 23 07:08:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#528425
b1101 !
1"
#528426
b1101 &
b1101 %
1$
#528427
0"
#528430
b101000 &
b101000 %
#528434
b10100 &
b10100 %
#528438
b1010 &
b1010 %
#528442
b101 &
b101 %
#528446
b10000 &
b10000 %
#528450
b1000 &
b1000 %
#528454
b100 &
b100 %
#528458
b10 &
b10 %
#528462
b1 &
1#
b1 %
#528466
b0 &
b0 %
0#
0$
#1547492
b111 !
1"
#1547494
b111 &
b111 %
1$
#1547495
0"
#1547498
b10110 &
b10110 %
#1547502
b1011 &
b1011 %
#1547506
b100010 &
b100010 %
#1547510
b10001 &
b10001 %
#1547514
b110100 &
b110100 %
#1547518
b11010 &
b11010 %
#1547522
b1101 &
b1101 %
#1547526
b101000 &
b101000 %
#1547530
b10100 &
b10100 %
#1547534
b1010 &
b1010 %
#1547538
b101 &
b101 %
#1547542
b10000 &
b10000 %
#1547546
b1000 &
b1000 %
#1547550
b100 &
b100 %
#1547554
b10 &
b10 %
#1547558
b1 &
1#
b1 %
#1547562
b0 &
b0 %
0#
0$
#2533230
b10101 &
b10101 %
1$
b10101 !
1"
#2533231
0"
#2533234
b1000000 &
b1000000 %
#2533238
b100000 &
b100000 %
#2533242
b10000 &
b10000 %
#2533246
b1000 &
b1000 %
#2533250
b100 &
b100 %
#2533254
b10 &
b10 %
#2533258
b1 &
b1 %
1#
#2533262
b0 &
0#
b0 %
0$
#4500012
