[13:51:56.966] <TB1>     INFO: *** Welcome to pxar ***
[13:51:56.966] <TB1>     INFO: *** Today: 2016/10/27
[13:51:56.973] <TB1>     INFO: *** Version: 47bc-dirty
[13:51:56.973] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:56.974] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:56.974] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:56.974] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:57.048] <TB1>     INFO:         clk: 4
[13:51:57.048] <TB1>     INFO:         ctr: 4
[13:51:57.048] <TB1>     INFO:         sda: 19
[13:51:57.048] <TB1>     INFO:         tin: 9
[13:51:57.048] <TB1>     INFO:         level: 15
[13:51:57.048] <TB1>     INFO:         triggerdelay: 0
[13:51:57.048] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:57.048] <TB1>     INFO: Log level: DEBUG
[13:51:57.056] <TB1>     INFO: Found DTB DTB_WRECOM
[13:51:57.066] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:51:57.069] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:51:57.071] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:58.624] <TB1>     INFO: DUT info: 
[13:51:58.624] <TB1>     INFO: The DUT currently contains the following objects:
[13:51:58.624] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:58.624] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:58.624] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:58.624] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:58.624] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.624] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:58.625] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:58.626] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:58.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:58.631] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29515776
[13:51:58.631] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f88310
[13:51:58.631] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1efa770
[13:51:58.631] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0c21d94010
[13:51:58.631] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0c27fff510
[13:51:58.631] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29581312 fPxarMemory = 0x7f0c21d94010
[13:51:58.632] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[13:51:58.633] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:51:58.633] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 17.0 C
[13:51:58.633] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:59.034] <TB1>     INFO: enter 'restricted' command line mode
[13:51:59.034] <TB1>     INFO: enter test to run
[13:51:59.034] <TB1>     INFO:   test: FPIXTest no parameter change
[13:51:59.034] <TB1>     INFO:   running: fpixtest
[13:51:59.034] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:59.037] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:59.037] <TB1>     INFO: ######################################################################
[13:51:59.037] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:51:59.037] <TB1>     INFO: ######################################################################
[13:51:59.040] <TB1>     INFO: ######################################################################
[13:51:59.040] <TB1>     INFO: PixTestPretest::doTest()
[13:51:59.040] <TB1>     INFO: ######################################################################
[13:51:59.043] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:59.043] <TB1>     INFO:    PixTestPretest::programROC() 
[13:51:59.043] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:17.059] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:52:17.060] <TB1>     INFO: IA differences per ROC:  18.5 18.5 19.3 16.1 18.5 17.7 18.5 19.3 19.3 20.9 20.1 18.5 19.3 20.1 17.7 18.5
[13:52:17.127] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:17.127] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:52:17.127] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:18.380] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:52:18.882] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:52:19.383] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:52:19.885] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:52:20.387] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:52:20.888] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:52:21.390] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:52:21.892] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:52:22.394] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:52:22.895] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:52:23.397] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:52:23.899] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:52:24.400] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:52:24.902] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:52:25.404] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:52:25.906] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:52:26.159] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:52:26.159] <TB1>     INFO: Test took 9035 ms.
[13:52:26.159] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:52:26.190] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:26.190] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:26.190] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:26.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:52:26.394] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[13:52:26.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:52:26.597] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[13:52:26.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 24.6688 mA
[13:52:26.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  78 Ia 23.0687 mA
[13:52:26.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 25.4688 mA
[13:52:26.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  76 Ia 23.0687 mA
[13:52:27.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  82 Ia 24.6688 mA
[13:52:27.201] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  79 Ia 23.8687 mA
[13:52:27.302] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[13:52:27.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[13:52:27.505] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 20.6688 mA
[13:52:27.606] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  98 Ia 24.6688 mA
[13:52:27.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  95 Ia 24.6688 mA
[13:52:27.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  92 Ia 23.0687 mA
[13:52:27.908] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  98 Ia 24.6688 mA
[13:52:28.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  95 Ia 24.6688 mA
[13:52:28.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  92 Ia 23.8687 mA
[13:52:28.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[13:52:28.311] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 25.4688 mA
[13:52:28.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.0687 mA
[13:52:28.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 24.6688 mA
[13:52:28.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.8687 mA
[13:52:28.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:52:28.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[13:52:28.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[13:52:29.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:52:29.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[13:52:29.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[13:52:29.322] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[13:52:29.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[13:52:29.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[13:52:29.626] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  70 Ia 23.8687 mA
[13:52:29.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.6688 mA
[13:52:29.828] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.8687 mA
[13:52:29.930] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[13:52:30.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[13:52:30.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8687 mA
[13:52:30.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:52:30.333] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 25.4688 mA
[13:52:30.434] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.0687 mA
[13:52:30.535] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 25.4688 mA
[13:52:30.635] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  74 Ia 23.0687 mA
[13:52:30.736] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 23.8687 mA
[13:52:30.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[13:52:30.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[13:52:31.040] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[13:52:31.141] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.6688 mA
[13:52:31.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 23.8687 mA
[13:52:31.344] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:52:31.445] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 25.4688 mA
[13:52:31.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.0687 mA
[13:52:31.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6688 mA
[13:52:31.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.8687 mA
[13:52:31.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:52:31.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[13:52:31.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[13:52:31.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  92
[13:52:31.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[13:52:31.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:52:31.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:52:31.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:52:31.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:52:31.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  70
[13:52:31.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[13:52:31.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[13:52:31.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:52:31.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  75
[13:52:31.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[13:52:31.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  79
[13:52:33.607] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[13:52:33.607] <TB1>     INFO: i(loss) [mA/ROC]:     18.4  18.4  19.3  19.3  19.3  18.4  19.3  19.3  19.3  18.4  18.4  19.3  20.1  19.3  19.3  19.3
[13:52:33.644] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:33.645] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:33.645] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:33.781] <TB1>     INFO: Expecting 231680 events.
[13:52:41.900] <TB1>     INFO: 231680 events read in total (7402ms).
[13:52:42.042] <TB1>     INFO: Test took 8394ms.
[13:52:42.242] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 72 and Delta(CalDel) = 64
[13:52:42.245] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:52:42.249] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:52:42.252] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 57
[13:52:42.255] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:52:42.259] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:52:42.262] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:52:42.266] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:52:42.270] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:52:42.273] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 101 and Delta(CalDel) = 62
[13:52:42.277] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 101 and Delta(CalDel) = 63
[13:52:42.281] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:52:42.284] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:52:42.288] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 80 and Delta(CalDel) = 64
[13:52:42.291] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:52:42.295] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 59
[13:52:42.337] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:52:42.369] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:42.369] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:52:42.369] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:42.506] <TB1>     INFO: Expecting 231680 events.
[13:52:50.544] <TB1>     INFO: 231680 events read in total (7323ms).
[13:52:50.548] <TB1>     INFO: Test took 8175ms.
[13:52:50.570] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[13:52:50.891] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[13:52:50.895] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:52:50.898] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[13:52:50.902] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31
[13:52:50.905] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:52:50.909] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 30.5
[13:52:50.912] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31
[13:52:50.915] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:52:50.919] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:52:50.922] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:52:50.926] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[13:52:50.929] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30.5
[13:52:50.933] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[13:52:50.936] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:52:50.940] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[13:52:50.975] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:52:50.975] <TB1>     INFO: CalDel:      145   147   137   127   153   139   146   154   146   140   145   124   147   145   144   132
[13:52:50.975] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:52:50.979] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C0.dat
[13:52:50.979] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C1.dat
[13:52:50.979] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C2.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C3.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C4.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C5.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C6.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C7.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C8.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C9.dat
[13:52:50.980] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C10.dat
[13:52:50.981] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C11.dat
[13:52:50.981] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C12.dat
[13:52:50.981] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C13.dat
[13:52:50.981] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C14.dat
[13:52:50.981] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:50.981] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:50.981] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:50.981] <TB1>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:52:50.981] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:52:51.072] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:52:51.072] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:52:51.072] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:52:51.072] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:52:51.075] <TB1>     INFO: ######################################################################
[13:52:51.075] <TB1>     INFO: PixTestTiming::doTest()
[13:52:51.075] <TB1>     INFO: ######################################################################
[13:52:51.075] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:51.075] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:52:51.075] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:51.076] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:52.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:55.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:57.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:59.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:02.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:04.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:06.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:08.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:10.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:12.675] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:14.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:17.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:19.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:21.767] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:24.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:26.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:27.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:53:29.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:53:30.878] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:32.398] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:33.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:35.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:36.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:38.479] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:39.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:43.399] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:46.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:50.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:53.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:56.997] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:00.397] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:03.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:05.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:54:06.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:54:08.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:54:09.877] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:54:11.398] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:54:12.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:14.438] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:15.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:18.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:20.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:22.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:25.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:27.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:29.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:31.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:34.146] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:36.419] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:38.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:40.965] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:43.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:45.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:47.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:50.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:52.331] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:54.605] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:56.878] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:59.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:55:01.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:55:03.697] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:55:05.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:55:08.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:55:10.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:12.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:15.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:17.337] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:19.610] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:21.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:24.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:26.429] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:28.702] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:30.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:32.495] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:34.768] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:37.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:39.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:41.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:43.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:46.134] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:49.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:55.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:56:00.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:56:05.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:56:11.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:56:16.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:56:21.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:56:26.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:39.289] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:40.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:42.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:43.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:45.367] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:46.886] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:48.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:49.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:01.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:13.994] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:57:26.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:57:38.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:50.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:02.852] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:15.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:27.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:30.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:32.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:34.549] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:36.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:58:39.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:58:41.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:58:43.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:58:45.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:58:48.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:50.462] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:52.735] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:58:55.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:58:57.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:58:59.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:01.829] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:04.102] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:06.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:08.648] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:10.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:13.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:15.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:17.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:20.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:22.672] <TB1>     INFO: TBM Phase Settings: 240
[13:59:22.672] <TB1>     INFO: 400MHz Phase: 4
[13:59:22.672] <TB1>     INFO: 160MHz Phase: 7
[13:59:22.672] <TB1>     INFO: Functional Phase Area: 5
[13:59:22.675] <TB1>     INFO: Test took 391600 ms.
[13:59:22.675] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:59:22.675] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:22.675] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:59:22.675] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:22.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:59:25.697] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:59:27.593] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:59:29.488] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:59:31.384] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:59:33.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:59:35.175] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:59:37.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:59:40.845] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:59:46.127] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:59:51.408] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:59:56.690] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:00:01.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:00:07.252] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:00:12.534] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:00:17.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:00:23.096] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:00:24.616] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:00:26.137] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:00:28.410] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:00:30.683] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:32.956] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:35.229] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:37.502] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:00:39.022] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:00:40.542] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:00:42.062] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:00:44.336] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:00:46.609] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:00:48.882] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:00:51.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:00:53.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:00:54.948] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:56.469] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:57.989] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:01:00.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:01:02.535] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:01:04.808] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:01:07.081] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:01:09.354] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:01:10.875] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:01:12.395] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:01:13.916] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:01:16.189] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:01:18.462] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:01:20.735] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:01:23.008] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:01:25.281] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:26.801] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:28.322] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:29.842] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:32.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:34.388] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:36.661] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:01:38.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:01:41.208] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:01:42.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:01:44.248] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:45.767] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:48.040] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:50.313] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:52.587] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:54.860] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:57.134] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:59.037] <TB1>     INFO: ROC Delay Settings: 228
[14:01:59.037] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:59.037] <TB1>     INFO: ROC Port 0 Delay: 4
[14:01:59.037] <TB1>     INFO: ROC Port 1 Delay: 4
[14:01:59.037] <TB1>     INFO: Functional ROC Area: 5
[14:01:59.041] <TB1>     INFO: Test took 156366 ms.
[14:01:59.041] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:59.041] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:59.041] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:01:59.041] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:00.179] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4348 4348 4349 4349 4348 4348 4349 4349 e062 c000 a101 8000 4348 4348 4349 4348 4348 4348 4349 4349 e062 c000 
[14:02:00.179] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4348 4349 4348 4349 4348 4349 4348 4349 e022 c000 a102 8040 4348 4349 4348 4348 4348 4349 4348 4349 e022 c000 
[14:02:00.179] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4348 4348 4348 4348 4348 4348 4348 4348 e022 c000 a103 80b1 4348 4348 4348 4348 4348 4348 4348 4348 e022 c000 
[14:02:00.179] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:02:14.419] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:14.420] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:28.356] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:28.356] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:42.451] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:42.451] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:56.633] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:56.633] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:03:10.627] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:10.627] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:24.786] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:24.786] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:38.749] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:38.749] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:52.718] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:52.718] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:04:06.748] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:06.749] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:04:20.738] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:21.120] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:21.142] <TB1>     INFO: Decoding statistics:
[14:04:21.142] <TB1>     INFO:   General information:
[14:04:21.142] <TB1>     INFO: 	 16bit words read:         240000000
[14:04:21.142] <TB1>     INFO: 	 valid events total:       20000000
[14:04:21.142] <TB1>     INFO: 	 empty events:             20000000
[14:04:21.142] <TB1>     INFO: 	 valid events with pixels: 0
[14:04:21.142] <TB1>     INFO: 	 valid pixel hits:         0
[14:04:21.142] <TB1>     INFO:   Event errors: 	           0
[14:04:21.142] <TB1>     INFO: 	 start marker:             0
[14:04:21.142] <TB1>     INFO: 	 stop marker:              0
[14:04:21.142] <TB1>     INFO: 	 overflow:                 0
[14:04:21.142] <TB1>     INFO: 	 invalid 5bit words:       0
[14:04:21.142] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:04:21.142] <TB1>     INFO:   TBM errors: 		           0
[14:04:21.142] <TB1>     INFO: 	 flawed TBM headers:       0
[14:04:21.142] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:04:21.142] <TB1>     INFO: 	 event ID mismatches:      0
[14:04:21.142] <TB1>     INFO:   ROC errors: 		           0
[14:04:21.142] <TB1>     INFO: 	 missing ROC header(s):    0
[14:04:21.142] <TB1>     INFO: 	 misplaced readback start: 0
[14:04:21.142] <TB1>     INFO:   Pixel decoding errors:	   0
[14:04:21.142] <TB1>     INFO: 	 pixel data incomplete:    0
[14:04:21.142] <TB1>     INFO: 	 pixel address:            0
[14:04:21.142] <TB1>     INFO: 	 pulse height fill bit:    0
[14:04:21.142] <TB1>     INFO: 	 buffer corruption:        0
[14:04:21.142] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.142] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:04:21.142] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.142] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.142] <TB1>     INFO:    Read back bit status: 1
[14:04:21.142] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.142] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.142] <TB1>     INFO:    Timings are good!
[14:04:21.142] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.142] <TB1>     INFO: Test took 142101 ms.
[14:04:21.142] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:04:21.143] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:21.143] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:21.143] <TB1>     INFO: PixTestTiming::doTest took 690071 ms.
[14:04:21.143] <TB1>     INFO: PixTestTiming::doTest() done
[14:04:21.143] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:04:21.143] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:04:21.143] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:04:21.143] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:04:21.143] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:04:21.144] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:04:21.144] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:21.487] <TB1>     INFO: ######################################################################
[14:04:21.487] <TB1>     INFO: PixTestAlive::doTest()
[14:04:21.487] <TB1>     INFO: ######################################################################
[14:04:21.490] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.490] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:21.490] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:21.491] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:21.836] <TB1>     INFO: Expecting 41600 events.
[14:04:25.902] <TB1>     INFO: 41600 events read in total (3351ms).
[14:04:25.903] <TB1>     INFO: Test took 4412ms.
[14:04:25.910] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:25.910] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:04:25.910] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:26.286] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:04:26.286] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    5    0    0    0    0    0    0
[14:04:26.286] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    5    0    0    0    0    0    0
[14:04:26.289] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:26.289] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:26.289] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:26.290] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:26.633] <TB1>     INFO: Expecting 41600 events.
[14:04:29.581] <TB1>     INFO: 41600 events read in total (2233ms).
[14:04:29.582] <TB1>     INFO: Test took 3292ms.
[14:04:29.582] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:29.582] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:29.582] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:29.582] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:29.988] <TB1>     INFO: PixTestAlive::maskTest() done
[14:04:29.988] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:29.991] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:29.992] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:29.992] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:29.993] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:30.338] <TB1>     INFO: Expecting 41600 events.
[14:04:34.299] <TB1>     INFO: 41600 events read in total (3246ms).
[14:04:34.300] <TB1>     INFO: Test took 4307ms.
[14:04:34.308] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:34.308] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:04:34.308] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:34.685] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:34.685] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:34.685] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:34.685] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:04:34.693] <TB1>     INFO: ######################################################################
[14:04:34.693] <TB1>     INFO: PixTestTrim::doTest()
[14:04:34.693] <TB1>     INFO: ######################################################################
[14:04:34.696] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:34.696] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:34.696] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:34.772] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:34.772] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:34.785] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:34.785] <TB1>     INFO:     run 1 of 1
[14:04:34.785] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:35.128] <TB1>     INFO: Expecting 5025280 events.
[14:05:19.531] <TB1>     INFO: 1388536 events read in total (43688ms).
[14:06:01.878] <TB1>     INFO: 2760576 events read in total (86035ms).
[14:06:45.558] <TB1>     INFO: 4144264 events read in total (129716ms).
[14:07:13.368] <TB1>     INFO: 5025280 events read in total (157525ms).
[14:07:13.416] <TB1>     INFO: Test took 158631ms.
[14:07:13.478] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:13.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:14.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:16.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:17.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:18.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:20.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:21.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:22.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:24.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:25.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:27.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:28.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:29.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:31.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:32.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:33.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:35.071] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235245568
[14:07:35.074] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5942 minThrLimit = 88.5547 minThrNLimit = 113.236 -> result = 88.5942 -> 88
[14:07:35.075] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1414 minThrLimit = 88.0496 minThrNLimit = 113.073 -> result = 88.1414 -> 88
[14:07:35.075] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0931 minThrLimit = 88.0276 minThrNLimit = 108.741 -> result = 88.0931 -> 88
[14:07:35.076] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9283 minThrLimit = 88.8758 minThrNLimit = 115.509 -> result = 88.9283 -> 88
[14:07:35.076] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0761 minThrLimit = 98.0589 minThrNLimit = 120.933 -> result = 98.0761 -> 98
[14:07:35.076] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8361 minThrLimit = 83.828 minThrNLimit = 104.94 -> result = 83.8361 -> 83
[14:07:35.077] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.222 minThrLimit = 94.1655 minThrNLimit = 117.534 -> result = 94.222 -> 94
[14:07:35.077] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.513 minThrLimit = 98.4951 minThrNLimit = 124.212 -> result = 98.513 -> 98
[14:07:35.078] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.994 minThrLimit = 86.9352 minThrNLimit = 114.564 -> result = 86.994 -> 86
[14:07:35.078] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.596 minThrLimit = 100.553 minThrNLimit = 123.046 -> result = 100.596 -> 100
[14:07:35.078] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5118 minThrLimit = 95.4671 minThrNLimit = 114.803 -> result = 95.5118 -> 95
[14:07:35.079] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0461 minThrLimit = 92.0304 minThrNLimit = 114.108 -> result = 92.0461 -> 92
[14:07:35.079] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7151 minThrLimit = 90.6975 minThrNLimit = 113.445 -> result = 90.7151 -> 90
[14:07:35.080] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5502 minThrLimit = 86.5466 minThrNLimit = 117.37 -> result = 86.5502 -> 86
[14:07:35.080] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4217 minThrLimit = 80.4086 minThrNLimit = 107.833 -> result = 80.4217 -> 80
[14:07:35.080] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4246 minThrLimit = 85.3979 minThrNLimit = 109.14 -> result = 85.4246 -> 85
[14:07:35.081] <TB1>     INFO: ROC 0 VthrComp = 88
[14:07:35.081] <TB1>     INFO: ROC 1 VthrComp = 88
[14:07:35.081] <TB1>     INFO: ROC 2 VthrComp = 88
[14:07:35.081] <TB1>     INFO: ROC 3 VthrComp = 88
[14:07:35.081] <TB1>     INFO: ROC 4 VthrComp = 98
[14:07:35.081] <TB1>     INFO: ROC 5 VthrComp = 83
[14:07:35.081] <TB1>     INFO: ROC 6 VthrComp = 94
[14:07:35.081] <TB1>     INFO: ROC 7 VthrComp = 98
[14:07:35.082] <TB1>     INFO: ROC 8 VthrComp = 86
[14:07:35.082] <TB1>     INFO: ROC 9 VthrComp = 100
[14:07:35.082] <TB1>     INFO: ROC 10 VthrComp = 95
[14:07:35.082] <TB1>     INFO: ROC 11 VthrComp = 92
[14:07:35.083] <TB1>     INFO: ROC 12 VthrComp = 90
[14:07:35.083] <TB1>     INFO: ROC 13 VthrComp = 86
[14:07:35.083] <TB1>     INFO: ROC 14 VthrComp = 80
[14:07:35.083] <TB1>     INFO: ROC 15 VthrComp = 85
[14:07:35.083] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:35.083] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:35.094] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:35.094] <TB1>     INFO:     run 1 of 1
[14:07:35.094] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:35.437] <TB1>     INFO: Expecting 5025280 events.
[14:08:11.204] <TB1>     INFO: 885968 events read in total (35052ms).
[14:08:44.809] <TB1>     INFO: 1769336 events read in total (68657ms).
[14:09:20.061] <TB1>     INFO: 2651328 events read in total (103909ms).
[14:09:53.211] <TB1>     INFO: 3524448 events read in total (137059ms).
[14:10:28.372] <TB1>     INFO: 4393216 events read in total (172221ms).
[14:10:53.941] <TB1>     INFO: 5025280 events read in total (197789ms).
[14:10:54.011] <TB1>     INFO: Test took 198917ms.
[14:10:54.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:54.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:56.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:57.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:59.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:00.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:02.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:03.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:05.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:07.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:08.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:10.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:11.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:13.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:14.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:16.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:18.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:19.580] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252952576
[14:11:19.583] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.0666 for pixel 51/9 mean/min/max = 45.6013/34.1328/57.0697
[14:11:19.583] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.5143 for pixel 6/8 mean/min/max = 44.4013/34.0662/54.7364
[14:11:19.583] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.4699 for pixel 2/16 mean/min/max = 46.0148/33.4894/58.5401
[14:11:19.584] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1567 for pixel 40/0 mean/min/max = 45.1895/34.1308/56.2483
[14:11:19.584] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.9775 for pixel 0/35 mean/min/max = 44.2552/31.3356/57.1748
[14:11:19.584] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2568 for pixel 3/0 mean/min/max = 44.431/33.2857/55.5763
[14:11:19.584] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.8948 for pixel 2/67 mean/min/max = 45.9198/30.8369/61.0026
[14:11:19.585] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.2933 for pixel 0/62 mean/min/max = 44.2003/31.9739/56.4267
[14:11:19.585] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.5592 for pixel 5/0 mean/min/max = 44.2547/32.9363/55.5731
[14:11:19.585] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.4054 for pixel 20/1 mean/min/max = 44.8349/32.0094/57.6604
[14:11:19.586] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7745 for pixel 13/50 mean/min/max = 45.2416/33.5417/56.9414
[14:11:19.586] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.0679 for pixel 8/6 mean/min/max = 45.0893/33.0885/57.0901
[14:11:19.586] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.3131 for pixel 23/56 mean/min/max = 47.0158/33.708/60.3236
[14:11:19.587] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.5687 for pixel 51/2 mean/min/max = 42.989/32.2706/53.7075
[14:11:19.587] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.5725 for pixel 4/19 mean/min/max = 43.5634/32.8834/54.2434
[14:11:19.587] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.3305 for pixel 5/44 mean/min/max = 44.3556/32.2654/56.4457
[14:11:19.588] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:19.720] <TB1>     INFO: Expecting 411648 events.
[14:11:27.445] <TB1>     INFO: 411648 events read in total (7010ms).
[14:11:27.451] <TB1>     INFO: Expecting 411648 events.
[14:11:35.043] <TB1>     INFO: 411648 events read in total (6928ms).
[14:11:35.054] <TB1>     INFO: Expecting 411648 events.
[14:11:42.614] <TB1>     INFO: 411648 events read in total (6901ms).
[14:11:42.625] <TB1>     INFO: Expecting 411648 events.
[14:11:50.214] <TB1>     INFO: 411648 events read in total (6926ms).
[14:11:50.228] <TB1>     INFO: Expecting 411648 events.
[14:11:57.770] <TB1>     INFO: 411648 events read in total (6892ms).
[14:11:57.786] <TB1>     INFO: Expecting 411648 events.
[14:12:05.425] <TB1>     INFO: 411648 events read in total (6982ms).
[14:12:05.443] <TB1>     INFO: Expecting 411648 events.
[14:12:13.062] <TB1>     INFO: 411648 events read in total (6964ms).
[14:12:13.083] <TB1>     INFO: Expecting 411648 events.
[14:12:20.620] <TB1>     INFO: 411648 events read in total (6892ms).
[14:12:20.642] <TB1>     INFO: Expecting 411648 events.
[14:12:28.188] <TB1>     INFO: 411648 events read in total (6897ms).
[14:12:28.214] <TB1>     INFO: Expecting 411648 events.
[14:12:35.931] <TB1>     INFO: 411648 events read in total (7069ms).
[14:12:35.958] <TB1>     INFO: Expecting 411648 events.
[14:12:43.516] <TB1>     INFO: 411648 events read in total (6919ms).
[14:12:43.545] <TB1>     INFO: Expecting 411648 events.
[14:12:51.178] <TB1>     INFO: 411648 events read in total (6987ms).
[14:12:51.212] <TB1>     INFO: Expecting 411648 events.
[14:12:58.831] <TB1>     INFO: 411648 events read in total (6988ms).
[14:12:58.865] <TB1>     INFO: Expecting 411648 events.
[14:13:06.465] <TB1>     INFO: 411648 events read in total (6965ms).
[14:13:06.505] <TB1>     INFO: Expecting 411648 events.
[14:13:14.215] <TB1>     INFO: 411648 events read in total (7083ms).
[14:13:14.257] <TB1>     INFO: Expecting 411648 events.
[14:13:21.846] <TB1>     INFO: 411648 events read in total (6962ms).
[14:13:21.892] <TB1>     INFO: Test took 122304ms.
[14:13:22.389] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1946 < 35 for itrim = 100; old thr = 34.6054 ... break
[14:13:22.432] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2754 < 35 for itrim = 99; old thr = 34.0031 ... break
[14:13:22.463] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1716 < 35 for itrim = 96; old thr = 34.3277 ... break
[14:13:22.515] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4323 < 35 for itrim = 100; old thr = 34.1855 ... break
[14:13:22.543] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3752 < 35 for itrim = 100; old thr = 34.165 ... break
[14:13:22.580] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6924 < 35 for itrim = 97; old thr = 33.7343 ... break
[14:13:22.613] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4588 < 35 for itrim+1 = 116; old thr = 34.9901 ... break
[14:13:22.645] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6548 < 35 for itrim = 103; old thr = 33.84 ... break
[14:13:22.680] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.091 < 35 for itrim = 94; old thr = 32.5818 ... break
[14:13:22.716] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1713 < 35 for itrim = 99; old thr = 34.3044 ... break
[14:13:22.747] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5832 < 35 for itrim+1 = 99; old thr = 34.4687 ... break
[14:13:22.780] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0363 < 35 for itrim = 103; old thr = 34.3973 ... break
[14:13:22.818] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0566 < 35 for itrim = 117; old thr = 33.7178 ... break
[14:13:22.861] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8219 < 35 for itrim = 96; old thr = 33.8704 ... break
[14:13:22.905] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2221 < 35 for itrim+1 = 93; old thr = 34.6911 ... break
[14:13:22.941] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7776 < 35 for itrim = 99; old thr = 34.0585 ... break
[14:13:23.017] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:23.027] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:23.028] <TB1>     INFO:     run 1 of 1
[14:13:23.028] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:23.371] <TB1>     INFO: Expecting 5025280 events.
[14:13:58.905] <TB1>     INFO: 870696 events read in total (34820ms).
[14:14:31.906] <TB1>     INFO: 1739264 events read in total (67821ms).
[14:15:06.706] <TB1>     INFO: 2607072 events read in total (102621ms).
[14:15:40.316] <TB1>     INFO: 3465080 events read in total (136231ms).
[14:16:14.989] <TB1>     INFO: 4318592 events read in total (170904ms).
[14:16:42.053] <TB1>     INFO: 5025280 events read in total (197968ms).
[14:16:42.128] <TB1>     INFO: Test took 199100ms.
[14:16:42.311] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:42.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:44.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:45.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:47.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:48.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:50.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:51.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:53.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:54.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:56.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:57.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:59.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:01.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:02.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:04.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:05.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:07.287] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289722368
[14:17:07.289] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.419926 .. 54.828925
[14:17:07.364] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 64 (-1/-1) hits flags = 528 (plus default)
[14:17:07.374] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:07.374] <TB1>     INFO:     run 1 of 1
[14:17:07.374] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:07.717] <TB1>     INFO: Expecting 2129920 events.
[14:17:48.216] <TB1>     INFO: 1121112 events read in total (39784ms).
[14:18:24.086] <TB1>     INFO: 2129920 events read in total (75654ms).
[14:18:24.112] <TB1>     INFO: Test took 76738ms.
[14:18:24.162] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:24.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:25.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:26.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:27.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:28.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:29.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:30.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:31.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:32.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:33.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:34.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:35.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:36.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:38.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:39.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:41.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:42.687] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270680064
[14:18:42.797] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.153322 .. 45.098869
[14:18:42.920] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:18:42.940] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:42.940] <TB1>     INFO:     run 1 of 1
[14:18:42.940] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:43.321] <TB1>     INFO: Expecting 1597440 events.
[14:19:24.076] <TB1>     INFO: 1141232 events read in total (40040ms).
[14:19:40.664] <TB1>     INFO: 1597440 events read in total (56628ms).
[14:19:40.676] <TB1>     INFO: Test took 57736ms.
[14:19:40.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:40.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:41.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:42.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:43.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:44.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:45.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:46.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:47.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:48.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:49.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:50.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:51.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:52.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:53.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:54.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:55.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:56.215] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264400896
[14:19:56.300] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.875788 .. 42.645210
[14:19:56.376] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:19:56.386] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:56.386] <TB1>     INFO:     run 1 of 1
[14:19:56.386] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:56.732] <TB1>     INFO: Expecting 1364480 events.
[14:20:36.625] <TB1>     INFO: 1143272 events read in total (39179ms).
[14:20:44.725] <TB1>     INFO: 1364480 events read in total (47279ms).
[14:20:44.738] <TB1>     INFO: Test took 48352ms.
[14:20:44.768] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:44.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:45.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:46.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:47.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:48.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:49.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:50.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:51.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:52.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:53.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:54.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:55.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:56.456] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:57.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:58.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:59.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:00.349] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303353856
[14:21:00.432] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.371963 .. 41.961606
[14:21:00.509] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:21:00.519] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:00.519] <TB1>     INFO:     run 1 of 1
[14:21:00.519] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:00.867] <TB1>     INFO: Expecting 1231360 events.
[14:21:41.814] <TB1>     INFO: 1128000 events read in total (40232ms).
[14:21:45.857] <TB1>     INFO: 1231360 events read in total (44275ms).
[14:21:45.866] <TB1>     INFO: Test took 45347ms.
[14:21:45.894] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:45.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:46.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:47.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:48.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:49.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:50.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:51.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:52.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:53.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:54.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:55.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:56.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:57.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:58.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:58.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:59.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:00.874] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345927680
[14:22:00.956] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:00.956] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:00.966] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:00.966] <TB1>     INFO:     run 1 of 1
[14:22:00.966] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:01.310] <TB1>     INFO: Expecting 1364480 events.
[14:22:40.744] <TB1>     INFO: 1076088 events read in total (38718ms).
[14:22:51.510] <TB1>     INFO: 1364480 events read in total (49484ms).
[14:22:51.522] <TB1>     INFO: Test took 50557ms.
[14:22:51.556] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:51.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:52.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:53.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:54.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:55.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:56.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:57.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:58.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:59.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:00.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:01.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:02.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:03.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:04.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:05.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:06.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:07.568] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358469632
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:07.610] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:07.611] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:07.611] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:07.618] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:07.625] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:07.631] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:07.638] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:07.645] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:07.651] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:07.658] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:07.665] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:07.671] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:07.678] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:07.685] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:07.691] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:07.698] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:07.705] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:07.711] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:07.718] <TB1>     INFO: PixTestTrim::trimTest() done
[14:23:07.718] <TB1>     INFO: vtrim:     100  99  96 100 100  97 116 103  94  99  99 103 117  96  93  99 
[14:23:07.718] <TB1>     INFO: vthrcomp:   88  88  88  88  98  83  94  98  86 100  95  92  90  86  80  85 
[14:23:07.718] <TB1>     INFO: vcal mean:  35.03  35.00  35.01  35.00  34.93  34.99  34.97  34.99  35.00  34.94  34.98  34.99  35.01  34.98  35.03  34.97 
[14:23:07.718] <TB1>     INFO: vcal RMS:    0.77   0.77   0.81   0.76   0.85   0.80   1.05   0.81   0.79   1.37   0.82   0.83   0.82   0.77   0.76   0.81 
[14:23:07.718] <TB1>     INFO: bits mean:   8.87   9.58   9.23   9.41   9.91   9.73   9.93   9.61  10.13   9.54   9.55   9.62   9.19  10.15  10.12  10.02 
[14:23:07.718] <TB1>     INFO: bits RMS:    2.64   2.45   2.64   2.45   2.70   2.53   2.68   2.78   2.38   2.75   2.56   2.59   2.54   2.48   2.38   2.53 
[14:23:07.734] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:07.734] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:07.734] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:07.736] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:07.736] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:07.747] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:07.747] <TB1>     INFO:     run 1 of 1
[14:23:07.747] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:08.093] <TB1>     INFO: Expecting 4160000 events.
[14:23:53.756] <TB1>     INFO: 1109370 events read in total (44948ms).
[14:24:38.528] <TB1>     INFO: 2207530 events read in total (89720ms).
[14:25:22.429] <TB1>     INFO: 3292310 events read in total (133621ms).
[14:25:57.872] <TB1>     INFO: 4160000 events read in total (169064ms).
[14:25:57.928] <TB1>     INFO: Test took 170181ms.
[14:25:58.063] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:58.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:00.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:02.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:03.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:05.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:07.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:09.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:11.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:13.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:15.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:17.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:19.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:21.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:22.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:24.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:26.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:28.828] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357584896
[14:26:28.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:28.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:28.902] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:26:28.912] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:28.913] <TB1>     INFO:     run 1 of 1
[14:26:28.913] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:29.260] <TB1>     INFO: Expecting 3515200 events.
[14:27:16.198] <TB1>     INFO: 1154665 events read in total (46223ms).
[14:28:01.929] <TB1>     INFO: 2290205 events read in total (91954ms).
[14:28:47.080] <TB1>     INFO: 3415000 events read in total (137105ms).
[14:28:51.537] <TB1>     INFO: 3515200 events read in total (141562ms).
[14:28:51.576] <TB1>     INFO: Test took 142663ms.
[14:28:51.679] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:51.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:53.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:55.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:57.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:58.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:00.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:02.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:03.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:05.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:07.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:09.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:10.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:12.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:14.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:16.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:18.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:19.814] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392237056
[14:29:19.815] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:19.888] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:19.888] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:29:19.898] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:19.898] <TB1>     INFO:     run 1 of 1
[14:29:19.898] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:20.240] <TB1>     INFO: Expecting 3244800 events.
[14:30:08.195] <TB1>     INFO: 1205035 events read in total (47240ms).
[14:30:54.137] <TB1>     INFO: 2385325 events read in total (93183ms).
[14:31:28.709] <TB1>     INFO: 3244800 events read in total (127754ms).
[14:31:28.749] <TB1>     INFO: Test took 128851ms.
[14:31:28.832] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:28.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:30.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:32.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:33.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:35.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:37.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:38.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:40.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:41.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:43.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:45.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:46.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:48.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:50.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:51.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:53.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:55.148] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392237056
[14:31:55.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:31:55.221] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:31:55.222] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:31:55.232] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:55.232] <TB1>     INFO:     run 1 of 1
[14:31:55.232] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:55.574] <TB1>     INFO: Expecting 3265600 events.
[14:32:43.385] <TB1>     INFO: 1199670 events read in total (47096ms).
[14:33:29.052] <TB1>     INFO: 2375570 events read in total (92763ms).
[14:34:05.067] <TB1>     INFO: 3265600 events read in total (128778ms).
[14:34:05.109] <TB1>     INFO: Test took 129877ms.
[14:34:05.194] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:05.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:07.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:08.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:10.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:11.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:13.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:15.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:16.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:18.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:20.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:21.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:23.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:25.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:26.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:28.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:30.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:31.741] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392237056
[14:34:31.742] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:31.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:31.816] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:34:31.826] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:31.826] <TB1>     INFO:     run 1 of 1
[14:34:31.826] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:32.168] <TB1>     INFO: Expecting 3224000 events.
[14:35:20.197] <TB1>     INFO: 1207250 events read in total (47313ms).
[14:36:05.284] <TB1>     INFO: 2390055 events read in total (92401ms).
[14:36:38.502] <TB1>     INFO: 3224000 events read in total (125618ms).
[14:36:38.542] <TB1>     INFO: Test took 126716ms.
[14:36:38.627] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:38.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:40.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:42.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:43.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:45.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:46.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:48.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:50.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:51.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:53.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:54.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:56.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:58.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:59.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:01.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:03.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:04.824] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392237056
[14:37:04.825] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.94092, thr difference RMS: 1.21332
[14:37:04.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.80898, thr difference RMS: 1.23594
[14:37:04.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.38958, thr difference RMS: 1.6485
[14:37:04.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.29862, thr difference RMS: 1.23852
[14:37:04.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.42849, thr difference RMS: 1.70596
[14:37:04.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.06681, thr difference RMS: 1.34013
[14:37:04.827] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.41153, thr difference RMS: 1.85252
[14:37:04.827] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.18611, thr difference RMS: 1.71446
[14:37:04.827] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.0455, thr difference RMS: 1.17886
[14:37:04.827] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.40877, thr difference RMS: 1.80189
[14:37:04.827] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.11081, thr difference RMS: 1.6839
[14:37:04.827] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.68285, thr difference RMS: 1.6604
[14:37:04.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.4469, thr difference RMS: 1.65408
[14:37:04.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.78875, thr difference RMS: 1.23012
[14:37:04.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.17561, thr difference RMS: 1.42069
[14:37:04.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.7747, thr difference RMS: 1.25581
[14:37:04.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.86157, thr difference RMS: 1.20836
[14:37:04.829] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.83293, thr difference RMS: 1.22807
[14:37:04.829] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.39239, thr difference RMS: 1.61635
[14:37:04.829] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.31105, thr difference RMS: 1.23199
[14:37:04.829] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.4436, thr difference RMS: 1.73528
[14:37:04.829] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.9686, thr difference RMS: 1.35253
[14:37:04.830] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.46318, thr difference RMS: 1.84678
[14:37:04.830] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.06637, thr difference RMS: 1.74055
[14:37:04.830] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.2493, thr difference RMS: 1.20567
[14:37:04.830] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.35609, thr difference RMS: 1.80159
[14:37:04.830] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.11761, thr difference RMS: 1.6922
[14:37:04.830] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.67913, thr difference RMS: 1.63966
[14:37:04.831] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.36429, thr difference RMS: 1.63799
[14:37:04.831] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.85388, thr difference RMS: 1.21967
[14:37:04.831] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.25381, thr difference RMS: 1.43916
[14:37:04.831] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.80059, thr difference RMS: 1.28662
[14:37:04.831] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.84867, thr difference RMS: 1.21024
[14:37:04.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.89579, thr difference RMS: 1.25545
[14:37:04.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.37435, thr difference RMS: 1.61217
[14:37:04.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.38016, thr difference RMS: 1.23566
[14:37:04.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.50143, thr difference RMS: 1.7229
[14:37:04.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.00376, thr difference RMS: 1.3586
[14:37:04.832] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.6918, thr difference RMS: 1.84779
[14:37:04.833] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.15916, thr difference RMS: 1.73855
[14:37:04.833] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.5989, thr difference RMS: 1.18286
[14:37:04.833] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.4584, thr difference RMS: 1.80047
[14:37:04.833] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.20689, thr difference RMS: 1.7141
[14:37:04.833] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.69213, thr difference RMS: 1.62941
[14:37:04.834] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.45158, thr difference RMS: 1.61444
[14:37:04.834] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.96147, thr difference RMS: 1.20766
[14:37:04.834] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.4184, thr difference RMS: 1.42349
[14:37:04.834] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.85058, thr difference RMS: 1.25738
[14:37:04.834] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.85985, thr difference RMS: 1.18297
[14:37:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.02046, thr difference RMS: 1.22803
[14:37:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.34333, thr difference RMS: 1.59109
[14:37:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.4617, thr difference RMS: 1.26718
[14:37:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.63196, thr difference RMS: 1.71178
[14:37:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.02121, thr difference RMS: 1.33227
[14:37:04.835] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.88911, thr difference RMS: 1.87066
[14:37:04.836] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.21148, thr difference RMS: 1.74687
[14:37:04.836] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.9378, thr difference RMS: 1.16005
[14:37:04.836] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.57506, thr difference RMS: 1.82791
[14:37:04.836] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.22576, thr difference RMS: 1.70201
[14:37:04.836] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.89161, thr difference RMS: 1.61426
[14:37:04.837] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.58321, thr difference RMS: 1.58432
[14:37:04.837] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.17134, thr difference RMS: 1.1923
[14:37:04.837] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.61229, thr difference RMS: 1.45394
[14:37:04.837] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.89603, thr difference RMS: 1.27604
[14:37:04.949] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:37:04.953] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1950 seconds
[14:37:04.953] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:37:05.675] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:37:05.675] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:37:05.678] <TB1>     INFO: ######################################################################
[14:37:05.678] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:37:05.678] <TB1>     INFO: ######################################################################
[14:37:05.679] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:05.679] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:37:05.679] <TB1>     INFO:    ----------------------------------------------------------------------
[14:37:05.679] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:37:05.690] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:37:05.690] <TB1>     INFO:     run 1 of 1
[14:37:05.690] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:06.036] <TB1>     INFO: Expecting 59072000 events.
[14:37:33.711] <TB1>     INFO: 1073000 events read in total (26960ms).
[14:38:01.715] <TB1>     INFO: 2141800 events read in total (54964ms).
[14:38:29.731] <TB1>     INFO: 3211800 events read in total (82980ms).
[14:38:57.742] <TB1>     INFO: 4283200 events read in total (110991ms).
[14:39:25.714] <TB1>     INFO: 5351000 events read in total (138963ms).
[14:39:53.769] <TB1>     INFO: 6419600 events read in total (167018ms).
[14:40:21.860] <TB1>     INFO: 7492000 events read in total (195109ms).
[14:40:49.827] <TB1>     INFO: 8560800 events read in total (223076ms).
[14:41:17.919] <TB1>     INFO: 9631200 events read in total (251168ms).
[14:41:45.980] <TB1>     INFO: 10701200 events read in total (279229ms).
[14:42:14.064] <TB1>     INFO: 11769400 events read in total (307313ms).
[14:42:42.115] <TB1>     INFO: 12838800 events read in total (335364ms).
[14:43:10.201] <TB1>     INFO: 13910400 events read in total (363450ms).
[14:43:38.264] <TB1>     INFO: 14978800 events read in total (391513ms).
[14:44:06.353] <TB1>     INFO: 16047200 events read in total (419602ms).
[14:44:34.397] <TB1>     INFO: 17118800 events read in total (447646ms).
[14:45:02.457] <TB1>     INFO: 18187200 events read in total (475706ms).
[14:45:30.442] <TB1>     INFO: 19256600 events read in total (503691ms).
[14:45:58.554] <TB1>     INFO: 20328400 events read in total (531803ms).
[14:46:26.572] <TB1>     INFO: 21396600 events read in total (559821ms).
[14:46:54.606] <TB1>     INFO: 22464400 events read in total (587855ms).
[14:47:22.671] <TB1>     INFO: 23537000 events read in total (615920ms).
[14:47:50.702] <TB1>     INFO: 24605200 events read in total (643951ms).
[14:48:18.673] <TB1>     INFO: 25672800 events read in total (671922ms).
[14:48:46.706] <TB1>     INFO: 26744000 events read in total (699955ms).
[14:49:14.735] <TB1>     INFO: 27813200 events read in total (727984ms).
[14:49:42.690] <TB1>     INFO: 28881200 events read in total (755939ms).
[14:50:10.757] <TB1>     INFO: 29951400 events read in total (784006ms).
[14:50:38.809] <TB1>     INFO: 31021800 events read in total (812058ms).
[14:51:06.888] <TB1>     INFO: 32089600 events read in total (840137ms).
[14:51:35.048] <TB1>     INFO: 33159000 events read in total (868297ms).
[14:52:03.159] <TB1>     INFO: 34230200 events read in total (896408ms).
[14:52:31.331] <TB1>     INFO: 35298600 events read in total (924580ms).
[14:52:59.384] <TB1>     INFO: 36366200 events read in total (952633ms).
[14:53:27.462] <TB1>     INFO: 37438200 events read in total (980711ms).
[14:53:55.485] <TB1>     INFO: 38507000 events read in total (1008734ms).
[14:54:23.563] <TB1>     INFO: 39575000 events read in total (1036812ms).
[14:54:51.676] <TB1>     INFO: 40646800 events read in total (1064925ms).
[14:55:19.851] <TB1>     INFO: 41714600 events read in total (1093100ms).
[14:55:47.980] <TB1>     INFO: 42782400 events read in total (1121229ms).
[14:56:16.102] <TB1>     INFO: 43850400 events read in total (1149351ms).
[14:56:44.194] <TB1>     INFO: 44921800 events read in total (1177443ms).
[14:57:12.251] <TB1>     INFO: 45989400 events read in total (1205500ms).
[14:57:40.292] <TB1>     INFO: 47056800 events read in total (1233541ms).
[14:58:08.255] <TB1>     INFO: 48124400 events read in total (1261504ms).
[14:58:36.389] <TB1>     INFO: 49195200 events read in total (1289638ms).
[14:59:04.456] <TB1>     INFO: 50263200 events read in total (1317705ms).
[14:59:32.509] <TB1>     INFO: 51330800 events read in total (1345758ms).
[15:00:00.443] <TB1>     INFO: 52398600 events read in total (1373692ms).
[15:00:28.524] <TB1>     INFO: 53468800 events read in total (1401773ms).
[15:00:56.579] <TB1>     INFO: 54537600 events read in total (1429828ms).
[15:01:24.675] <TB1>     INFO: 55605200 events read in total (1457924ms).
[15:01:52.689] <TB1>     INFO: 56673600 events read in total (1485938ms).
[15:02:20.501] <TB1>     INFO: 57743400 events read in total (1513750ms).
[15:02:47.986] <TB1>     INFO: 58812000 events read in total (1541235ms).
[15:02:55.195] <TB1>     INFO: 59072000 events read in total (1548444ms).
[15:02:55.216] <TB1>     INFO: Test took 1549527ms.
[15:02:55.272] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:55.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:55.398] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:56.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:56.581] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:57.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:57.750] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:58.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:58.911] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:00.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:00.067] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:01.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:01.228] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:02.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:02.382] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:03.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:03.533] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:04.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:04.742] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:05.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:05.958] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:07.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:07.159] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:08.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:08.364] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:09.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:09.541] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:10.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:10.714] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:11.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:11.864] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:13.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:13.045] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:03:14.222] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500113408
[15:03:14.252] <TB1>     INFO: PixTestScurves::scurves() done 
[15:03:14.252] <TB1>     INFO: Vcal mean:  35.09  35.03  35.13  35.06  35.01  35.07  35.05  35.05  34.92  35.04  35.08  35.07  35.06  35.06  35.06  35.05 
[15:03:14.252] <TB1>     INFO: Vcal RMS:    0.64   0.63   0.69   0.62   0.73   0.66   0.94   0.70   0.68   1.30   0.68   0.69   0.70   0.63   0.64   0.68 
[15:03:14.252] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:03:14.326] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:03:14.326] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:03:14.326] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:03:14.326] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:03:14.326] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:03:14.326] <TB1>     INFO: ######################################################################
[15:03:14.326] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:03:14.326] <TB1>     INFO: ######################################################################
[15:03:14.329] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:14.671] <TB1>     INFO: Expecting 41600 events.
[15:03:18.793] <TB1>     INFO: 41600 events read in total (3403ms).
[15:03:18.794] <TB1>     INFO: Test took 4465ms.
[15:03:18.802] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:18.802] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[15:03:18.802] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:03:18.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 12, 79] has eff 0/10
[15:03:18.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 12, 79]
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 0, 72] has eff 0/10
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 0, 72]
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 0, 74] has eff 0/10
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 0, 74]
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 0, 75] has eff 0/10
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 0, 75]
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 0, 79] has eff 0/10
[15:03:18.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 0, 79]
[15:03:18.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[15:03:18.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:03:18.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:03:18.811] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:03:19.149] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:19.491] <TB1>     INFO: Expecting 41600 events.
[15:03:23.646] <TB1>     INFO: 41600 events read in total (3440ms).
[15:03:23.647] <TB1>     INFO: Test took 4498ms.
[15:03:23.657] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:23.658] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[15:03:23.658] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:03:23.664] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.777
[15:03:23.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 190
[15:03:23.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.233
[15:03:23.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:03:23.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.9
[15:03:23.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[15:03:23.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.697
[15:03:23.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 187
[15:03:23.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.757
[15:03:23.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:03:23.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.183
[15:03:23.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 187
[15:03:23.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.6
[15:03:23.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 173
[15:03:23.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.767
[15:03:23.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.486
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 185
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.887
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.599
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.072
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.244
[15:03:23.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 164
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.391
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 180
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.369
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 190
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.292
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 177
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:03:23.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:03:23.742] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:24.086] <TB1>     INFO: Expecting 41600 events.
[15:03:28.110] <TB1>     INFO: 41600 events read in total (3309ms).
[15:03:28.111] <TB1>     INFO: Test took 4369ms.
[15:03:28.118] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:28.119] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[15:03:28.119] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:03:28.122] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:03:28.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 12
[15:03:28.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5798
[15:03:28.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 83
[15:03:28.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8228
[15:03:28.123] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 83
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9548
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 67
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9726
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,50] phvalue 87
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7754
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 78
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0131
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 87
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.4166
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 63
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7019
[15:03:28.124] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 75
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.903
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 78
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8694
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.977
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 80
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.299
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,23] phvalue 77
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.5002
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 57
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0028
[15:03:28.125] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 75
[15:03:28.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7081
[15:03:28.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 93
[15:03:28.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5624
[15:03:28.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 77
[15:03:28.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 0 0
[15:03:28.534] <TB1>     INFO: Expecting 2560 events.
[15:03:29.490] <TB1>     INFO: 2560 events read in total (241ms).
[15:03:29.491] <TB1>     INFO: Test took 1363ms.
[15:03:29.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:29.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 1 1
[15:03:29.998] <TB1>     INFO: Expecting 2560 events.
[15:03:30.954] <TB1>     INFO: 2560 events read in total (241ms).
[15:03:30.955] <TB1>     INFO: Test took 1464ms.
[15:03:30.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:30.955] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 2 2
[15:03:31.462] <TB1>     INFO: Expecting 2560 events.
[15:03:32.419] <TB1>     INFO: 2560 events read in total (242ms).
[15:03:32.419] <TB1>     INFO: Test took 1464ms.
[15:03:32.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:32.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 50, 3 3
[15:03:32.927] <TB1>     INFO: Expecting 2560 events.
[15:03:33.883] <TB1>     INFO: 2560 events read in total (241ms).
[15:03:33.884] <TB1>     INFO: Test took 1464ms.
[15:03:33.884] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:33.884] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 4 4
[15:03:34.392] <TB1>     INFO: Expecting 2560 events.
[15:03:35.349] <TB1>     INFO: 2560 events read in total (242ms).
[15:03:35.349] <TB1>     INFO: Test took 1465ms.
[15:03:35.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:35.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 5 5
[15:03:35.856] <TB1>     INFO: Expecting 2560 events.
[15:03:36.813] <TB1>     INFO: 2560 events read in total (241ms).
[15:03:36.813] <TB1>     INFO: Test took 1463ms.
[15:03:36.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:36.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 6 6
[15:03:37.321] <TB1>     INFO: Expecting 2560 events.
[15:03:38.277] <TB1>     INFO: 2560 events read in total (241ms).
[15:03:38.277] <TB1>     INFO: Test took 1463ms.
[15:03:38.278] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:38.278] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 7 7
[15:03:38.785] <TB1>     INFO: Expecting 2560 events.
[15:03:39.741] <TB1>     INFO: 2560 events read in total (241ms).
[15:03:39.741] <TB1>     INFO: Test took 1463ms.
[15:03:39.742] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:39.742] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[15:03:40.248] <TB1>     INFO: Expecting 2560 events.
[15:03:41.205] <TB1>     INFO: 2560 events read in total (242ms).
[15:03:41.206] <TB1>     INFO: Test took 1464ms.
[15:03:41.206] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:41.206] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[15:03:41.713] <TB1>     INFO: Expecting 2560 events.
[15:03:42.670] <TB1>     INFO: 2560 events read in total (242ms).
[15:03:42.670] <TB1>     INFO: Test took 1463ms.
[15:03:42.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:42.670] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 10 10
[15:03:43.178] <TB1>     INFO: Expecting 2560 events.
[15:03:44.137] <TB1>     INFO: 2560 events read in total (244ms).
[15:03:44.137] <TB1>     INFO: Test took 1467ms.
[15:03:44.137] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:44.137] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 23, 11 11
[15:03:44.645] <TB1>     INFO: Expecting 2560 events.
[15:03:45.604] <TB1>     INFO: 2560 events read in total (244ms).
[15:03:45.604] <TB1>     INFO: Test took 1467ms.
[15:03:45.604] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:45.604] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 12 12
[15:03:46.112] <TB1>     INFO: Expecting 2560 events.
[15:03:47.070] <TB1>     INFO: 2560 events read in total (243ms).
[15:03:47.070] <TB1>     INFO: Test took 1466ms.
[15:03:47.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:47.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 13 13
[15:03:47.577] <TB1>     INFO: Expecting 2560 events.
[15:03:48.537] <TB1>     INFO: 2560 events read in total (245ms).
[15:03:48.537] <TB1>     INFO: Test took 1467ms.
[15:03:48.538] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:48.538] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 14 14
[15:03:49.045] <TB1>     INFO: Expecting 2560 events.
[15:03:50.005] <TB1>     INFO: 2560 events read in total (245ms).
[15:03:50.005] <TB1>     INFO: Test took 1467ms.
[15:03:50.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:50.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 15 15
[15:03:50.513] <TB1>     INFO: Expecting 2560 events.
[15:03:51.471] <TB1>     INFO: 2560 events read in total (244ms).
[15:03:51.471] <TB1>     INFO: Test took 1465ms.
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:03:51.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:03:51.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:03:51.475] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:51.980] <TB1>     INFO: Expecting 655360 events.
[15:04:03.818] <TB1>     INFO: 655360 events read in total (11123ms).
[15:04:03.828] <TB1>     INFO: Expecting 655360 events.
[15:04:15.533] <TB1>     INFO: 655360 events read in total (11147ms).
[15:04:15.549] <TB1>     INFO: Expecting 655360 events.
[15:04:27.222] <TB1>     INFO: 655360 events read in total (11114ms).
[15:04:27.243] <TB1>     INFO: Expecting 655360 events.
[15:04:38.933] <TB1>     INFO: 655360 events read in total (11136ms).
[15:04:38.957] <TB1>     INFO: Expecting 655360 events.
[15:04:50.614] <TB1>     INFO: 655360 events read in total (11111ms).
[15:04:50.642] <TB1>     INFO: Expecting 655360 events.
[15:05:02.354] <TB1>     INFO: 655360 events read in total (11167ms).
[15:05:02.386] <TB1>     INFO: Expecting 655360 events.
[15:05:14.010] <TB1>     INFO: 655360 events read in total (11082ms).
[15:05:14.048] <TB1>     INFO: Expecting 655360 events.
[15:05:25.709] <TB1>     INFO: 655360 events read in total (11126ms).
[15:05:25.750] <TB1>     INFO: Expecting 655360 events.
[15:05:37.450] <TB1>     INFO: 655360 events read in total (11169ms).
[15:05:37.495] <TB1>     INFO: Expecting 655360 events.
[15:05:49.218] <TB1>     INFO: 655360 events read in total (11196ms).
[15:05:49.267] <TB1>     INFO: Expecting 655360 events.
[15:06:00.953] <TB1>     INFO: 655360 events read in total (11157ms).
[15:06:01.015] <TB1>     INFO: Expecting 655360 events.
[15:06:12.721] <TB1>     INFO: 655360 events read in total (11180ms).
[15:06:12.778] <TB1>     INFO: Expecting 655360 events.
[15:06:24.452] <TB1>     INFO: 655360 events read in total (11147ms).
[15:06:24.521] <TB1>     INFO: Expecting 655360 events.
[15:06:36.214] <TB1>     INFO: 655360 events read in total (11166ms).
[15:06:36.282] <TB1>     INFO: Expecting 655360 events.
[15:06:47.975] <TB1>     INFO: 655360 events read in total (11166ms).
[15:06:48.044] <TB1>     INFO: Expecting 655360 events.
[15:06:59.758] <TB1>     INFO: 655360 events read in total (11188ms).
[15:06:59.834] <TB1>     INFO: Test took 188359ms.
[15:06:59.927] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:00.235] <TB1>     INFO: Expecting 655360 events.
[15:07:12.095] <TB1>     INFO: 655360 events read in total (11145ms).
[15:07:12.106] <TB1>     INFO: Expecting 655360 events.
[15:07:23.776] <TB1>     INFO: 655360 events read in total (11108ms).
[15:07:23.791] <TB1>     INFO: Expecting 655360 events.
[15:07:35.434] <TB1>     INFO: 655360 events read in total (11091ms).
[15:07:35.454] <TB1>     INFO: Expecting 655360 events.
[15:07:47.135] <TB1>     INFO: 655360 events read in total (11131ms).
[15:07:47.162] <TB1>     INFO: Expecting 655360 events.
[15:07:58.831] <TB1>     INFO: 655360 events read in total (11127ms).
[15:07:58.859] <TB1>     INFO: Expecting 655360 events.
[15:08:10.525] <TB1>     INFO: 655360 events read in total (11121ms).
[15:08:10.557] <TB1>     INFO: Expecting 655360 events.
[15:08:22.167] <TB1>     INFO: 655360 events read in total (11069ms).
[15:08:22.205] <TB1>     INFO: Expecting 655360 events.
[15:08:33.854] <TB1>     INFO: 655360 events read in total (11106ms).
[15:08:33.894] <TB1>     INFO: Expecting 655360 events.
[15:08:45.618] <TB1>     INFO: 655360 events read in total (11192ms).
[15:08:45.666] <TB1>     INFO: Expecting 655360 events.
[15:08:57.343] <TB1>     INFO: 655360 events read in total (11149ms).
[15:08:57.391] <TB1>     INFO: Expecting 655360 events.
[15:09:09.079] <TB1>     INFO: 655360 events read in total (11161ms).
[15:09:09.132] <TB1>     INFO: Expecting 655360 events.
[15:09:20.841] <TB1>     INFO: 655360 events read in total (11183ms).
[15:09:20.898] <TB1>     INFO: Expecting 655360 events.
[15:09:32.538] <TB1>     INFO: 655360 events read in total (11114ms).
[15:09:32.608] <TB1>     INFO: Expecting 655360 events.
[15:09:44.318] <TB1>     INFO: 655360 events read in total (11184ms).
[15:09:44.382] <TB1>     INFO: Expecting 655360 events.
[15:09:56.118] <TB1>     INFO: 655360 events read in total (11209ms).
[15:09:56.189] <TB1>     INFO: Expecting 655360 events.
[15:10:07.882] <TB1>     INFO: 655360 events read in total (11166ms).
[15:10:07.959] <TB1>     INFO: Test took 188032ms.
[15:10:08.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:10:08.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:10:08.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:10:08.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:10:08.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:10:08.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:10:08.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:10:08.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:10:08.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:10:08.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:10:08.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:10:08.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:10:08.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:10:08.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:10:08.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:10:08.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:10:08.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:10:08.144] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.151] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.158] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.165] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.171] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.178] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.185] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.191] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.198] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.204] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.211] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:08.218] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:10:08.224] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:10:08.231] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:10:08.238] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:10:08.244] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:10:08.251] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:10:08.258] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.264] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.271] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:10:08.278] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.284] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.291] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.298] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:10:08.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:10:08.332] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C0.dat
[15:10:08.332] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C1.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C2.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C3.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C4.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C5.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C6.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C7.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C8.dat
[15:10:08.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C9.dat
[15:10:08.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C10.dat
[15:10:08.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C11.dat
[15:10:08.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C12.dat
[15:10:08.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C13.dat
[15:10:08.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C14.dat
[15:10:08.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C15.dat
[15:10:08.678] <TB1>     INFO: Expecting 41600 events.
[15:10:12.534] <TB1>     INFO: 41600 events read in total (3142ms).
[15:10:12.535] <TB1>     INFO: Test took 4198ms.
[15:10:13.181] <TB1>     INFO: Expecting 41600 events.
[15:10:17.049] <TB1>     INFO: 41600 events read in total (3153ms).
[15:10:17.050] <TB1>     INFO: Test took 4215ms.
[15:10:17.696] <TB1>     INFO: Expecting 41600 events.
[15:10:21.534] <TB1>     INFO: 41600 events read in total (3123ms).
[15:10:21.535] <TB1>     INFO: Test took 4186ms.
[15:10:21.833] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:21.965] <TB1>     INFO: Expecting 2560 events.
[15:10:22.924] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:22.924] <TB1>     INFO: Test took 1091ms.
[15:10:22.926] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:23.432] <TB1>     INFO: Expecting 2560 events.
[15:10:24.393] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:24.393] <TB1>     INFO: Test took 1467ms.
[15:10:24.395] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:24.901] <TB1>     INFO: Expecting 2560 events.
[15:10:25.862] <TB1>     INFO: 2560 events read in total (247ms).
[15:10:25.863] <TB1>     INFO: Test took 1468ms.
[15:10:25.867] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:26.371] <TB1>     INFO: Expecting 2560 events.
[15:10:27.332] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:27.332] <TB1>     INFO: Test took 1465ms.
[15:10:27.334] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:27.841] <TB1>     INFO: Expecting 2560 events.
[15:10:28.800] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:28.801] <TB1>     INFO: Test took 1467ms.
[15:10:28.803] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:29.308] <TB1>     INFO: Expecting 2560 events.
[15:10:30.268] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:30.269] <TB1>     INFO: Test took 1466ms.
[15:10:30.271] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:30.777] <TB1>     INFO: Expecting 2560 events.
[15:10:31.734] <TB1>     INFO: 2560 events read in total (242ms).
[15:10:31.734] <TB1>     INFO: Test took 1463ms.
[15:10:31.736] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:32.243] <TB1>     INFO: Expecting 2560 events.
[15:10:33.202] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:33.202] <TB1>     INFO: Test took 1466ms.
[15:10:33.205] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:33.710] <TB1>     INFO: Expecting 2560 events.
[15:10:34.669] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:34.669] <TB1>     INFO: Test took 1464ms.
[15:10:34.672] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:35.177] <TB1>     INFO: Expecting 2560 events.
[15:10:36.133] <TB1>     INFO: 2560 events read in total (241ms).
[15:10:36.134] <TB1>     INFO: Test took 1462ms.
[15:10:36.136] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:36.642] <TB1>     INFO: Expecting 2560 events.
[15:10:37.601] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:37.602] <TB1>     INFO: Test took 1466ms.
[15:10:37.603] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:38.110] <TB1>     INFO: Expecting 2560 events.
[15:10:39.071] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:39.071] <TB1>     INFO: Test took 1468ms.
[15:10:39.073] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:39.579] <TB1>     INFO: Expecting 2560 events.
[15:10:40.536] <TB1>     INFO: 2560 events read in total (242ms).
[15:10:40.537] <TB1>     INFO: Test took 1464ms.
[15:10:40.540] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:41.045] <TB1>     INFO: Expecting 2560 events.
[15:10:42.003] <TB1>     INFO: 2560 events read in total (243ms).
[15:10:42.004] <TB1>     INFO: Test took 1464ms.
[15:10:42.006] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:42.512] <TB1>     INFO: Expecting 2560 events.
[15:10:43.472] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:43.473] <TB1>     INFO: Test took 1467ms.
[15:10:43.475] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:43.981] <TB1>     INFO: Expecting 2560 events.
[15:10:44.941] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:44.941] <TB1>     INFO: Test took 1466ms.
[15:10:44.943] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:45.450] <TB1>     INFO: Expecting 2560 events.
[15:10:46.410] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:46.411] <TB1>     INFO: Test took 1468ms.
[15:10:46.413] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:46.919] <TB1>     INFO: Expecting 2560 events.
[15:10:47.879] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:47.880] <TB1>     INFO: Test took 1467ms.
[15:10:47.882] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:48.388] <TB1>     INFO: Expecting 2560 events.
[15:10:49.349] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:49.349] <TB1>     INFO: Test took 1467ms.
[15:10:49.351] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:49.859] <TB1>     INFO: Expecting 2560 events.
[15:10:50.818] <TB1>     INFO: 2560 events read in total (244ms).
[15:10:50.818] <TB1>     INFO: Test took 1467ms.
[15:10:50.820] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:51.326] <TB1>     INFO: Expecting 2560 events.
[15:10:52.286] <TB1>     INFO: 2560 events read in total (245ms).
[15:10:52.287] <TB1>     INFO: Test took 1467ms.
[15:10:52.291] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:52.795] <TB1>     INFO: Expecting 2560 events.
[15:10:53.756] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:53.756] <TB1>     INFO: Test took 1466ms.
[15:10:53.759] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:54.265] <TB1>     INFO: Expecting 2560 events.
[15:10:55.223] <TB1>     INFO: 2560 events read in total (243ms).
[15:10:55.224] <TB1>     INFO: Test took 1465ms.
[15:10:55.226] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:55.733] <TB1>     INFO: Expecting 2560 events.
[15:10:56.693] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:56.693] <TB1>     INFO: Test took 1468ms.
[15:10:56.695] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:57.202] <TB1>     INFO: Expecting 2560 events.
[15:10:58.163] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:58.163] <TB1>     INFO: Test took 1468ms.
[15:10:58.165] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:58.672] <TB1>     INFO: Expecting 2560 events.
[15:10:59.633] <TB1>     INFO: 2560 events read in total (246ms).
[15:10:59.633] <TB1>     INFO: Test took 1468ms.
[15:10:59.635] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:00.141] <TB1>     INFO: Expecting 2560 events.
[15:11:01.101] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:01.102] <TB1>     INFO: Test took 1467ms.
[15:11:01.103] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:01.610] <TB1>     INFO: Expecting 2560 events.
[15:11:02.571] <TB1>     INFO: 2560 events read in total (246ms).
[15:11:02.572] <TB1>     INFO: Test took 1469ms.
[15:11:02.574] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:03.080] <TB1>     INFO: Expecting 2560 events.
[15:11:04.040] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:04.041] <TB1>     INFO: Test took 1467ms.
[15:11:04.043] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:04.549] <TB1>     INFO: Expecting 2560 events.
[15:11:05.505] <TB1>     INFO: 2560 events read in total (241ms).
[15:11:05.505] <TB1>     INFO: Test took 1463ms.
[15:11:05.507] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:06.015] <TB1>     INFO: Expecting 2560 events.
[15:11:06.974] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:06.975] <TB1>     INFO: Test took 1468ms.
[15:11:06.977] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:07.483] <TB1>     INFO: Expecting 2560 events.
[15:11:08.443] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:08.444] <TB1>     INFO: Test took 1467ms.
[15:11:09.465] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[15:11:09.465] <TB1>     INFO: PH scale (per ROC):    83  82  74  82  78  80  78  78  91  80  78  80  75  86  86  78
[15:11:09.465] <TB1>     INFO: PH offset (per ROC):  164 163 181 160 172 161 184 173 165 176 172 173 190 167 154 173
[15:11:09.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:11:09.639] <TB1>     INFO: ######################################################################
[15:11:09.639] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:11:09.639] <TB1>     INFO: ######################################################################
[15:11:09.639] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:11:09.650] <TB1>     INFO: scanning low vcal = 10
[15:11:09.992] <TB1>     INFO: Expecting 41600 events.
[15:11:13.710] <TB1>     INFO: 41600 events read in total (3003ms).
[15:11:13.710] <TB1>     INFO: Test took 4060ms.
[15:11:13.712] <TB1>     INFO: scanning low vcal = 20
[15:11:14.218] <TB1>     INFO: Expecting 41600 events.
[15:11:17.943] <TB1>     INFO: 41600 events read in total (3010ms).
[15:11:17.943] <TB1>     INFO: Test took 4231ms.
[15:11:17.946] <TB1>     INFO: scanning low vcal = 30
[15:11:18.452] <TB1>     INFO: Expecting 41600 events.
[15:11:22.187] <TB1>     INFO: 41600 events read in total (3021ms).
[15:11:22.188] <TB1>     INFO: Test took 4242ms.
[15:11:22.190] <TB1>     INFO: scanning low vcal = 40
[15:11:22.691] <TB1>     INFO: Expecting 41600 events.
[15:11:26.950] <TB1>     INFO: 41600 events read in total (3544ms).
[15:11:26.951] <TB1>     INFO: Test took 4761ms.
[15:11:26.954] <TB1>     INFO: scanning low vcal = 50
[15:11:27.369] <TB1>     INFO: Expecting 41600 events.
[15:11:31.650] <TB1>     INFO: 41600 events read in total (3566ms).
[15:11:31.651] <TB1>     INFO: Test took 4697ms.
[15:11:31.654] <TB1>     INFO: scanning low vcal = 60
[15:11:32.069] <TB1>     INFO: Expecting 41600 events.
[15:11:36.358] <TB1>     INFO: 41600 events read in total (3574ms).
[15:11:36.359] <TB1>     INFO: Test took 4705ms.
[15:11:36.361] <TB1>     INFO: scanning low vcal = 70
[15:11:36.778] <TB1>     INFO: Expecting 41600 events.
[15:11:41.050] <TB1>     INFO: 41600 events read in total (3557ms).
[15:11:41.050] <TB1>     INFO: Test took 4689ms.
[15:11:41.053] <TB1>     INFO: scanning low vcal = 80
[15:11:41.469] <TB1>     INFO: Expecting 41600 events.
[15:11:45.753] <TB1>     INFO: 41600 events read in total (3569ms).
[15:11:45.754] <TB1>     INFO: Test took 4701ms.
[15:11:45.757] <TB1>     INFO: scanning low vcal = 90
[15:11:46.171] <TB1>     INFO: Expecting 41600 events.
[15:11:50.444] <TB1>     INFO: 41600 events read in total (3558ms).
[15:11:50.445] <TB1>     INFO: Test took 4688ms.
[15:11:50.448] <TB1>     INFO: scanning low vcal = 100
[15:11:50.863] <TB1>     INFO: Expecting 41600 events.
[15:11:55.245] <TB1>     INFO: 41600 events read in total (3667ms).
[15:11:55.245] <TB1>     INFO: Test took 4797ms.
[15:11:55.248] <TB1>     INFO: scanning low vcal = 110
[15:11:55.667] <TB1>     INFO: Expecting 41600 events.
[15:11:59.923] <TB1>     INFO: 41600 events read in total (3542ms).
[15:11:59.924] <TB1>     INFO: Test took 4676ms.
[15:11:59.926] <TB1>     INFO: scanning low vcal = 120
[15:12:00.343] <TB1>     INFO: Expecting 41600 events.
[15:12:04.606] <TB1>     INFO: 41600 events read in total (3548ms).
[15:12:04.606] <TB1>     INFO: Test took 4680ms.
[15:12:04.609] <TB1>     INFO: scanning low vcal = 130
[15:12:05.025] <TB1>     INFO: Expecting 41600 events.
[15:12:09.286] <TB1>     INFO: 41600 events read in total (3546ms).
[15:12:09.287] <TB1>     INFO: Test took 4678ms.
[15:12:09.290] <TB1>     INFO: scanning low vcal = 140
[15:12:09.704] <TB1>     INFO: Expecting 41600 events.
[15:12:13.938] <TB1>     INFO: 41600 events read in total (3519ms).
[15:12:13.939] <TB1>     INFO: Test took 4649ms.
[15:12:13.942] <TB1>     INFO: scanning low vcal = 150
[15:12:14.358] <TB1>     INFO: Expecting 41600 events.
[15:12:18.606] <TB1>     INFO: 41600 events read in total (3534ms).
[15:12:18.607] <TB1>     INFO: Test took 4665ms.
[15:12:18.609] <TB1>     INFO: scanning low vcal = 160
[15:12:19.025] <TB1>     INFO: Expecting 41600 events.
[15:12:23.274] <TB1>     INFO: 41600 events read in total (3534ms).
[15:12:23.275] <TB1>     INFO: Test took 4665ms.
[15:12:23.278] <TB1>     INFO: scanning low vcal = 170
[15:12:23.693] <TB1>     INFO: Expecting 41600 events.
[15:12:27.936] <TB1>     INFO: 41600 events read in total (3528ms).
[15:12:27.937] <TB1>     INFO: Test took 4659ms.
[15:12:27.941] <TB1>     INFO: scanning low vcal = 180
[15:12:28.358] <TB1>     INFO: Expecting 41600 events.
[15:12:32.610] <TB1>     INFO: 41600 events read in total (3537ms).
[15:12:32.611] <TB1>     INFO: Test took 4670ms.
[15:12:32.614] <TB1>     INFO: scanning low vcal = 190
[15:12:33.029] <TB1>     INFO: Expecting 41600 events.
[15:12:37.289] <TB1>     INFO: 41600 events read in total (3544ms).
[15:12:37.289] <TB1>     INFO: Test took 4675ms.
[15:12:37.292] <TB1>     INFO: scanning low vcal = 200
[15:12:37.708] <TB1>     INFO: Expecting 41600 events.
[15:12:41.961] <TB1>     INFO: 41600 events read in total (3538ms).
[15:12:41.962] <TB1>     INFO: Test took 4670ms.
[15:12:41.965] <TB1>     INFO: scanning low vcal = 210
[15:12:42.381] <TB1>     INFO: Expecting 41600 events.
[15:12:46.636] <TB1>     INFO: 41600 events read in total (3540ms).
[15:12:46.637] <TB1>     INFO: Test took 4672ms.
[15:12:46.640] <TB1>     INFO: scanning low vcal = 220
[15:12:47.056] <TB1>     INFO: Expecting 41600 events.
[15:12:51.293] <TB1>     INFO: 41600 events read in total (3522ms).
[15:12:51.293] <TB1>     INFO: Test took 4652ms.
[15:12:51.296] <TB1>     INFO: scanning low vcal = 230
[15:12:51.714] <TB1>     INFO: Expecting 41600 events.
[15:12:55.947] <TB1>     INFO: 41600 events read in total (3518ms).
[15:12:55.947] <TB1>     INFO: Test took 4651ms.
[15:12:55.950] <TB1>     INFO: scanning low vcal = 240
[15:12:56.371] <TB1>     INFO: Expecting 41600 events.
[15:13:00.611] <TB1>     INFO: 41600 events read in total (3525ms).
[15:13:00.612] <TB1>     INFO: Test took 4662ms.
[15:13:00.615] <TB1>     INFO: scanning low vcal = 250
[15:13:01.033] <TB1>     INFO: Expecting 41600 events.
[15:13:05.277] <TB1>     INFO: 41600 events read in total (3530ms).
[15:13:05.277] <TB1>     INFO: Test took 4662ms.
[15:13:05.281] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:13:05.701] <TB1>     INFO: Expecting 41600 events.
[15:13:09.935] <TB1>     INFO: 41600 events read in total (3519ms).
[15:13:09.936] <TB1>     INFO: Test took 4655ms.
[15:13:09.938] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:13:10.357] <TB1>     INFO: Expecting 41600 events.
[15:13:14.590] <TB1>     INFO: 41600 events read in total (3518ms).
[15:13:14.591] <TB1>     INFO: Test took 4653ms.
[15:13:14.594] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:13:15.013] <TB1>     INFO: Expecting 41600 events.
[15:13:19.246] <TB1>     INFO: 41600 events read in total (3519ms).
[15:13:19.247] <TB1>     INFO: Test took 4653ms.
[15:13:19.250] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:13:19.669] <TB1>     INFO: Expecting 41600 events.
[15:13:23.900] <TB1>     INFO: 41600 events read in total (3516ms).
[15:13:23.901] <TB1>     INFO: Test took 4651ms.
[15:13:23.903] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:13:24.324] <TB1>     INFO: Expecting 41600 events.
[15:13:28.577] <TB1>     INFO: 41600 events read in total (3538ms).
[15:13:28.577] <TB1>     INFO: Test took 4674ms.
[15:13:29.132] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:13:29.135] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:13:29.135] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:13:29.135] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:13:29.136] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:13:29.136] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:13:29.136] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:13:29.136] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:13:29.136] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:13:29.136] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:13:29.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:14:07.350] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:14:07.350] <TB1>     INFO: non-linearity mean:  0.962 0.957 0.960 0.961 0.955 0.964 0.956 0.951 0.960 0.965 0.964 0.964 0.962 0.950 0.961 0.958
[15:14:07.350] <TB1>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.007 0.005 0.006 0.006 0.006 0.004 0.005 0.005 0.006 0.006 0.005 0.006
[15:14:07.350] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:14:07.372] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:14:07.395] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:14:07.417] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:14:07.439] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:14:07.462] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:14:07.484] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:14:07.506] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:14:07.528] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:14:07.551] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:14:07.573] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:14:07.595] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:14:07.618] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:14:07.641] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:14:07.664] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:14:07.686] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-29_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:14:07.709] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:14:07.709] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:14:07.716] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:14:07.716] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:14:07.719] <TB1>     INFO: ######################################################################
[15:14:07.719] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:14:07.719] <TB1>     INFO: ######################################################################
[15:14:07.721] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:14:07.731] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:14:07.731] <TB1>     INFO:     run 1 of 1
[15:14:07.732] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:08.077] <TB1>     INFO: Expecting 3120000 events.
[15:14:58.186] <TB1>     INFO: 1271470 events read in total (49394ms).
[15:15:45.627] <TB1>     INFO: 2537735 events read in total (96835ms).
[15:16:08.425] <TB1>     INFO: 3120000 events read in total (119634ms).
[15:16:08.462] <TB1>     INFO: Test took 120731ms.
[15:16:08.542] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:08.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:10.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:11.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:12.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:14.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:15.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:17.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:18.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:20.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:21.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:23.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:24.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:25.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:27.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:28.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:30.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:31.555] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383307776
[15:16:31.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:16:31.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3895, RMS = 1.3764
[15:16:31.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:31.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:16:31.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7521, RMS = 2.00714
[15:16:31.589] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:16:31.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6176, RMS = 1.71523
[15:16:31.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:31.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:16:31.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1965, RMS = 1.8425
[15:16:31.590] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:16:31.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5066, RMS = 1.47712
[15:16:31.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:16:31.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:16:31.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2684, RMS = 1.55789
[15:16:31.591] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:16:31.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.03, RMS = 0.882065
[15:16:31.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:31.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:16:31.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3682, RMS = 1.28047
[15:16:31.592] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:16:31.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:16:31.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6011, RMS = 1.64488
[15:16:31.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:16:31.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:16:31.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2855, RMS = 1.34791
[15:16:31.593] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:16:31.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:16:31.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.7945, RMS = 1.70891
[15:16:31.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:16:31.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:16:31.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.197, RMS = 1.86502
[15:16:31.594] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:16:31.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:16:31.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5094, RMS = 1.79858
[15:16:31.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:16:31.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:16:31.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1075, RMS = 2.01723
[15:16:31.595] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:16:31.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:16:31.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5105, RMS = 1.83345
[15:16:31.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:16:31.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:16:31.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8288, RMS = 1.74869
[15:16:31.596] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:16:31.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:16:31.597] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3135, RMS = 1.45869
[15:16:31.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:16:31.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:16:31.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1539, RMS = 1.49859
[15:16:31.598] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:16:31.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.4492, RMS = 1.95495
[15:16:31.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:16:31.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:16:31.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.177, RMS = 2.11323
[15:16:31.599] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:16:31.600] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:16:31.600] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5873, RMS = 0.916685
[15:16:31.600] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:31.600] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:16:31.600] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8452, RMS = 1.23018
[15:16:31.600] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.601] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:16:31.601] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8906, RMS = 1.44065
[15:16:31.601] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:31.601] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:16:31.601] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4938, RMS = 1.65045
[15:16:31.601] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:16:31.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.796, RMS = 1.34308
[15:16:31.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:16:31.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:16:31.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3999, RMS = 1.64441
[15:16:31.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:16:31.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:16:31.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.219, RMS = 1.86135
[15:16:31.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:16:31.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:16:31.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5661, RMS = 1.57905
[15:16:31.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[15:16:31.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:16:31.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.1851, RMS = 1.84372
[15:16:31.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[15:16:31.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:16:31.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.4843, RMS = 1.93989
[15:16:31.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[15:16:31.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:16:31.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9721, RMS = 1.59644
[15:16:31.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:16:31.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:16:31.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.3482, RMS = 2.13069
[15:16:31.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:16:31.608] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:16:31.608] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    1    1    2    0    0   24    1    3    1    3   12
[15:16:31.609] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:16:31.704] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:16:31.704] <TB1>     INFO: enter test to run
[15:16:31.704] <TB1>     INFO:   test:  no parameter change
[15:16:31.705] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381.9mA
[15:16:31.706] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[15:16:31.706] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[15:16:31.706] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:16:32.232] <TB1>    QUIET: Connection to board 26 closed.
[15:16:32.233] <TB1>     INFO: pXar: this is the end, my friend
[15:16:32.234] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
