<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(9,15-9,27) (VERI-1875) identifier NUM_RED_LEDS is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(10,15-10,29) (VERI-1875) identifier NUM_GREEN_LEDS is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(11,15-11,27) (VERI-1875) identifier NUM_SEGMENTS is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(32,14-32,21) (VERI-1875) identifier r_hsync is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(33,14-33,21) (VERI-1875) identifier r_vsync is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(34,10-34,18) (VERI-1875) identifier red_word is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(35,10-35,20) (VERI-1875) identifier green_word is used before its declaration
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(36,10-36,19) (VERI-1875) identifier blue_word is used before its declaration
(VERI-1482) Analyzing Verilog file E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/hvsync.v
(VERI-1482) Analyzing Verilog file E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/vga_leds.v
(VERI-1482) Analyzing Verilog file E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/main_pll.v
INFO - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/vga_leds.v(2,8-2,16) (VERI-1018) compiling module vga_leds
INFO - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/vga_leds.v(2,1-50,10) (VERI-9000) elaborating module 'vga_leds'
INFO - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/main_pll.v(8,1-94,10) (VERI-9000) elaborating module 'main_pll_uniq_1'
INFO - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v(5,1-364,10) (VERI-9000) elaborating module 'display_uniq_1'
INFO - D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/hvsync.v(6,1-69,10) (VERI-9000) elaborating module 'hvsync_uniq_1'
WARNING - E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/vga_leds.v(42,3-42,30) (VERI-1330) actual bit length 32 differs from formal bit length 24 for port segments
Done: design load finished with (0) errors, and (9) warnings

</PRE></BODY></HTML>