// Seed: 1484612753
module module_0;
  assign id_1 = 1'b0;
  assign module_2.type_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    input wor id_5,
    output tri id_6,
    input supply0 id_7,
    input wand id_8,
    output wire id_9,
    output uwire id_10,
    input wire id_11,
    input supply1 id_12,
    input tri id_13,
    input tri1 id_14
);
  wire id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input logic id_0,
    input wire  id_1
);
  reg id_3;
  initial begin : LABEL_0
    id_3 = #1 id_0;
  end
  tri0 id_4;
  module_0 modCall_1 ();
  wire id_5;
  assign id_4 = 1;
  assign id_4 = id_1;
endmodule
