# ğŸ”„ 4-bit Johnson Counter â€“ RTL Design

This project implements a **4-bit Johnson Counter** in Verilog.

- A type of shift register where the inverted last bit is fed back to the first bit.
- It produces **2n unique states** using `n` flip-flops.
- The state pattern:  
  `0000 â†’ 1000 â†’ 1100 â†’ 1110 â†’ 1111 â†’ 0111 â†’ 0011 â†’ 0001 â†’ 0000`

## Files

- `johnson_counter.v`: RTL Verilog source
- `johnson_counter_tb.v`: Testbench
- `johnson_counter.vcd`: Waveform file for GTKWave

## â–¶ï¸ To Simulate

```bash
iverilog -o johnson_counter.out johnson_counter.v johnson_counter_tb.v
vvp johnson_counter.out
gtkwave johnson_counter.vcd
```
## ğŸ” Waveform Output

Hereâ€™s the output of the simulation viewed in GTKWave:

![Waveform](johnson_counter.png)