     1	module UDP_Majority_4 (z, a, b, c, d);
     2		output      z;
     3		input       a, b, c, d;
     4		
     5		assign z=(((!a)&&b&&c&&d)||(a&&(!b)&&c&&d)||(a&&b&&(!c)&&d)||(a&&b&&c&&(!d))||(a&&b&&c&&d));
     6	endmodule
