Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 13 15:49:04 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (170)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (170)
--------------------------------
 There are 170 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.323        0.000                      0                  305        0.062        0.000                      0                  305        2.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         35.323        0.000                      0                  305        0.222        0.000                      0                  305       19.500        0.000                       0                   172  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       35.336        0.000                      0                  305        0.222        0.000                      0                  305       19.500        0.000                       0                   172  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         35.323        0.000                      0                  305        0.062        0.000                      0                  305  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       35.323        0.000                      0                  305        0.062        0.000                      0                  305  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.323ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.323    

Slack (MET) :             35.323ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.323    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.341    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.251    -0.610    
    SLICE_X103Y95        FDRE (Hold_fdre_C_D)         0.092    -0.518    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_4/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.393    design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.348 r  design_1_i/Debounce_Switch_4/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.285    design_1_i/Debounce_Switch_4/inst/r_State_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  design_1_i/Debounce_Switch_4/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/Debounce_Switch_4/inst/r_State_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/Debounce_Switch_4/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.131%)  route 0.158ns (45.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/Q
                         net (fo=8, routed)           0.158    -0.325    design_1_i/VGA_timings_0/inst/cntH/Q[9]
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.092    -0.531    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.302    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X103Y96        LUT5 (Prop_lut5_I0_O)        0.042    -0.260 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.107    -0.516    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.337    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1_n_4
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.835    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT2 (Prop_lut2_I0_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.493    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.493    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.337    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y96    design_1_i/Debounce_Switch_0/inst/r_State_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y92    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y96    design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    design_1_i/Debounce_Switch_4/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    design_1_i/Debounce_Switch_4/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.336ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.147    38.974    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.545    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.336    

Slack (MET) :             35.336ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.147    38.974    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.545    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.336    

Slack (MET) :             35.414ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.147    38.972    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.543    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.414    

Slack (MET) :             35.414ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.147    38.972    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.543    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.414    

Slack (MET) :             35.414ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.147    38.972    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.543    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.414    

Slack (MET) :             35.414ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.147    38.972    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.543    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.414    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.147    38.973    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.544    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.464    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.147    38.973    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.544    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.464    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.147    38.973    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.544    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.464    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.147    38.973    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.544    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.341    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.251    -0.610    
    SLICE_X103Y95        FDRE (Hold_fdre_C_D)         0.092    -0.518    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_4/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.393    design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.348 r  design_1_i/Debounce_Switch_4/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.285    design_1_i/Debounce_Switch_4/inst/r_State_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  design_1_i/Debounce_Switch_4/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/Debounce_Switch_4/inst/r_State_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/Debounce_Switch_4/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.131%)  route 0.158ns (45.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/Q
                         net (fo=8, routed)           0.158    -0.325    design_1_i/VGA_timings_0/inst/cntH/Q[9]
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.092    -0.531    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.302    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X103Y96        LUT5 (Prop_lut5_I0_O)        0.042    -0.260 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.107    -0.516    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.337    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1_n_4
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.835    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT2 (Prop_lut2_I0_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.493    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.493    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.337    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y98    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y96    design_1_i/Debounce_Switch_0/inst/r_State_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y92    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y96    design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97    design_1_i/Debounce_Switch_4/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    design_1_i/Debounce_Switch_4/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98    design_1_i/Debounce_Switch_4/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y97    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.323ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.323    

Slack (MET) :             35.323ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.323    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.341    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.251    -0.610    
                         clock uncertainty            0.160    -0.450    
    SLICE_X103Y95        FDRE (Hold_fdre_C_D)         0.092    -0.358    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_4/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.393    design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.348 r  design_1_i/Debounce_Switch_4/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.285    design_1_i/Debounce_Switch_4/inst/r_State_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  design_1_i/Debounce_Switch_4/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/Debounce_Switch_4/inst/r_State_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.331    design_1_i/Debounce_Switch_4/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.131%)  route 0.158ns (45.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/Q
                         net (fo=8, routed)           0.158    -0.325    design_1_i/VGA_timings_0/inst/cntH/Q[9]
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.160    -0.463    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.302    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X103Y96        LUT5 (Prop_lut5_I0_O)        0.042    -0.260 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.160    -0.463    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.107    -0.356    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.337    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1_n_4
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.835    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.105    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT2 (Prop_lut2_I0_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.333    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.333    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.330    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.337    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.105    -0.332    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.105    -0.330    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.323ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.323    

Slack (MET) :             35.323ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.799     3.209    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.683    38.514    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y96        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.608    39.122    
                         clock uncertainty           -0.160    38.961    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 35.323    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.792%)  route 3.154ns (79.208%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.719     3.129    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.681    38.512    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.160    38.959    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.530    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.051%)  route 3.105ns (78.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.863    -0.853    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[21]/Q
                         net (fo=2, routed)           0.812     0.415    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[21]
    SLICE_X106Y94        LUT4 (Prop_lut4_I2_O)        0.124     0.539 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4/O
                         net (fo=1, routed)           0.945     1.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I1_O)        0.124     1.607 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.679     2.286    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X108Y93        LUT6 (Prop_lut6_I4_O)        0.124     2.410 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.670     3.080    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         1.682    38.513    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.160    38.960    
    SLICE_X107Y91        FDRE (Setup_fdre_C_R)       -0.429    38.531    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 35.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.341    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y95        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.251    -0.610    
                         clock uncertainty            0.160    -0.450    
    SLICE_X103Y95        FDRE (Hold_fdre_C_D)         0.092    -0.358    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_4/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.393    design_1_i/Debounce_Switch_4/inst/r_Count_reg[9]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.348 r  design_1_i/Debounce_Switch_4/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.285    design_1_i/Debounce_Switch_4/inst/r_State_i_4_n_0
    SLICE_X111Y96        LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  design_1_i/Debounce_Switch_4/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/Debounce_Switch_4/inst/r_State_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_4/inst/i_Clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/Debounce_Switch_4/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.331    design_1_i/Debounce_Switch_4/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.131%)  route 0.158ns (45.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/Q
                         net (fo=8, routed)           0.158    -0.325    design_1_i/VGA_timings_0/inst/cntH/Q[9]
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.160    -0.463    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.608    -0.623    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.302    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X103Y96        LUT5 (Prop_lut5_I0_O)        0.042    -0.260 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.878    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y96        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.160    -0.463    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.107    -0.356    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.337    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[20]_i_1_n_4
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.905    -0.835    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X107Y95        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X107Y95        FDRE (Hold_fdre_C_D)         0.105    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT2 (Prop_lut2_I0_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.333    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.186    -0.274    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X102Y90        LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X102Y90        FDRE (Hold_fdre_C_D)         0.131    -0.333    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X113Y94        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.330    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.337    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.105    -0.332    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=170, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y93        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.105    -0.330    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.103    





