INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/seven_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/trrr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/mips_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_processor_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ifaaz/Desktop/Lab DIGITAL SYSTEM DESIGN/22-cp-47 CEP/solution/solution.srcs/sources_1/new/mips_processor_tb.v:77]
