// Seed: 635551897
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input tri id_5,
    input id_6,
    output id_7
);
  assign id_4 = id_6;
  assign #id_8 id_3 = id_5[""];
  reg id_9;
  assign id_4 = id_1;
  type_14(
      1, id_7
  );
  initial if (id_0) id_2 <= id_9;
  logic id_10 = 1;
endmodule
