
*** Running vivado
    with args -log sumNb_VIO.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sumNb_VIO.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sumNb_VIO.tcl -notrace
Command: link_design -top sumNb_VIO -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'VIO_i'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: VIO_i UUID: 76b2f353-18a7-5b4e-b47e-32578ea5b171 
Parsing XDC File [c:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'VIO_i'
Finished Parsing XDC File [c:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'VIO_i'
Parsing XDC File [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/Arty-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 611.109 ; gain = 325.383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 626.438 ; gain = 15.328
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1210.164 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 6f3a1d51

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 196d3e4f9

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 196d3e4f9

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 159d085c2

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_i_IBUF_BUFG_inst to drive 568 load(s) on clock net clk_i_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 19f5a5deb

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 19f5a5deb

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19f5a5deb

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1210.164 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19f5a5deb

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1210.164 ; gain = 36.965

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9e2c3d37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1210.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:01:43 . Memory (MB): peak = 1210.164 ; gain = 599.055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1210.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/impl_1/sumNb_VIO_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sumNb_VIO_drc_opted.rpt -pb sumNb_VIO_drc_opted.pb -rpx sumNb_VIO_drc_opted.rpx
Command: report_drc -file sumNb_VIO_drc_opted.rpt -pb sumNb_VIO_drc_opted.pb -rpx sumNb_VIO_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/impl_1/sumNb_VIO_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1210.164 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aa840db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1210.164 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e00eb95d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.767 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11965e51d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11965e51d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1210.164 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11965e51d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bbe00a27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bbe00a27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cda351f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dda5a661

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: dda5a661

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b349425

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b3104b67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b3104b67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b3104b67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: eb0a0fc5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: eb0a0fc5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 126e59149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 126e59149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126e59149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 126e59149

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d97e960f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d97e960f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000
Ending Placer Task | Checksum: 14e072323

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1217.086 ; gain = 6.922
INFO: [Common 17-1381] The checkpoint 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/impl_1/sumNb_VIO_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sumNb_VIO_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1217.086 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sumNb_VIO_utilization_placed.rpt -pb sumNb_VIO_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1217.086 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sumNb_VIO_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1217.086 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 72ea14ba ConstDB: 0 ShapeSum: db1d0e69 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a7be19d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.820 ; gain = 53.734
Post Restoration Checksum: NetGraph: 96d8a7c6 NumContArr: 10e5720c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a7be19d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.844 ; gain = 53.758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a7be19d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1276.844 ; gain = 59.758

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a7be19d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1276.844 ; gain = 59.758
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18ee944f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.478 | TNS=0.000  | WHS=-0.161 | THS=-19.158|

Phase 2 Router Initialization | Checksum: 1a4b0f838

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e3d5a925

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.304 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d86e1d05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.304 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16fe35287

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590
Phase 4 Rip-up And Reroute | Checksum: 16fe35287

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16fe35287

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16fe35287

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590
Phase 5 Delay and Skew Optimization | Checksum: 16fe35287

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1827fca23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.454 | TNS=0.000  | WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1827fca23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590
Phase 6 Post Hold Fix | Checksum: 1827fca23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.297157 %
  Global Horizontal Routing Utilization  = 0.388097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1827fca23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.676 ; gain = 63.590

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1827fca23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.188 ; gain = 64.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d77ee91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.188 ; gain = 64.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.454 | TNS=0.000  | WHS=0.093  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17d77ee91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.188 ; gain = 64.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.188 ; gain = 64.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.188 ; gain = 64.102
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1288.500 ; gain = 7.312
INFO: [Common 17-1381] The checkpoint 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/impl_1/sumNb_VIO_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sumNb_VIO_drc_routed.rpt -pb sumNb_VIO_drc_routed.pb -rpx sumNb_VIO_drc_routed.rpx
Command: report_drc -file sumNb_VIO_drc_routed.rpt -pb sumNb_VIO_drc_routed.pb -rpx sumNb_VIO_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/impl_1/sumNb_VIO_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sumNb_VIO_methodology_drc_routed.rpt -pb sumNb_VIO_methodology_drc_routed.pb -rpx sumNb_VIO_methodology_drc_routed.rpx
Command: report_methodology -file sumNb_VIO_methodology_drc_routed.rpt -pb sumNb_VIO_methodology_drc_routed.pb -rpx sumNb_VIO_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/impl_1/sumNb_VIO_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sumNb_VIO_power_routed.rpt -pb sumNb_VIO_power_summary_routed.pb -rpx sumNb_VIO_power_routed.rpx
Command: report_power -file sumNb_VIO_power_routed.rpt -pb sumNb_VIO_power_summary_routed.pb -rpx sumNb_VIO_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sumNb_VIO_route_status.rpt -pb sumNb_VIO_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sumNb_VIO_timing_summary_routed.rpt -pb sumNb_VIO_timing_summary_routed.pb -rpx sumNb_VIO_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sumNb_VIO_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sumNb_VIO_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force sumNb_VIO.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], and dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sumNb_VIO.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1726.344 ; gain = 407.664
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 12:52:04 2024...
