// Seed: 1035216227
module module_0 (
    output supply0 id_0,
    input  uwire   id_1,
    input  supply0 id_2
);
  assign id_0 = id_1;
  genvar id_4;
  wor id_5 = id_2;
  assign id_5 = 1;
  wire  id_6;
  logic id_7;
  assign id_6 = id_7;
  wor   id_8 = 1;
  logic id_9;
endmodule
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output tri0 id_2
    , id_11,
    input wire id_3,
    output supply1 id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    output logic id_9
);
  initial begin : LABEL_0
    id_9 <= module_1;
  end
  nor primCall (id_0, id_11, id_8, id_6, id_3);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
endmodule
