// Seed: 1505957950
`default_nettype id_2
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6
);
  task id_7();
    output id_8;
    integer id_9;
    output id_10;
    input id_11;
    input id_12;
    begin
      id_10 <= id_7;
      if (1 && 1) id_7 = id_10;
      else begin
        id_10 <= id_11;
      end
    end
  endtask
  assign id_8 = 1;
  type_18(
      id_9, id_8, 1
  );
  logic id_13;
  assign id_7 = ~id_6;
endmodule
