<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Register Descriptions</title></head>
<body>
<h1><a name=idp38772840></a>Register Descriptions</h1>
<h2><a name="sectionStart"></a>DW_apb_gpio_mem_map/DW_apb_gpio_addr_block Registers</h2>
<p>DW_apb_gpio address block
Follow the link for the register to see a detailed description of the register.</p>
<a name="regtable"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Registers for Address Block: DW_apb_gpio_mem_map/DW_apb_gpio_addr_block</p>
<table summary="Registers for Address Block: DW_apb_gpio_mem_map/DW_apb_gpio_addr_block" width="100%"><colgroup></colgroup><thead><tr><th>Register</th><th>Offset</th><th>Description</th></tr></thead><tbody><tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR" class="olink">GPIO_SWPORTA_DR</a></td>
<td>0x0</td>
<td><p>Port A data register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR" class="olink">GPIO_SWPORTA_DDR</a></td>
<td>0x4</td>
<td><p>Port A Data Direction Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN" class="olink">GPIO_INTEN</a></td>
<td>0x30</td>
<td><p>Interrupt enable register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK" class="olink">GPIO_INTMASK</a></td>
<td>0x34</td>
<td><p>Interrupt mask register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL" class="olink">GPIO_INTTYPE_LEVEL</a></td>
<td>0x38</td>
<td><p>Interrupt level</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY" class="olink">GPIO_INT_POLARITY</a></td>
<td>0x3c</td>
<td><p>Interrupt polarity</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS" class="olink">GPIO_INTSTATUS</a></td>
<td>0x40</td>
<td><p>Interrupt status</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS" class="olink">GPIO_RAW_INTSTATUS</a></td>
<td>0x44</td>
<td><p>Raw interrupt status</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE" class="olink">GPIO_DEBOUNCE</a></td>
<td>0x48</td>
<td><p>Debounce enable register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI" class="olink">GPIO_PORTA_EOI</a></td>
<td>0x4c</td>
<td><p>Port A clear interrupt register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA" class="olink">GPIO_EXT_PORTA</a></td>
<td>0x50</td>
<td><p>External port A register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC" class="olink">GPIO_LS_SYNC</a></td>
<td>0x60</td>
<td><p>Synchronization level</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_ID_CODE" class="olink">GPIO_ID_CODE</a></td>
<td>0x64</td>
<td><p>GPIO ID code</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE" class="olink">GPIO_INT_BOTHEDGE</a></td>
<td>0x68</td>
<td><p>Interrupt Both Edge type</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_VER_ID_CODE" class="olink">GPIO_VER_ID_CODE</a></td>
<td>0x6c</td>
<td><p>GPIO Component Version</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2" class="olink">GPIO_CONFIG_REG2</a></td>
<td>0x70</td>
<td><p>GPIO Configuration Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1" class="olink">GPIO_CONFIG_REG1</a></td>
<td>0x74</td>
<td><p>GPIO Configuration Register 1</p>
</td>
</tr>
</tbody></table></body></html>

