# Mips_single_cycle_verilog
A simple implement Mips processer in verilog
<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_wave.png" alt="Factorial Test Wave" />
</div>

<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_inst_mem.png" alt="Factorial Test Instruction Memory" />
</div>

<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_regarray.png" alt="Factorial Test Register Array" />
</div>

<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_data_mem.png" alt="Factorial Test Data Memory" />
</div>

