<!-- Compiled by morty-0.9.0 / 2023-07-20 08:14:47.047147541 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_to_axi</a></h1>
<div class="docblock">
<p>An AXI4-Lite to AXI4 adapter.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AxiDataWidth" class="impl"><code class="in-band"><a href="#parameter.AxiDataWidth">AxiDataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.req_lite_t" class="impl"><code class="in-band"><a href="#parameter.req_lite_t">req_lite_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.resp_lite_t" class="impl"><code class="in-band"><a href="#parameter.resp_lite_t">resp_lite_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_req_t">axi_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_resp_t" class="impl"><code class="in-band"><a href="#parameter.axi_resp_t">axi_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiSize" class="impl"><code class="in-band"><a href="#parameter.AxiSize">AxiSize</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.slv_req_lite_i" class="impl"><code class="in-band"><a href="#port.slv_req_lite_i">slv_req_lite_i</a><span class="type-annotation">: input  req_lite_t</span></code></h3><div class="docblock">
</div><h3 id="port.slv_resp_lite_o" class="impl"><code class="in-band"><a href="#port.slv_resp_lite_o">slv_resp_lite_o</a><span class="type-annotation">: output resp_lite_t</span></code></h3><div class="docblock">
</div><h3 id="port.slv_aw_cache_i" class="impl"><code class="in-band"><a href="#port.slv_aw_cache_i">slv_aw_cache_i</a><span class="type-annotation">: input  axi_pkg::cache_t</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ar_cache_i" class="impl"><code class="in-band"><a href="#port.slv_ar_cache_i">slv_ar_cache_i</a><span class="type-annotation">: input  axi_pkg::cache_t</span></code></h3><div class="docblock">
</div><h3 id="port.mst_req_o" class="impl"><code class="in-band"><a href="#port.mst_req_o">mst_req_o</a><span class="type-annotation">: output axi_req_t</span></code></h3><div class="docblock">
</div><h3 id="port.mst_resp_i" class="impl"><code class="in-band"><a href="#port.mst_resp_i">mst_resp_i</a><span class="type-annotation">: input  axi_resp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
