warning: LF will be replaced by CRLF in simulation/modelsim/rtl_work/_info.
The file will have its original line endings in your working directory
warning: LF will be replaced by CRLF in simulation/modelsim/rtl_work/_vmake.
The file will have its original line endings in your working directory
[1mdiff --git a/db/prev_cmp_verilog_project2.qmsg b/db/prev_cmp_verilog_project2.qmsg[m
[1mindex 00eff6a..b485626 100644[m
[1m--- a/db/prev_cmp_verilog_project2.qmsg[m
[1m+++ b/db/prev_cmp_verilog_project2.qmsg[m
[36m@@ -1,13 +1,212 @@[m
[31m-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591498095507 ""}[m
[31m-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591498095507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 05:48:15 2020 " "Processing started: Sun Jun 07 05:48:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591498095507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591498095507 ""}[m
[31m-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591498095508 ""}[m
[31m-{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591498095913 ""}[m
[31m-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumber.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumber " "Found entity 1: isEvenNumber" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591498095963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591498095963 ""}[m
[31m-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumbertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumbertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumberTestBench " "Found entity 1: isEvenNumberTestBench" {  } { { "isEvenNumberTestBench.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591498095966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591498095966 ""}[m
[31m-{ "Info" "ISGN_START_ELABORATION_TOP" "isEvenNumber " "Elaborating entity \"isEvenNumber\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591498095998 ""}[m
[31m-{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591498096453 ""}[m
[31m-{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591498096538 ""}[m
[31m-{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591498096631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096631 ""}[m
[31m-{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[1\] " "No output dependent on input pin \"number\[1\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[2\] " "No output dependent on input pin \"number\[2\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[3\] " "No output dependent on input pin \"number\[3\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[4\] " "No output dependent on input pin \"number\[4\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[5\] " "No output dependent on input pin \"number\[5\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[6\] " "No output dependent on input pin \"number\[6\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[7\] " "No output dependent on input pin \"number\[7\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[8\] " "No output dependent on input pin \"number\[8\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[9\] " "No output dependent on input pin \"number\[9\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[10\] " "No output dependent on input pin \"number\[10\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[11\] " "No output dependent on input pin \"number\[11\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[12\] " "No output dependent on input pin \"number\[12\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[13\] " "No output dependent on input pin \"number\[13\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[14\] " "No output dependent on input pin \"number\[14\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[15\] " "No output dependent on input pin \"number\[15\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[16\] " "No output dependent on input pin \"number\[16\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[17\] " "No output dependent on input pin \"number\[17\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[18\] " "No output dependent on input pin \"number\[18\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[19\] " "No output dependent on input pin \"number\[19\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[20\] " "No output dependent on input pin \"number\[20\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[21\] " "No output dependent on input pin \"number\[21\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[22\] " "No output dependent on input pin \"number\[22\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[23\] " "No output dependent on input pin \"number\[23\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[24\] " "No output dependent on input pin \"number\[24\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[25\] " "No output dependent on input pin \"number\[25\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[26\] " "No output dependent on input pin \"number\[26\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[27\] " "No output dependent on input pin \"number\[27\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[28\] " "No output dependent on input pin \"number\[28\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[29\] " "No output dependent on input pin \"number\[29\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[30\] " "No output dependent on input pin \"number\[30\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[31\] " "No output dependent on input pin \"number\[31\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498096661 "|isEvenNumber|number[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1591498096661 ""}[m
[31m-{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591498096663 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591498096663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591498096663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591498096663 ""}[m
[31m-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591498096682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 05:48:16 2020 " "Processing ended: Sun Jun 07 05:48:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591498096682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591498096682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591498096682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591498096682 ""}[m
[32m+[m[32m{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591560420659 ""}[m
[32m+[m[32m{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591560420659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 23:07:00 2020 " "Processing started: Sun Jun 07 23:07:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591560420659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591560420659 ""}[m
[32m+[m[32m{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591560420660 ""}[m
[32m+[m[32m{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591560421063 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumber.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumber " "Found entity 1: isEvenNumber" {  } { { "isEvenNumber.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isEvenNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560421114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560421114 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumbertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumbertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumberTestBench " "Found entity 1: isEvenNumberTestBench" {  } { { "isEvenNumberTestBench.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isEvenNumberTestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560421117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560421117 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isfibonacci.v 1 1 " "Found 1 design units, including 1 entities, in source file isfibonacci.v" { { "Info" "ISGN_ENTITY_NAME" "1 isFibonacci " "Found entity 1: isFibonacci" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560421121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560421121 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isfibonaccitestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file isfibonaccitestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 isFibonacciTestBench " "Found entity 1: isFibonacciTestBench" {  } { { "isFibonacciTestBench.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560421124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560421124 ""}[m
[32m+[m[32m{ "Info" "ISGN_START_ELABORATION_TOP" "isFibonacci " "Elaborating entity \"isFibonacci\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591560421158 ""}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib1 isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"fib1\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560421161 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib2 isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"fib2\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560421161 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560421161 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560421161 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result isFibonacci.v(41) " "Inferred latch for \"result\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421161 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] isFibonacci.v(41) " "Inferred latch for \"res\[0\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421161 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] isFibonacci.v(41) " "Inferred latch for \"res\[1\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] isFibonacci.v(41) " "Inferred latch for \"res\[2\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] isFibonacci.v(41) " "Inferred latch for \"res\[3\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] isFibonacci.v(41) " "Inferred latch for \"res\[4\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] isFibonacci.v(41) " "Inferred latch for \"res\[5\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] isFibonacci.v(41) " "Inferred latch for \"res\[6\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] isFibonacci.v(41) " "Inferred latch for \"res\[7\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] isFibonacci.v(41) " "Inferred latch for \"res\[8\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] isFibonacci.v(41) " "Inferred latch for \"res\[9\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] isFibonacci.v(41) " "Inferred latch for \"res\[10\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] isFibonacci.v(41) " "Inferred latch for \"res\[11\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] isFibonacci.v(41) " "Inferred latch for \"res\[12\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] isFibonacci.v(41) " "Inferred latch for \"res\[13\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] isFibonacci.v(41) " "Inferred latch for \"res\[14\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] isFibonacci.v(41) " "Inferred latch for \"res\[15\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] isFibonacci.v(41) " "Inferred latch for \"res\[16\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] isFibonacci.v(41) " "Inferred latch for \"res\[17\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] isFibonacci.v(41) " "Inferred latch for \"res\[18\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] isFibonacci.v(41) " "Inferred latch for \"res\[19\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] isFibonacci.v(41) " "Inferred latch for \"res\[20\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] isFibonacci.v(41) " "Inferred latch for \"res\[21\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] isFibonacci.v(41) " "Inferred latch for \"res\[22\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421162 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] isFibonacci.v(41) " "Inferred latch for \"res\[23\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] isFibonacci.v(41) " "Inferred latch for \"res\[24\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] isFibonacci.v(41) " "Inferred latch for \"res\[25\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] isFibonacci.v(41) " "Inferred latch for \"res\[26\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] isFibonacci.v(41) " "Inferred latch for \"res\[27\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] isFibonacci.v(41) " "Inferred latch for \"res\[28\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] isFibonacci.v(41) " "Inferred latch for \"res\[29\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] isFibonacci.v(41) " "Inferred latch for \"res\[30\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] isFibonacci.v(41) " "Inferred latch for \"res\[31\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[0\] isFibonacci.v(41) " "Inferred latch for \"fib2\[0\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[1\] isFibonacci.v(41) " "Inferred latch for \"fib2\[1\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421163 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[2\] isFibonacci.v(41) " "Inferred latch for \"fib2\[2\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[3\] isFibonacci.v(41) " "Inferred latch for \"fib2\[3\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[4\] isFibonacci.v(41) " "Inferred latch for \"fib2\[4\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[5\] isFibonacci.v(41) " "Inferred latch for \"fib2\[5\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[6\] isFibonacci.v(41) " "Inferred latch for \"fib2\[6\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[7\] isFibonacci.v(41) " "Inferred latch for \"fib2\[7\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[8\] isFibonacci.v(41) " "Inferred latch for \"fib2\[8\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[9\] isFibonacci.v(41) " "Inferred latch for \"fib2\[9\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[10\] isFibonacci.v(41) " "Inferred latch for \"fib2\[10\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[11\] isFibonacci.v(41) " "Inferred latch for \"fib2\[11\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[12\] isFibonacci.v(41) " "Inferred latch for \"fib2\[12\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[13\] isFibonacci.v(41) " "Inferred latch for \"fib2\[13\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[14\] isFibonacci.v(41) " "Inferred latch for \"fib2\[14\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[15\] isFibonacci.v(41) " "Inferred latch for \"fib2\[15\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421164 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[16\] isFibonacci.v(41) " "Inferred latch for \"fib2\[16\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[17\] isFibonacci.v(41) " "Inferred latch for \"fib2\[17\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[18\] isFibonacci.v(41) " "Inferred latch for \"fib2\[18\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[19\] isFibonacci.v(41) " "Inferred latch for \"fib2\[19\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[20\] isFibonacci.v(41) " "Inferred latch for \"fib2\[20\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[21\] isFibonacci.v(41) " "Inferred latch for \"fib2\[21\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[22\] isFibonacci.v(41) " "Inferred latch for \"fib2\[22\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[23\] isFibonacci.v(41) " "Inferred latch for \"fib2\[23\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[24\] isFibonacci.v(41) " "Inferred latch for \"fib2\[24\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[25\] isFibonacci.v(41) " "Inferred latch for \"fib2\[25\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[26\] isFibonacci.v(41) " "Inferred latch for \"fib2\[26\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[27\] isFibonacci.v(41) " "Inferred latch for \"fib2\[27\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[28\] isFibonacci.v(41) " "Inferred latch for \"fib2\[28\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[29\] isFibonacci.v(41) " "Inferred latch for \"fib2\[29\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[30\] isFibonacci.v(41) " "Inferred latch for \"fib2\[30\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[31\] isFibonacci.v(41) " "Inferred latch for \"fib2\[31\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[0\] isFibonacci.v(41) " "Inferred latch for \"fib1\[0\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[1\] isFibonacci.v(41) " "Inferred latch for \"fib1\[1\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421165 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[2\] isFibonacci.v(41) " "Inferred latch for \"fib1\[2\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[3\] isFibonacci.v(41) " "Inferred latch for \"fib1\[3\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[4\] isFibonacci.v(41) " "Inferred latch for \"fib1\[4\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[5\] isFibonacci.v(41) " "Inferred latch for \"fib1\[5\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[6\] isFibonacci.v(41) " "Inferred latch for \"fib1\[6\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[7\] isFibonacci.v(41) " "Inferred latch for \"fib1\[7\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[8\] isFibonacci.v(41) " "Inferred latch for \"fib1\[8\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[9\] isFibonacci.v(41) " "Inferred latch for \"fib1\[9\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[10\] isFibonacci.v(41) " "Inferred latch for \"fib1\[10\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[11\] isFibonacci.v(41) " "Inferred latch for \"fib1\[11\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[12\] isFibonacci.v(41) " "Inferred latch for \"fib1\[12\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[13\] isFibonacci.v(41) " "Inferred latch for \"fib1\[13\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[14\] isFibonacci.v(41) " "Inferred latch for \"fib1\[14\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421166 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[15\] isFibonacci.v(41) " "Inferred latch for \"fib1\[15\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[16\] isFibonacci.v(41) " "Inferred latch for \"fib1\[16\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[17\] isFibonacci.v(41) " "Inferred latch for \"fib1\[17\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[18\] isFibonacci.v(41) " "Inferred latch for \"fib1\[18\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[19\] isFibonacci.v(41) " "Inferred latch for \"fib1\[19\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[20\] isFibonacci.v(41) " "Inferred latch for \"fib1\[20\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[21\] isFibonacci.v(41) " "Inferred latch for \"fib1\[21\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[22\] isFibonacci.v(41) " "Inferred latch for \"fib1\[22\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[23\] isFibonacci.v(41) " "Inferred latch for \"fib1\[23\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[24\] isFibonacci.v(41) " "Inferred latch for \"fib1\[24\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[25\] isFibonacci.v(41) " "Inferred latch for \"fib1\[25\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421167 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[26\] isFibonacci.v(41) " "Inferred latch for \"fib1\[26\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421168 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[27\] isFibonacci.v(41) " "Inferred latch for \"fib1\[27\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421168 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[28\] isFibonacci.v(41) " "Inferred latch for \"fib1\[28\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421168 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[29\] isFibonacci.v(41) " "Inferred latch for \"fib1\[29\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421168 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[30\] isFibonacci.v(41) " "Inferred latch for \"fib1\[30\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421168 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[31\] isFibonacci.v(41) " "Inferred latch for \"fib1\[31\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560421168 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\$latch " "Latch result\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_8 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_8" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421663 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421663 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[0\] " "Latch res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[1\] " "Latch res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[2\] " "Latch res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[3\] " "Latch res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[4\] " "Latch res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[5\] " "Latch res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[6\] " "Latch res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[7\] " "Latch res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[8\] " "Latch res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421664 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421664 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[9\] " "Latch res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[10\] " "Latch res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[11\] " "Latch res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[12\] " "Latch res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[13\] " "Latch res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[14\] " "Latch res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[15\] " "Latch res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[16\] " "Latch res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[17\] " "Latch res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[18\] " "Latch res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[19\] " "Latch res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421665 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421665 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[20\] " "Latch res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[21\] " "Latch res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[22\] " "Latch res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[23\] " "Latch res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[24\] " "Latch res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[25\] " "Latch res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[26\] " "Latch res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[27\] " "Latch res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[28\] " "Latch res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[29\] " "Latch res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421666 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421666 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[30\] " "Latch res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[31\] " "Latch res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[0\] " "Latch fib1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[0\] " "Latch fib2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[1\] " "Latch fib1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[1\] " "Latch fib2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[2\] " "Latch fib1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[2\] " "Latch fib2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[3\] " "Latch fib1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[3\] " "Latch fib2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421667 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421667 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[4\] " "Latch fib1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[4\] " "Latch fib2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[5\] " "Latch fib1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[5\] " "Latch fib2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[6\] " "Latch fib1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[6\] " "Latch fib2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[7\] " "Latch fib1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[7\] " "Latch fib2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[8\] " "Latch fib1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[8\] " "Latch fib2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421668 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421668 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[9\] " "Latch fib1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[9\] " "Latch fib2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[10\] " "Latch fib1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[10\] " "Latch fib2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[11\] " "Latch fib1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[11\] " "Latch fib2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[12\] " "Latch fib1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[12\] " "Latch fib2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[13\] " "Latch fib1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[13\] " "Latch fib2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421669 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421669 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[14\] " "Latch fib1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[14\] " "Latch fib2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[15\] " "Latch fib1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[15\] " "Latch fib2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[16\] " "Latch fib1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[16\] " "Latch fib2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[17\] " "Latch fib1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[17\] " "Latch fib2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[18\] " "Latch fib1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[18\] " "Latch fib2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[19\] " "Latch fib1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421670 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421670 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[19\] " "Latch fib2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[20\] " "Latch fib1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[20\] " "Latch fib2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[21\] " "Latch fib1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[21\] " "Latch fib2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[22\] " "Latch fib1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[22\] " "Latch fib2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[23\] " "Latch fib1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[23\] " "Latch fib2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[24\] " "Latch fib1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421671 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421671 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[24\] " "Latch fib2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[25\] " "Latch fib1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[25\] " "Latch fib2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[26\] " "Latch fib1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[26\] " "Latch fib2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[27\] " "Latch fib1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[27\] " "Latch fib2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[28\] " "Latch fib1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[28\] " "Latch fib2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[29\] " "Latch fib1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[29\] " "Latch fib2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421672 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421672 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[30\] " "Latch fib1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421673 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421673 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[30\] " "Latch fib2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421673 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421673 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[31\] " "Latch fib1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421673 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421673 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[31\] " "Latch fib2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560421673 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560421673 ""}[m
[32m+[m[32m{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591560421836 ""}[m
[32m+[m[32m{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591560421958 ""}[m
[32m+[m[32m{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591560422080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591560422080 ""}[m
[32m+[m[32m{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591560422132 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591560422132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591560422132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591560422132 ""}[m
[32m+[m[32m{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591560422160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 23:07:02 2020 " "Processing ended: Sun Jun 07 23:07:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591560422160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591560422160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591560422160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591560422160 ""}[m
[1mdiff --git a/db/verilog_project2.(0).cnf.cdb b/db/verilog_project2.(0).cnf.cdb[m
[1mindex 55578ef..3658d25 100644[m
Binary files a/db/verilog_project2.(0).cnf.cdb and b/db/verilog_project2.(0).cnf.cdb differ
[1mdiff --git a/db/verilog_project2.(0).cnf.hdb b/db/verilog_project2.(0).cnf.hdb[m
[1mindex c3871cc..bc66e13 100644[m
Binary files a/db/verilog_project2.(0).cnf.hdb and b/db/verilog_project2.(0).cnf.hdb differ
[1mdiff --git a/db/verilog_project2.cmp.rdb b/db/verilog_project2.cmp.rdb[m
[1mindex b1a4be5..abba565 100644[m
Binary files a/db/verilog_project2.cmp.rdb and b/db/verilog_project2.cmp.rdb differ
[1mdiff --git a/db/verilog_project2.db_info b/db/verilog_project2.db_info[m
[1mindex dcb78b0..4ae8e4d 100644[m
[1m--- a/db/verilog_project2.db_info[m
[1m+++ b/db/verilog_project2.db_info[m
[36m@@ -1,3 +1,3 @@[m
 Quartus_Version = Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition[m
 Version_Index = 302049280[m
[31m-Creation_Time = Sun Jun 07 03:28:13 2020[m
[32m+[m[32mCreation_Time = Sun Jun 07 19:07:51 2020[m
[1mdiff --git a/db/verilog_project2.hier_info b/db/verilog_project2.hier_info[m
[1mindex fd70279..b2b66b1 100644[m
[1m--- a/db/verilog_project2.hier_info[m
[1m+++ b/db/verilog_project2.hier_info[m
[36m@@ -1,46 +1,91 @@[m
[31m-|isEvenNumber[m
[31m-result <= result.DB_MAX_OUTPUT_PORT_TYPE[m
[32m+[m[32m|isFibonacci[m
[32m+[m[32mresult <= result$latch.DB_MAX_OUTPUT_PORT_TYPE[m
[32m+[m[32mstuckState[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE[m
[32m+[m[32mstuckState[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE[m
[32m+[m[32mstuckState[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE[m
[32m+[m[32mstuckState[3] <= stuckState[3].DB_MAX_OUTPUT_PORT_TYPE[m
 clock => currentState~1.DATAIN[m
 reset => currentState.OUTPUTSELECT[m
 reset => currentState.OUTPUTSELECT[m
 reset => currentState.OUTPUTSELECT[m
 reset => currentState.OUTPUTSELECT[m
[32m+[m[32mreset => currentState.OUTPUTSELECT[m
[32m+[m[32mreset => currentState.OUTPUTSELECT[m
[32m+[m[32mreset => currentState.OUTPUTSELECT[m
[32m+[m[32mreset => currentState.OUTPUTSELECT[m
[32m+[m[32mreset => currentState.OUTPUTSELECT[m
[32m+[m[32mgo_i => nextState.OUTPUTSELECT[m
[32m+[m[32mgo_i => nextState.OUTPUTSELECT[m
[32m+[m[32mgo_i => nextState.OUTPUTSELECT[m
[32m+[m[32mgo_i => nextState.OUTPUTSELECT[m
[32m+[m[32mgo_i => nextState.OUTPUTSELECT[m
 go_i => nextState.OUTPUTSELECT[m
 go_i => nextState.OUTPUTSELECT[m
 go_i => nextState.OUTPUTSELECT[m
 go_i => nextState.OUTPUTSELECT[m
[31m-number[0] => Selector3.IN2[m
[31m-number[0] => Selector2.IN1[m
[31m-number[1] => ~NO_FANOUT~[m
[31m-number[2] => ~NO_FANOUT~[m
[31m-number[3] => ~NO_FANOUT~[m
[31m-number[4] => ~NO_FANOUT~[m
[31m-number[5] => ~NO_FANOUT~[m
[31m-number[6] => ~NO_FANOUT~[m
[31m-number[7] => ~NO_FANOUT~[m
[31m-number[8] => ~NO_FANOUT~[m
[31m-number[9] => ~NO_FANOUT~[m
[31m-number[10] => ~NO_FANOUT~[m
[31m-number[11] => ~NO_FANOUT~[m
[31m-number[12] => ~NO_FANOUT~[m
[31m-number[13] => ~NO_FANOUT~[m
[31m-number[14] => ~NO_FANOUT~[m
[31m-number[15] => ~NO_FANOUT~[m
[31m-number[16] => ~NO_FANOUT~[m
[31m-number[17] => ~NO_FANOUT~[m
[31m-number[18] => ~NO_FANOUT~[m
[31m-number[19] => ~NO_FANOUT~[m
[31m-number[20] => ~NO_FANOUT~[m
[31m-number[21] => ~NO_FANOUT~[m
[31m-number[22] => ~NO_FANOUT~[m
[31m-number[23] => ~NO_FANOUT~[m
[31m-number[24] => ~NO_FANOUT~[m
[31m-number[25] => ~NO_FANOUT~[m
[31m-number[26] => ~NO_FANOUT~[m
[31m-number[27] => ~NO_FANOUT~[m
[31m-number[28] => ~NO_FANOUT~[m
[31m-number[29] => ~NO_FANOUT~[m
[31m-number[30] => ~NO_FANOUT~[m
[31m-number[31] => ~NO_FANOUT~[m
[32m+[m[32mnumber[0] => Equal0.IN31[m
[32m+[m[32mnumber[0] => LessThan0.IN32[m
[32m+[m[32mnumber[1] => Equal0.IN30[m
[32m+[m[32mnumber[1] => LessThan0.IN31[m
[32m+[m[32mnumber[2] => Equal0.IN29[m
[32m+[m[32mnumber[2] => LessThan0.IN30[m
[32m+[m[32mnumber[3] => Equal0.IN28[m
[32m+[m[32mnumber[3] => LessThan0.IN29[m
[32m+[m[32mnumber[4] => Equal0.IN27[m
[32m+[m[32mnumber[4] => LessThan0.IN28[m
[32m+[m[32mnumber[5] => Equal0.IN26[m
[32m+[m[32mnumber[5] => LessThan0.IN27[m
[32m+[m[32mnumber[6] => Equal0.IN25[m
[32m+[m[32mnumber[6] => LessThan0.IN26[m
[32m+[m[32mnumber[7] => Equal0.IN24[m
[32m+[m[32mnumber[7] => LessThan0.IN25[m
[32m+[m[32mnumber[8] => Equal0.IN23[m
[32m+[m[32mnumber[8] => LessThan0.IN24[m
[32m+[m[32mnumber[9] => Equal0.IN22[m
[32m+[m[32mnumber[9] => LessThan0.IN23[m
[32m+[m[32mnumber[10] => Equal0.IN21[m
[32m+[m[32mnumber[10] => LessThan0.IN22[m
[32m+[m[32mnumber[11] => Equal0.IN20[m
[32m+[m[32mnumber[11] => LessThan0.IN21[m
[32m+[m[32mnumber[12] => Equal0.IN19[m
[32m+[m[32mnumber[12] => LessThan0.IN20[m
[32m+[m[32mnumber[13] => Equal0.IN18[m
[32m+[m[32mnumber[13] => LessThan0.IN19[m
[32m+[m[32mnumber[14] => Equal0.IN17[m
[32m+[m[32mnumber[14] => LessThan0.IN18[m
[32m+[m[32mnumber[15] => Equal0.IN16[m
[32m+[m[32mnumber[15] => LessThan0.IN17[m
[32m+[m[32mnumber[16] => Equal0.IN15[m
[32m+[m[32mnumber[16] => LessThan0.IN16[m
[32m+[m[32mnumber[17] => Equal0.IN14[m
[32m+[m[32mnumber[17] => LessThan0.IN15[m
[32m+[m[32mnumber[18] => Equal0.IN13[m
[32m+[m[32mnumber[18] => LessThan0.IN14[m
[32m+[m[32mnumber[19] => Equal0.IN12[m
[32m+[m[32mnumber[19] => LessThan0.IN13[m
[32m+[m[32mnumber[20] => Equal0.IN11[m
[32m+[m[32mnumber[20] => LessThan0.IN12[m
[32m+[m[32mnumber[21] => Equal0.IN10[m
[32m+[m[32mnumber[21] => LessThan0.IN11[m
[32m+[m[32mnumber[22] => Equal0.IN9[m
[32m+[m[32mnumber[22] => LessThan0.IN10[m
[32m+[m[32mnumber[23] => Equal0.IN8[m
[32m+[m[32mnumber[23] => LessThan0.IN9[m
[32m+[m[32mnumber[24] => Equal0.IN7[m
[32m+[m[32mnumber[24] => LessThan0.IN8[m
[32m+[m[32mnumber[25] => Equal0.IN6[m
[32m+[m[32mnumber[25] => LessThan0.IN7[m
[32m+[m[32mnumber[26] => Equal0.IN5[m
[32m+[m[32mnumber[26] => LessThan0.IN6[m
[32m+[m[32mnumber[27] => Equal0.IN4[m
[32m+[m[32mnumber[27] => LessThan0.IN5[m
[32m+[m[32mnumber[28] => Equal0.IN3[m
[32m+[m[32mnumber[28] => LessThan0.IN4[m
[32m+[m[32mnumber[29] => Equal0.IN2[m
[32m+[m[32mnumber[29] => LessThan0.IN3[m
[32m+[m[32mnumber[30] => Equal0.IN1[m
[32m+[m[32mnumber[30] => LessThan0.IN2[m
[32m+[m[32mnumber[31] => Equal0.IN0[m
[32m+[m[32mnumber[31] => LessThan0.IN1[m
 [m
 [m
[1mdiff --git a/db/verilog_project2.hif b/db/verilog_project2.hif[m
[1mindex 342105e..c5fb373 100644[m
Binary files a/db/verilog_project2.hif and b/db/verilog_project2.hif differ
[1mdiff --git a/db/verilog_project2.map.bpm b/db/verilog_project2.map.bpm[m
[1mindex 2a6cc26..7a2933f 100644[m
Binary files a/db/verilog_project2.map.bpm and b/db/verilog_project2.map.bpm differ
[1mdiff --git a/db/verilog_project2.map.cdb b/db/verilog_project2.map.cdb[m
[1mindex 1d9e164..6e8bde7 100644[m
Binary files a/db/verilog_project2.map.cdb and b/db/verilog_project2.map.cdb differ
[1mdiff --git a/db/verilog_project2.map.hdb b/db/verilog_project2.map.hdb[m
[1mindex 1ceaf1d..de1cda1 100644[m
Binary files a/db/verilog_project2.map.hdb and b/db/verilog_project2.map.hdb differ
[1mdiff --git a/db/verilog_project2.map.kpt b/db/verilog_project2.map.kpt[m
[1mindex 8405a56..009ed50 100644[m
Binary files a/db/verilog_project2.map.kpt and b/db/verilog_project2.map.kpt differ
[1mdiff --git a/db/verilog_project2.map.qmsg b/db/verilog_project2.map.qmsg[m
[1mindex 7fc4505..518bf4b 100644[m
[1m--- a/db/verilog_project2.map.qmsg[m
[1m+++ b/db/verilog_project2.map.qmsg[m
[36m@@ -1,13 +1,212 @@[m
[31m-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591498136077 ""}[m
[31m-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591498136077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 05:48:55 2020 " "Processing started: Sun Jun 07 05:48:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591498136077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591498136077 ""}[m
[31m-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591498136077 ""}[m
[31m-{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591498136482 ""}[m
[31m-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumber.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumber " "Found entity 1: isEvenNumber" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591498136537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591498136537 ""}[m
[31m-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumbertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumbertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumberTestBench " "Found entity 1: isEvenNumberTestBench" {  } { { "isEvenNumberTestBench.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591498136540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591498136540 ""}[m
[31m-{ "Info" "ISGN_START_ELABORATION_TOP" "isEvenNumber " "Elaborating entity \"isEvenNumber\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591498136573 ""}[m
[31m-{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591498137027 ""}[m
[31m-{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591498137118 ""}[m
[31m-{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591498137208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137208 ""}[m
[31m-{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[1\] " "No output dependent on input pin \"number\[1\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[2\] " "No output dependent on input pin \"number\[2\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[3\] " "No output dependent on input pin \"number\[3\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[4\] " "No output dependent on input pin \"number\[4\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[5\] " "No output dependent on input pin \"number\[5\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[6\] " "No output dependent on input pin \"number\[6\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[7\] " "No output dependent on input pin \"number\[7\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[8\] " "No output dependent on input pin \"number\[8\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[9\] " "No output dependent on input pin \"number\[9\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[10\] " "No output dependent on input pin \"number\[10\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[11\] " "No output dependent on input pin \"number\[11\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[12\] " "No output dependent on input pin \"number\[12\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[13\] " "No output dependent on input pin \"number\[13\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[14\] " "No output dependent on input pin \"number\[14\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[15\] " "No output dependent on input pin \"number\[15\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[16\] " "No output dependent on input pin \"number\[16\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[17\] " "No output dependent on input pin \"number\[17\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[18\] " "No output dependent on input pin \"number\[18\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[19\] " "No output dependent on input pin \"number\[19\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[20\] " "No output dependent on input pin \"number\[20\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[21\] " "No output dependent on input pin \"number\[21\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[22\] " "No output dependent on input pin \"number\[22\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[23\] " "No output dependent on input pin \"number\[23\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[24\] " "No output dependent on input pin \"number\[24\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[25\] " "No output dependent on input pin \"number\[25\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[26\] " "No output dependent on input pin \"number\[26\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[27\] " "No output dependent on input pin \"number\[27\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[28\] " "No output dependent on input pin \"number\[28\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[29\] " "No output dependent on input pin \"number\[29\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[30\] " "No output dependent on input pin \"number\[30\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "number\[31\] " "No output dependent on input pin \"number\[31\]\"" {  } { { "isEvenNumber.v" "" { Text "C:/altera/13.0sp1/projects/project2/isEvenNumber.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591498137236 "|isEvenNumber|number[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1591498137236 ""}[m
[31m-{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591498137238 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591498137238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591498137238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591498137238 ""}[m
[31m-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591498137257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 05:48:57 2020 " "Processing ended: Sun Jun 07 05:48:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591498137257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591498137257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591498137257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591498137257 ""}[m
[32m+[m[32m{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591560466311 ""}[m
[32m+[m[32m{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591560466311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 23:07:46 2020 " "Processing started: Sun Jun 07 23:07:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591560466311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591560466311 ""}[m
[32m+[m[32m{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591560466312 ""}[m
[32m+[m[32m{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591560466719 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumber.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumber " "Found entity 1: isEvenNumber" {  } { { "isEvenNumber.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isEvenNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560466770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560466770 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isevennumbertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file isevennumbertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEvenNumberTestBench " "Found entity 1: isEvenNumberTestBench" {  } { { "isEvenNumberTestBench.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isEvenNumberTestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560466773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560466773 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isfibonacci.v 1 1 " "Found 1 design units, including 1 entities, in source file isfibonacci.v" { { "Info" "ISGN_ENTITY_NAME" "1 isFibonacci " "Found entity 1: isFibonacci" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560466776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560466776 ""}[m
[32m+[m[32m{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isfibonaccitestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file isfibonaccitestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 isFibonacciTestBench " "Found entity 1: isFibonacciTestBench" {  } { { "isFibonacciTestBench.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591560466780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591560466780 ""}[m
[32m+[m[32m{ "Info" "ISGN_START_ELABORATION_TOP" "isFibonacci " "Elaborating entity \"isFibonacci\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591560466818 ""}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib1 isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"fib1\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib2 isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"fib2\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result isFibonacci.v(41) " "Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result isFibonacci.v(41) " "Inferred latch for \"result\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] isFibonacci.v(41) " "Inferred latch for \"res\[0\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] isFibonacci.v(41) " "Inferred latch for \"res\[1\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] isFibonacci.v(41) " "Inferred latch for \"res\[2\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] isFibonacci.v(41) " "Inferred latch for \"res\[3\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] isFibonacci.v(41) " "Inferred latch for \"res\[4\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] isFibonacci.v(41) " "Inferred latch for \"res\[5\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] isFibonacci.v(41) " "Inferred latch for \"res\[6\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] isFibonacci.v(41) " "Inferred latch for \"res\[7\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] isFibonacci.v(41) " "Inferred latch for \"res\[8\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] isFibonacci.v(41) " "Inferred latch for \"res\[9\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] isFibonacci.v(41) " "Inferred latch for \"res\[10\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] isFibonacci.v(41) " "Inferred latch for \"res\[11\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] isFibonacci.v(41) " "Inferred latch for \"res\[12\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466820 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] isFibonacci.v(41) " "Inferred latch for \"res\[13\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] isFibonacci.v(41) " "Inferred latch for \"res\[14\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] isFibonacci.v(41) " "Inferred latch for \"res\[15\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] isFibonacci.v(41) " "Inferred latch for \"res\[16\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] isFibonacci.v(41) " "Inferred latch for \"res\[17\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] isFibonacci.v(41) " "Inferred latch for \"res\[18\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] isFibonacci.v(41) " "Inferred latch for \"res\[19\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] isFibonacci.v(41) " "Inferred latch for \"res\[20\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] isFibonacci.v(41) " "Inferred latch for \"res\[21\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] isFibonacci.v(41) " "Inferred latch for \"res\[22\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] isFibonacci.v(41) " "Inferred latch for \"res\[23\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] isFibonacci.v(41) " "Inferred latch for \"res\[24\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] isFibonacci.v(41) " "Inferred latch for \"res\[25\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] isFibonacci.v(41) " "Inferred latch for \"res\[26\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] isFibonacci.v(41) " "Inferred latch for \"res\[27\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] isFibonacci.v(41) " "Inferred latch for \"res\[28\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] isFibonacci.v(41) " "Inferred latch for \"res\[29\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] isFibonacci.v(41) " "Inferred latch for \"res\[30\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] isFibonacci.v(41) " "Inferred latch for \"res\[31\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[0\] isFibonacci.v(41) " "Inferred latch for \"fib2\[0\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[1\] isFibonacci.v(41) " "Inferred latch for \"fib2\[1\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[2\] isFibonacci.v(41) " "Inferred latch for \"fib2\[2\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[3\] isFibonacci.v(41) " "Inferred latch for \"fib2\[3\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466821 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[4\] isFibonacci.v(41) " "Inferred latch for \"fib2\[4\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[5\] isFibonacci.v(41) " "Inferred latch for \"fib2\[5\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[6\] isFibonacci.v(41) " "Inferred latch for \"fib2\[6\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[7\] isFibonacci.v(41) " "Inferred latch for \"fib2\[7\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[8\] isFibonacci.v(41) " "Inferred latch for \"fib2\[8\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[9\] isFibonacci.v(41) " "Inferred latch for \"fib2\[9\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[10\] isFibonacci.v(41) " "Inferred latch for \"fib2\[10\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[11\] isFibonacci.v(41) " "Inferred latch for \"fib2\[11\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[12\] isFibonacci.v(41) " "Inferred latch for \"fib2\[12\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[13\] isFibonacci.v(41) " "Inferred latch for \"fib2\[13\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[14\] isFibonacci.v(41) " "Inferred latch for \"fib2\[14\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[15\] isFibonacci.v(41) " "Inferred latch for \"fib2\[15\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[16\] isFibonacci.v(41) " "Inferred latch for \"fib2\[16\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[17\] isFibonacci.v(41) " "Inferred latch for \"fib2\[17\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[18\] isFibonacci.v(41) " "Inferred latch for \"fib2\[18\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[19\] isFibonacci.v(41) " "Inferred latch for \"fib2\[19\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[20\] isFibonacci.v(41) " "Inferred latch for \"fib2\[20\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[21\] isFibonacci.v(41) " "Inferred latch for \"fib2\[21\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[22\] isFibonacci.v(41) " "Inferred latch for \"fib2\[22\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[23\] isFibonacci.v(41) " "Inferred latch for \"fib2\[23\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[24\] isFibonacci.v(41) " "Inferred latch for \"fib2\[24\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466822 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[25\] isFibonacci.v(41) " "Inferred latch for \"fib2\[25\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[26\] isFibonacci.v(41) " "Inferred latch for \"fib2\[26\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[27\] isFibonacci.v(41) " "Inferred latch for \"fib2\[27\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[28\] isFibonacci.v(41) " "Inferred latch for \"fib2\[28\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[29\] isFibonacci.v(41) " "Inferred latch for \"fib2\[29\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[30\] isFibonacci.v(41) " "Inferred latch for \"fib2\[30\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib2\[31\] isFibonacci.v(41) " "Inferred latch for \"fib2\[31\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[0\] isFibonacci.v(41) " "Inferred latch for \"fib1\[0\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[1\] isFibonacci.v(41) " "Inferred latch for \"fib1\[1\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[2\] isFibonacci.v(41) " "Inferred latch for \"fib1\[2\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[3\] isFibonacci.v(41) " "Inferred latch for \"fib1\[3\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[4\] isFibonacci.v(41) " "Inferred latch for \"fib1\[4\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[5\] isFibonacci.v(41) " "Inferred latch for \"fib1\[5\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[6\] isFibonacci.v(41) " "Inferred latch for \"fib1\[6\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[7\] isFibonacci.v(41) " "Inferred latch for \"fib1\[7\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[8\] isFibonacci.v(41) " "Inferred latch for \"fib1\[8\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[9\] isFibonacci.v(41) " "Inferred latch for \"fib1\[9\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[10\] isFibonacci.v(41) " "Inferred latch for \"fib1\[10\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[11\] isFibonacci.v(41) " "Inferred latch for \"fib1\[11\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[12\] isFibonacci.v(41) " "Inferred latch for \"fib1\[12\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[13\] isFibonacci.v(41) " "Inferred latch for \"fib1\[13\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[14\] isFibonacci.v(41) " "Inferred latch for \"fib1\[14\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[15\] isFibonacci.v(41) " "Inferred latch for \"fib1\[15\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466823 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[16\] isFibonacci.v(41) " "Inferred latch for \"fib1\[16\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[17\] isFibonacci.v(41) " "Inferred latch for \"fib1\[17\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[18\] isFibonacci.v(41) " "Inferred latch for \"fib1\[18\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[19\] isFibonacci.v(41) " "Inferred latch for \"fib1\[19\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[20\] isFibonacci.v(41) " "Inferred latch for \"fib1\[20\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[21\] isFibonacci.v(41) " "Inferred latch for \"fib1\[21\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[22\] isFibonacci.v(41) " "Inferred latch for \"fib1\[22\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[23\] isFibonacci.v(41) " "Inferred latch for \"fib1\[23\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[24\] isFibonacci.v(41) " "Inferred latch for \"fib1\[24\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[25\] isFibonacci.v(41) " "Inferred latch for \"fib1\[25\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[26\] isFibonacci.v(41) " "Inferred latch for \"fib1\[26\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[27\] isFibonacci.v(41) " "Inferred latch for \"fib1\[27\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[28\] isFibonacci.v(41) " "Inferred latch for \"fib1\[28\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[29\] isFibonacci.v(41) " "Inferred latch for \"fib1\[29\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[30\] isFibonacci.v(41) " "Inferred latch for \"fib1\[30\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib1\[31\] isFibonacci.v(41) " "Inferred latch for \"fib1\[31\]\" at isFibonacci.v(41)" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591560466824 "|isFibonacci"}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\$latch " "Latch result\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_8 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_8" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467350 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467350 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[0\] " "Latch res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467350 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467350 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[1\] " "Latch res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[2\] " "Latch res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[3\] " "Latch res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[4\] " "Latch res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[5\] " "Latch res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[6\] " "Latch res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[7\] " "Latch res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[8\] " "Latch res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[9\] " "Latch res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[10\] " "Latch res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467351 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467351 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[11\] " "Latch res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[12\] " "Latch res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[13\] " "Latch res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[14\] " "Latch res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[15\] " "Latch res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[16\] " "Latch res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[17\] " "Latch res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[18\] " "Latch res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[19\] " "Latch res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[20\] " "Latch res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467352 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467352 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[21\] " "Latch res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[22\] " "Latch res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[23\] " "Latch res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[24\] " "Latch res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[25\] " "Latch res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[26\] " "Latch res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[27\] " "Latch res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[28\] " "Latch res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[29\] " "Latch res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[30\] " "Latch res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467353 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467353 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res\[31\] " "Latch res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_3 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_3" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[0\] " "Latch fib1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[0\] " "Latch fib2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[1\] " "Latch fib1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[1\] " "Latch fib2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[2\] " "Latch fib1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[2\] " "Latch fib2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[3\] " "Latch fib1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[3\] " "Latch fib2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[4\] " "Latch fib1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467354 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467354 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[4\] " "Latch fib2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[5\] " "Latch fib1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[5\] " "Latch fib2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[6\] " "Latch fib1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[6\] " "Latch fib2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[7\] " "Latch fib1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[7\] " "Latch fib2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[8\] " "Latch fib1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[8\] " "Latch fib2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[9\] " "Latch fib1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467355 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467355 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[9\] " "Latch fib2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[10\] " "Latch fib1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[10\] " "Latch fib2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[11\] " "Latch fib1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[11\] " "Latch fib2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[12\] " "Latch fib1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[12\] " "Latch fib2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[13\] " "Latch fib1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467356 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467356 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[13\] " "Latch fib2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[14\] " "Latch fib1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[14\] " "Latch fib2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[15\] " "Latch fib1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[15\] " "Latch fib2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[16\] " "Latch fib1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[16\] " "Latch fib2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[17\] " "Latch fib1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[17\] " "Latch fib2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467357 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467357 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[18\] " "Latch fib1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[18\] " "Latch fib2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[19\] " "Latch fib1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[19\] " "Latch fib2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[20\] " "Latch fib1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[20\] " "Latch fib2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[21\] " "Latch fib1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[21\] " "Latch fib2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[22\] " "Latch fib1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[22\] " "Latch fib2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[23\] " "Latch fib1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467358 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467358 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[23\] " "Latch fib2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[24\] " "Latch fib1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[24\] " "Latch fib2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[25\] " "Latch fib1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[25\] " "Latch fib2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[26\] " "Latch fib1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[26\] " "Latch fib2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[27\] " "Latch fib1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[27\] " "Latch fib2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467359 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467359 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[28\] " "Latch fib1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[28\] " "Latch fib2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[29\] " "Latch fib1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[29\] " "Latch fib2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[30\] " "Latch fib1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[30\] " "Latch fib2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib1\[31\] " "Latch fib1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_4 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_4" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib2\[31\] " "Latch fib2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.STATE_5 " "Ports D and ENA on the latch are fed by the same signal currentState.STATE_5" {  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591560467360 ""}  } { { "isFibonacci.v" "" { Text "C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591560467360 ""}[m
[32m+[m[32m{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591560467537 ""}[m
[32m+[m[32m{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591560467682 ""}[m
[32m+[m[32m{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591560467812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591560467812 ""}[m
[32m+[m[32m{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591560467863 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591560467863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591560467863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591560467863 ""}[m
[32m+[m[32m{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591560467890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 23:07:47 2020 " "Processing ended: Sun Jun 07 23:07:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591560467890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591560467890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591560467890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591560467890 ""}[m
[1mdiff --git a/db/verilog_project2.map.rdb b/db/verilog_project2.map.rdb[m
[1mindex bbd484a..f74a973 100644[m
Binary files a/db/verilog_project2.map.rdb and b/db/verilog_project2.map.rdb differ
[1mdiff --git a/db/verilog_project2.map_bb.cdb b/db/verilog_project2.map_bb.cdb[m
[1mindex d84537a..9a4487d 100644[m
Binary files a/db/verilog_project2.map_bb.cdb and b/db/verilog_project2.map_bb.cdb differ
[1mdiff --git a/db/verilog_project2.map_bb.hdb b/db/verilog_project2.map_bb.hdb[m
[1mindex afa82b3..f14fa3a 100644[m
Binary files a/db/verilog_project2.map_bb.hdb and b/db/verilog_project2.map_bb.hdb differ
[1mdiff --git a/db/verilog_project2.pre_map.hdb b/db/verilog_project2.pre_map.hdb[m
[1mindex 2bf7ff8..e161176 100644[m
Binary files a/db/verilog_project2.pre_map.hdb and b/db/verilog_project2.pre_map.hdb differ
[1mdiff --git a/db/verilog_project2.root_partition.map.reg_db.cdb b/db/verilog_project2.root_partition.map.reg_db.cdb[m
[1mindex 812a601..a334fb8 100644[m
Binary files a/db/verilog_project2.root_partition.map.reg_db.cdb and b/db/verilog_project2.root_partition.map.reg_db.cdb differ
[1mdiff --git a/db/verilog_project2.rtlv.hdb b/db/verilog_project2.rtlv.hdb[m
[1mindex 6254d5c..31cb646 100644[m
Binary files a/db/verilog_project2.rtlv.hdb and b/db/verilog_project2.rtlv.hdb differ
[1mdiff --git a/db/verilog_project2.rtlv_sg.cdb b/db/verilog_project2.rtlv_sg.cdb[m
[1mindex 80b64d8..16e3d90 100644[m
Binary files a/db/verilog_project2.rtlv_sg.cdb and b/db/verilog_project2.rtlv_sg.cdb differ
[1mdiff --git a/db/verilog_project2.sgdiff.cdb b/db/verilog_project2.sgdiff.cdb[m
[1mindex b81cd9a..e2258d9 100644[m
Binary files a/db/verilog_project2.sgdiff.cdb and b/db/verilog_project2.sgdiff.cdb differ
[1mdiff --git a/db/verilog_project2.sgdiff.hdb b/db/verilog_project2.sgdiff.hdb[m
[1mindex a2b4b6f..048a691 100644[m
Binary files a/db/verilog_project2.sgdiff.hdb and b/db/verilog_project2.sgdiff.hdb differ
[1mdiff --git a/db/verilog_project2.smp_dump.txt b/db/verilog_project2.smp_dump.txt[m
[1mindex b1f37b0..092adb5 100644[m
[1m--- a/db/verilog_project2.smp_dump.txt[m
[1m+++ b/db/verilog_project2.smp_dump.txt[m
[36m@@ -1,7 +1,12 @@[m
 [m
[31m-State Machine - |isEvenNumber|currentState[m
[31m-Name currentState.STATE_3 currentState.STATE_2 currentState.STATE_1 currentState.STATE_Initial [m
[31m-currentState.STATE_Initial 0 0 0 0 [m
[31m-currentState.STATE_1 0 0 1 1 [m
[31m-currentState.STATE_2 0 1 0 1 [m
[31m-currentState.STATE_3 1 0 0 1 [m
[32m+[m[32mState Machine - |isFibonacci|currentState[m
[32m+[m[32mName currentState.STATE_7 currentState.STATE_6 currentState.STATE_5 currentState.STATE_4 currentState.STATE_3 currentState.STATE_2 currentState.STATE_1 currentState.STATE_Initial currentState.STATE_8[m[41m [m
[32m+[m[32mcurrentState.STATE_Initial 0 0 0 0 0 0 0 0 0[m[41m [m
[32m+[m[32mcurrentState.STATE_1 0 0 0 0 0 0 1 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_2 0 0 0 0 0 1 0 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_3 0 0 0 0 1 0 0 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_4 0 0 0 1 0 0 0 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_5 0 0 1 0 0 0 0 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_6 0 1 0 0 0 0 0 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_7 1 0 0 0 0 0 0 1 0[m[41m [m
[32m+[m[32mcurrentState.STATE_8 0 0 0 0 0 0 0 1 1[m[41m [m
[1mdiff --git a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.cdb b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.cdb[m
[1mindex eb6361e..06b31db 100644[m
Binary files a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.cdb and b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.cdb differ
[1mdiff --git a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.dpi b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.dpi[m
[1mindex a119061..ab4a4df 100644[m
Binary files a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.dpi and b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.dpi differ
[1mdiff --git a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.cdb b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.cdb[m
[1mindex 28d11ec..abd2328 100644[m
Binary files a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.cdb and b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.cdb differ
[1mdiff --git a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.hdb b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.hdb[m
[1mindex eedfe72..1273605 100644[m
Binary files a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.hdb and b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hbdb.hdb differ
[1mdiff --git a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hdb b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hdb[m
[1mindex fc406c4..35251f1 100644[m
Binary files a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hdb and b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.hdb differ
[1mdiff --git a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.kpt b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.kpt[m
[1mindex b6c5e7f..dd38439 100644[m
Binary files a/incremental_db/compiled_partitions/verilog_project2.root_partition.map.kpt and b/incremental_db/compiled_partitions/verilog_project2.root_partition.map.kpt differ
[1mdiff --git a/isEvenNumber.v b/isEvenNumber.v[m
[1mindex dc801c7..480cf40 100644[m
[1m--- a/isEvenNumber.v[m
[1m+++ b/isEvenNumber.v[m
[36m@@ -1,5 +1,6 @@[m
 module isEvenNumber([m
 	output reg result,[m
[32m+[m	[32moutput reg[1:0] stuckState,[m
 	//output reg counter,[m
 	input wire clock,[m
 	input wire reset,[m
[36m@@ -15,6 +16,7 @@[m [mlocalparam STATE_Initial = 2'd0,[m
 reg[1:0] currentState;[m
 reg[1:0] nextState;[m
 [m
[32m+[m
 always @ (posedge clock) begin[m
 	if (reset)[m
 		currentState <= STATE_Initial;[m
[36m@@ -30,11 +32,11 @@[m [mend[m
 [m
 always @ (*) begin[m
 	nextState = currentState;[m
[32m+[m	[32mstuckState = currentState;[m
 	case (currentState)[m
 		STATE_Initial: begin[m
 			if (go_i)[m
 				nextState = STATE_1;[m
[31m-				result = 1'b0;[m
 		end[m
 		STATE_1: begin[m
 			result = 1'b0;[m
[36m@@ -45,11 +47,11 @@[m [malways @ (*) begin[m
 		end[m
 		STATE_2: begin[m
 			result = 1'b1;[m
[31m-			//nextState = STATE_Initial;[m
[32m+[m			[32mnextState = STATE_Initial;[m
 		end[m
 		STATE_3: begin[m
 			result = 1'b0;[m
[31m-			//nextState = STATE_Initial;[m
[32m+[m			[32mnextState = STATE_Initial;[m
 		end[m
 	endcase[m
 end[m
[1mdiff --git a/isEvenNumberTestBench.v b/isEvenNumberTestBench.v[m
[1mindex 39b84e6..87e0242 100644[m
[1m--- a/isEvenNumberTestBench.v[m
[1m+++ b/isEvenNumberTestBench.v[m
[36m@@ -2,6 +2,7 @@[m
 [m
 module isEvenNumberTestBench();[m
 	wire result;[m
[32m+[m	[32mwire[1:0] stuckState;[m
 	reg[2:0] counter;[m
 	reg clk;[m
 	reg reset;[m
[36m@@ -9,16 +10,17 @@[m [mmodule isEvenNumberTestBench();[m
 	reg[31:0] number;[m
 	// output wire, input reg[m
 [m
[32m+[m
 	initial begin[m
 		clk <= 1'b0;[m
 		counter <= 3'b000;[m
 		reset <= 1'b0;[m
[31m-		number <= 32'b00000000000000000000000011111011;[m
[32m+[m		[32mnumber <= 32'b00000000000000000000000010001101;[m
 		go_i <= 1'b1;[m
 	end[m
 [m
 	always #`CLOCK_TIME clk <= ~clk;[m
[31m-	isEvenNumber ien(result, clk, reset, go_i, number);[m
[32m+[m	[32misEvenNumber ien(result, stuckState, clk, reset, go_i, number);[m
 	// counter'in 0 lanmasi gerekiyor her turdan sonra[m
 	[m
 [m
[36m@@ -31,9 +33,11 @@[m [mmodule isEvenNumberTestBench();[m
 		if (counter == 3'b011)[m
 			begin[m
 			$display("result: %1d", result);[m
[32m+[m			[32m// go_i 0'a atanarak, isEvenNumber'da da state 2 ve 3'den sonra initial state'e gecmesi saglanabilir[m
 			end[m
 		if (counter <= 3'b100)[m
 			counter <= counter + 1;		[m
[32m+[m		[32m//$display("stuckState : %2d, go_i : %1d, result : %1d",stuckState, go_i, result);[m
 	end[m
 	[m
 endmodule[m
\ No newline at end of file[m
[1mdiff --git a/output_files/verilog_project2.done b/output_files/verilog_project2.done[m
[1mindex 1cf6ef6..3e08e3b 100644[m
[1m--- a/output_files/verilog_project2.done[m
[1m+++ b/output_files/verilog_project2.done[m
[36m@@ -1 +1 @@[m
[31m-Sun Jun 07 05:48:57 2020[m
[32m+[m[32mSun Jun 07 23:07:48 2020[m
[1mdiff --git a/output_files/verilog_project2.flow.rpt b/output_files/verilog_project2.flow.rpt[m
[1mindex 2bce30c..60968ad 100644[m
[1m--- a/output_files/verilog_project2.flow.rpt[m
[1m+++ b/output_files/verilog_project2.flow.rpt[m
[36m@@ -1,5 +1,5 @@[m
 Flow report for verilog_project2[m
[31m-Sun Jun 07 05:48:57 2020[m
[32m+[m[32mSun Jun 07 23:07:47 2020[m
 Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition[m
 [m
 [m
[36m@@ -40,18 +40,18 @@[m [mapplicable agreement for further details.[m
 +--------------------------------------------------------------------------------------+[m
 ; Flow Summary                                                                         ;[m
 +------------------------------------+-------------------------------------------------+[m
[31m-; Flow Status                        ; Successful - Sun Jun 07 05:48:57 2020           ;[m
[32m+[m[32m; Flow Status                        ; Successful - Sun Jun 07 23:07:47 2020           ;[m
 ; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;[m
 ; Revision Name                      ; verilog_project2                                ;[m
[31m-; Top-level Entity Name              ; isEvenNumber                                    ;[m
[32m+[m[32m; Top-level Entity Name              ; isFibonacci                                     ;[m
 ; Family                             ; Cyclone III                                     ;[m
 ; Device                             ; EP3C16F484C6                                    ;[m
 ; Timing Models                      ; Final                                           ;[m
[31m-; Total logic elements               ; 3                                               ;[m
[31m-;     Total combinational functions  ; 3                                               ;[m
[31m-;     Dedicated logic registers      ; 3                                               ;[m
[31m-; Total registers                    ; 3                                               ;[m
[31m-; Total pins                         ; 36                                              ;[m
[32m+[m[32m; Total logic elements               ; 296                                             ;[m
[32m+[m[32m;     Total combinational functions  ; 296                                             ;[m
[32m+[m[32m;     Dedicated logic registers      ; 9                                               ;[m
[32m+[m[32m; Total registers                    ; 9                                               ;[m
[32m+[m[32m; Total pins                         ; 40                                              ;[m
 ; Total virtual pins                 ; 0                                               ;[m
 ; Total memory bits                  ; 0                                               ;[m
 ; Embedded Multiplier 9-bit elements ; 0                                               ;[m
[36m@@ -64,29 +64,29 @@[m [mapplicable agreement for further details.[m
 +-------------------+---------------------+[m
 ; Option            ; Setting             ;[m
 +-------------------+---------------------+[m
[31m-; Start date & time ; 06/07/2020 05:48:56 ;[m
[32m+[m[32m; Start date & time ; 06/07/2020 23:07:46 ;[m
 ; Main task         ; Compilation         ;[m
 ; Revision Name     ; verilog_project2    ;[m
 +-------------------+---------------------+[m
 [m
 [m
[31m-+--------------------------------------------------------------------------------------------------------------------------+[m
[31m-; Flow Non-Default Global Settings                                                                                         ;[m
[31m-+-------------------------------------+---------------------------------+------------------+--------------+----------------+[m
[31m-; Assignment Name                     ; Value                           ; Default Value    ; Entity Name  ; Section Id     ;[m
[31m-+-------------------------------------+---------------------------------+------------------+--------------+----------------+[m
[31m-; COMPILER_SIGNATURE_ID               ; 233499638518572.159149813615300 ; --               ; --           ; --             ;[m
[31m-; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --               ; --           ; eda_simulation ;[m
[31m-; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>           ; --           ; --             ;[m
[31m-; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --               ; --           ; --             ;[m
[31m-; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --               ; --           ; --             ;[m
[31m-; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                            ; --               ; --           ; --             ;[m
[31m-; PARTITION_COLOR                     ; 16764057                        ; --               ; isEvenNumber ; Top            ;[m
[31m-; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --               ; isEvenNumber ; Top            ;[m
[31m-; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --               ; isEvenNumber ; Top            ;[m
[31m-; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --               ; --           ; --             ;[m
[31m-; TOP_LEVEL_ENTITY                    ; isEvenNumber                    ; verilog_project2 ; --           ; --             ;[m
[31m-+-------------------------------------+---------------------------------+------------------+--------------+----------------+[m
[32m+[m[32m+-------------------------------------------------------------------------------------------------------------------------+[m
[32m+[m[32m; Flow Non-Default Global Settings                                                                                        ;[m
[32m+[m[32m+-------------------------------------+---------------------------------+------------------+-------------+----------------+[m
[32m+[m[32m; Assignment Name                     ; Value                           ; Default Value    ; Entity Name ; Section Id     ;[m
[32m+[m[32m+-------------------------------------+---------------------------------+------------------+-------------+----------------+[m
[32m+[m[32m; COMPILER_SIGNATURE_ID               ; 233499638518572.159156046601396 ; --               ; --          ; --             ;[m
[32m+[m[32m; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --               ; --          ; eda_simulation ;[m
[32m+[m[32m; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>           ; --          ; --             ;[m
[32m+[m[32m; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --               ; --          ; --             ;[m
[32m+[m[32m; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --               ; --          ; --             ;[m
[32m+[m[32m; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                            ; --               ; --          ; --             ;[m
[32m+[m[32m; PARTITION_COLOR                     ; 16764057                        ; --               ; isFibonacci ; Top            ;[m
[32m+[m[32m; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --               ; isFibonacci ; Top            ;[m
[32m+[m[32m; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --               ; isFibonacci ; Top            ;[m
[32m+[m[32m; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --               ; --          ; --             ;[m
[32m+[m[32m; TOP_LEVEL_ENTITY                    ; isFibonacci                     ; verilog_project2 ; --          ; --             ;[m
[32m+[m[32m+-------------------------------------+---------------------------------+------------------+-------------+----------------+[m
 [m
 [m
 +--------------------------------------------------------------------------------------------------------------------------+[m
[36m@@ -94,8 +94,8 @@[m [mapplicable agreement for further details.[m
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+[m
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;[m
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+[m
[31m-; Analysis & Synthesis ; 00:00:02     ; 1.0                     ; 4564 MB             ; 00:00:01                           ;[m
[31m-; Total                ; 00:00:02     ; --                      ; --                  ; 00:00:01                           ;[m
[32m+[m[32m; Analysis & Synthesis ; 00:00:01     ; 1.0                     ; 4563 MB             ; 00:00:01                           ;[m
[32m+[m[32m; Total                ; 00:00:01     ; --                      ; --                  ; 00:00:01                           ;[m
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+[m
 [m
 [m
[1mdiff --git a/output_files/verilog_project2.map.rpt b/output_files/verilog_project2.map.rpt[m
[1mindex c11477a..81742cb 100644[m
[1m--- a/output_files/verilog_project2.map.rpt[m
[1m+++ b/output_files/verilog_project2.map.rpt[m
[36m@@ -1,5 +1,5 @@[m
 Analysis & Synthesis report for verilog_project2[m
[31m-Sun Jun 07 05:48:57 2020[m
[32m+[m[32mSun Jun 07 23:07:47 2020[m
 Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition[m
 [m
 [m
[36m@@ -13,13 +13,12 @@[m [mQuartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edit[m
   5. Analysis & Synthesis Source Files Read[m
   6. Analysis & Synthesis Resource Usage Summary[m
   7. Analysis & Synthesis Resource Utilization by Entity[m
[31m-  8. State Machine - |isEvenNumber|currentState[m
[31m-  9. Registers Removed During Synthesis[m
[31m- 10. Removed Registers Triggering Further Register Optimizations[m
[32m+[m[32m  8. State Machine - |isFibonacci|currentState[m
[32m+[m[32m  9. User-Specified and Inferred Latches[m
[32m+[m[32m 10. Registers Removed During Synthesis[m
  11. General Register Statistics[m
[31m- 12. Multiplexer Restructuring Statistics (Restructuring Performed)[m
[31m- 13. Elapsed Time Per Partition[m
[31m- 14. Analysis & Synthesis Messages[m
[32m+[m[32m 12. Elapsed Time Per Partition[m
[32m+[m[32m 13. Analysis & Synthesis Messages[m
 [m
 [m
 [m
[36m@@ -45,16 +44,16 @@[m [mapplicable agreement for further details.[m
 +--------------------------------------------------------------------------------------+[m
 ; Analysis & Synthesis Summary                                                         ;[m
 +------------------------------------+-------------------------------------------------+[m
[31m-; Analysis & Synthesis Status        ; Successful - Sun Jun 07 05:48:57 2020           ;[m
[32m+[m[32m; Analysis & Synthesis Status        ; Successful - Sun Jun 07 23:07:47 2020           ;[m
 ; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;[m
 ; Revision Name                      ; verilog_project2                                ;[m
[31m-; Top-level Entity Name              ; isEvenNumber                                    ;[m
[32m+[m[32m; Top-level Entity Name              ; isFibonacci                                     ;[m
 ; Family                             ; Cyclone III                                     ;[m
[31m-; Total logic elements               ; 3                                               ;[m
[31m-;     Total combinational functions  ; 3                                               ;[m
[31m-;     Dedicated logic registers      ; 3                                               ;[m
[31m-; Total registers                    ; 3                                               ;[m
[31m-; Total pins                         ; 36                                              ;[m
[32m+[m[32m; Total logic elements               ; 296                                             ;[m
[32m+[m[32m;     Total combinational functions  ; 296                                             ;[m
[32m+[m[32m;     Dedicated logic registers      ; 9                                               ;[m
[32m+[m[32m; Total registers                    ; 9                                               ;[m
[32m+[m[32m; Total pins                         ; 40                                              ;[m
 ; Total virtual pins                 ; 0                                               ;[m
 ; Total memory bits                  ; 0                                               ;[m
 ; Embedded Multiplier 9-bit elements ; 0                                               ;[m
[36m@@ -68,7 +67,7 @@[m [mapplicable agreement for further details.[m
 ; Option                                                                     ; Setting            ; Default Value      ;[m
 +----------------------------------------------------------------------------+--------------------+--------------------+[m
 ; Device                                                                     ; EP3C16F484C6       ;                    ;[m
[31m-; Top-level entity name                                                      ; isEvenNumber       ; verilog_project2   ;[m
[32m+[m[32m; Top-level entity name                                                      ; isFibonacci        ; verilog_project2   ;[m
 ; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;[m
 ; Use smart compilation                                                      ; Off                ; Off                ;[m
 ; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;[m
[36m@@ -165,38 +164,38 @@[m [mParallel compilation was disabled, but you have multiple processors available. E[m
 +----------------------------------+-----------------+------------------------+----------------------------------------------------+---------+[m
 ; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                       ; Library ;[m
 +----------------------------------+-----------------+------------------------+----------------------------------------------------+---------+[m
[31m-; isEvenNumber.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.0sp1/projects/project2/isEvenNumber.v ;         ;[m
[32m+[m[32m; isFibonacci.v                    ; yes             ; User Verilog HDL File  ; C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v ;         ;[m
 +----------------------------------+-----------------+------------------------+----------------------------------------------------+---------+[m
 [m
 [m
[31m-+-----------------------------------------------------------+[m
[31m-; Analysis & Synthesis Resource Usage Summary               ;[m
[31m-+---------------------------------------------+-------------+[m
[31m-; Resource                                    ; Usage       ;[m
[31m-+---------------------------------------------+-------------+[m
[31m-; Estimated Total logic elements              ; 3           ;[m
[31m-;                                             ;             ;[m
[31m-; Total combinational functions               ; 3           ;[m
[31m-; Logic element usage by number of LUT inputs ;             ;[m
[31m-;     -- 4 input functions                    ; 1           ;[m
[31m-;     -- 3 input functions                    ; 2           ;[m
[31m-;     -- <=2 input functions                  ; 0           ;[m
[31m-;                                             ;             ;[m
[31m-; Logic elements by mode                      ;             ;[m
[31m-;     -- normal mode                          ; 3           ;[m
[31m-;     -- arithmetic mode                      ; 0           ;[m
[31m-;                                             ;             ;[m
[31m-; Total registers                             ; 3           ;[m
[31m-;     -- Dedicated logic registers            ; 3           ;[m
[31m-;     -- I/O registers                        ; 0           ;[m
[31m-;                                             ;             ;[m
[31m-; I/O pins                                    ; 36          ;[m
[31m-; Embedded Multiplier 9-bit elements          ; 0           ;[m
[31m-; Maximum fan-out node                        ; reset~input ;[m
[31m-; Maximum fan-out                             ; 3           ;[m
[31m-; Total fan-out                               ; 53          ;[m
[31m-; Average fan-out                             ; 0.68        ;[m
[31m-+---------------------------------------------+-------------+[m
[32m+[m[32m+--------------------------------------------------------------------+[m
[32m+[m[32m; Analysis & Synthesis Resource Usage Summary                        ;[m
[32m+[m[32m+---------------------------------------------+----------------------+[m
[32m+[m[32m; Resource                                    ; Usage                ;[m
[32m+[m[32m+---------------------------------------------+----------------------+[m
[32m+[m[32m; Estimated Total logic elements              ; 296                  ;[m
[32m+[m[32m;                                             ;                      ;[m
[32m+[m[32m; Total combinational functions               ; 296                  ;[m
[32m+[m[32m; Logic element usage by number of LUT inputs ;                      ;[m
[32m+[m[32m;     -- 4 input functions                    ; 27                   ;[m
[32m+[m[32m;     -- 3 input functions                    ; 162                  ;[m
[32m+[m[32m;     -- <=2 input functions                  ; 107                  ;[m
[32m+[m[32m;                                             ;                      ;[m
[32m+[m[32m; Logic elements by mode                      ;                      ;[m
[32m+[m[32m;     -- normal mode                          ; 234                  ;[m
[32m+[m[32m;     -- arithmetic mode                      ; 62                   ;[m
[32m+[m[32m;                                             ;                      ;[m
[32m+[m[32m; Total registers                             ; 9                    ;[m
[32m+[m[32m;     -- Dedicated logic registers            ; 9                    ;[m
[32m+[m[32m;     -- I/O registers                        ; 0                    ;[m
[32m+[m[32m;                                             ;                      ;[m
[32m+[m[32m; I/O pins                                    ; 40                   ;[m
[32m+[m[32m; Embedded Multiplier 9-bit elements          ; 0                    ;[m
[32m+[m[32m; Maximum fan-out node                        ; currentState.STATE_3 ;[m
[32m+[m[32m; Maximum fan-out                             ; 36                   ;[m
[32m+[m[32m; Total fan-out                               ; 871                  ;[m
[32m+[m[32m; Average fan-out                             ; 2.26                 ;[m
[32m+[m[32m+---------------------------------------------+----------------------+[m
 [m
 [m
 +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+[m
[36m@@ -204,22 +203,134 @@[m [mParallel compilation was disabled, but you have multiple processors available. E[m
 +----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+[m
 ; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;[m
 +----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+[m
[31m-; |isEvenNumber              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 36   ; 0            ; |isEvenNumber       ; work         ;[m
[32m+[m[32m; |isFibonacci               ; 296 (296)         ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |isFibonacci        ; work         ;[m
 +----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+[m
 Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.[m
 [m
 [m
 Encoding Type:  One-Hot[m
[31m-+------------------------------------------------------------------------------------------------------------------------------+[m
[31m-; State Machine - |isEvenNumber|currentState                                                                                   ;[m
[31m-+----------------------------+----------------------+----------------------+----------------------+----------------------------+[m
[31m-; Name                       ; currentState.STATE_3 ; currentState.STATE_2 ; currentState.STATE_1 ; currentState.STATE_Initial ;[m
[31m-+----------------------------+----------------------+----------------------+----------------------+----------------------------+[m
[31m-; currentState.STATE_Initial ; 0                    ; 0                    ; 0                    ; 0                          ;[m
[31m-; currentState.STATE_1       ; 0                    ; 0                    ; 1                    ; 1                          ;[m
[31m-; currentState.STATE_2       ; 0                    ; 1                    ; 0                    ; 1                          ;[m
[31m-; currentState.STATE_3       ; 1                    ; 0                    ; 0                    ; 1                          ;[m
[31m-+----------------------------+----------------------+----------------------+----------------------+----------------------------+[m
[32m+[m[32m+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+[m
[32m+[m[32m; State Machine - |isFibonacci|currentState                                                                                                                                                                                                       ;[m
[32m+[m[32m+----------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------------+----------------------+[m
[32m+[m[32m; Name                       ; currentState.STATE_7 ; currentState.STATE_6 ; currentState.STATE_5 ; currentState.STATE_4 ; currentState.STATE_3 ; currentState.STATE_2 ; currentState.STATE_1 ; currentState.STATE_Initial ; currentState.STATE_8 ;[m
[32m+[m[32m+----------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------------+----------------------+[m
[32m+[m[32m; currentState.STATE_Initial ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_1       ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_2       ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_3       ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_4       ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_5       ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_6       ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_7       ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                          ; 0                    ;[m
[32m+[m[32m; currentState.STATE_8       ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                          ; 1                    ;[m
[32m+[m[32m+----------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------------+----------------------+[m
[32m+[m
[32m+[m
[32m+[m[32m+----------------------------------------------------------------------------------------------------+[m
[32m+[m[32m; User-Specified and Inferred Latches                                                                ;[m
[32m+[m[32m+-----------------------------------------------------+---------------------+------------------------+[m
[32m+[m[32m; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;[m
[32m+[m[32m+-----------------------------------------------------+---------------------+------------------------+[m
[32m+[m[32m; result$latch                                        ; WideOr13            ; yes                    ;[m
[32m+[m[32m; res[0]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[1]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[2]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[3]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[4]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[5]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[6]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[7]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[8]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[9]                                              ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[10]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[11]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[12]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[13]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[14]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[15]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[16]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[17]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[18]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[19]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[20]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[21]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[22]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[23]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[24]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[25]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[26]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[27]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[28]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[29]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[30]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; res[31]                                             ; WideOr12            ; yes                    ;[m
[32m+[m[32m; fib1[0]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[0]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[1]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[1]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[2]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[2]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[3]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[3]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[4]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[4]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[5]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[5]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[6]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[6]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[7]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[7]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[8]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[8]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[9]                                             ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[9]                                             ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[10]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[10]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[11]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[11]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[12]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[12]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[13]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[13]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[14]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[14]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[15]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[15]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[16]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[16]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[17]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[17]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[18]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[18]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[19]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[19]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[20]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[20]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[21]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[21]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[22]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[22]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[23]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[23]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[24]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[24]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[25]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[25]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[26]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[26]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[27]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[27]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[28]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[28]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[29]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[29]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[30]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[30]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; fib1[31]                                            ; WideOr10            ; yes                    ;[m
[32m+[m[32m; fib2[31]                                            ; WideOr11            ; yes                    ;[m
[32m+[m[32m; Number of user-specified and inferred latches = 97  ;                     ;                        ;[m
[32m+[m[32m+-----------------------------------------------------+---------------------+------------------------+[m
[32m+[m[32mNote: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.[m
 [m
 [m
 +------------------------------------------------------------+[m
[36m@@ -229,26 +340,17 @@[m [mEncoding Type:  One-Hot[m
 +---------------------------------------+--------------------+[m
 ; currentState~2                        ; Lost fanout        ;[m
 ; currentState~3                        ; Lost fanout        ;[m
[31m-; currentState.STATE_3                  ; Lost fanout        ;[m
[32m+[m[32m; currentState~4                        ; Lost fanout        ;[m
 ; Total Number of Removed Registers = 3 ;                    ;[m
 +---------------------------------------+--------------------+[m
 [m
 [m
[31m-+------------------------------------------------------------------------------+[m
[31m-; Removed Registers Triggering Further Register Optimizations                  ;[m
[31m-+----------------+--------------------+----------------------------------------+[m
[31m-; Register name  ; Reason for Removal ; Registers Removed due to This Register ;[m
[31m-+----------------+--------------------+----------------------------------------+[m
[31m-; currentState~2 ; Lost Fanouts       ; currentState.STATE_3                   ;[m
[31m-+----------------+--------------------+----------------------------------------+[m
[31m-[m
[31m-[m
 +------------------------------------------------------+[m
 ; General Register Statistics                          ;[m
 +----------------------------------------------+-------+[m
 ; Statistic                                    ; Value ;[m
 +----------------------------------------------+-------+[m
[31m-; Total registers                              ; 3     ;[m
[32m+[m[32m; Total registers                              ; 9     ;[m
 ; Number of registers using Synchronous Clear  ; 0     ;[m
 ; Number of registers using Synchronous Load   ; 0     ;[m
 ; Number of registers using Asynchronous Clear ; 0     ;[m
[36m@@ -258,15 +360,6 @@[m [mEncoding Type:  One-Hot[m
 +----------------------------------------------+-------+[m
 [m
 [m
[31m-+------------------------------------------------------------------------------------------------------------------------------------------+[m
[31m-; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;[m
[31m-+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+[m
[31m-; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;[m
[31m-+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+[m
[31m-; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |isEvenNumber|currentState ;[m
[31m-+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+[m
[31m-[m
[31m-[m
 +-------------------------------+[m
 ; Elapsed Time Per Partition    ;[m
 +----------------+--------------+[m
[36m@@ -282,58 +375,325 @@[m [mEncoding Type:  One-Hot[m
 Info: *******************************************************************[m
 Info: Running Quartus II 64-Bit Analysis & Synthesis[m
     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition[m
[31m-    Info: Processing started: Sun Jun 07 05:48:55 2020[m
[32m+[m[32m    Info: Processing started: Sun Jun 07 23:07:46 2020[m
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_project2 -c verilog_project2[m
 Warning (20028): Parallel compilation is not licensed and has been disabled[m
 Info (12021): Found 1 design units, including 1 entities, in source file isevennumber.v[m
     Info (12023): Found entity 1: isEvenNumber[m
 Info (12021): Found 1 design units, including 1 entities, in source file isevennumbertestbench.v[m
     Info (12023): Found entity 1: isEvenNumberTestBench[m
[31m-Info (12127): Elaborating entity "isEvenNumber" for the top level hierarchy[m
[32m+[m[32mInfo (12021): Found 1 design units, including 1 entities, in source file isfibonacci.v[m
[32m+[m[32m    Info (12023): Found entity 1: isFibonacci[m
[32m+[m[32mInfo (12021): Found 1 design units, including 1 entities, in source file isfibonaccitestbench.v[m
[32m+[m[32m    Info (12023): Found entity 1: isFibonacciTestBench[m
[32m+[m[32mInfo (12127): Elaborating entity "isFibonacci" for the top level hierarchy[m
[32m+[m[32mWarning (10240): Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable "fib1", which holds its previous value in one or more paths through the always construct[m
[32m+[m[32mWarning (10240): Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable "fib2", which holds its previous value in one or more paths through the always construct[m
[32m+[m[32mWarning (10240): Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct[m
[32m+[m[32mWarning (10240): Verilog HDL Always Construct warning at isFibonacci.v(41): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct[m
[32m+[m[32mInfo (10041): Inferred latch for "result" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[0]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[1]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[2]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[3]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[4]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[5]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[6]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[7]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[8]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[9]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[10]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[11]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[12]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[13]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[14]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[15]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[16]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[17]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[18]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[19]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[20]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[21]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[22]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[23]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[24]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[25]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[26]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[27]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[28]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[29]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[30]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "res[31]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[0]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[1]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[2]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[3]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[4]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[5]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[6]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[7]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[8]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[9]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[10]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[11]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[12]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[13]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[14]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[15]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[16]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[17]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[18]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[19]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[20]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[21]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[22]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[23]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[24]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[25]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[26]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[27]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[28]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[29]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[30]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib2[31]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[0]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[1]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[2]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[3]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[4]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[5]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[6]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[7]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[8]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[9]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[10]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[11]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[12]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[13]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[14]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[15]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[16]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[17]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[18]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[19]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[20]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[21]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[22]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[23]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[24]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[25]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[26]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[27]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[28]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[29]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[30]" at isFibonacci.v(41)[m
[32m+[m[32mInfo (10041): Inferred latch for "fib1[31]" at isFibonacci.v(41)[m
[32m+[m[32mWarning (13012): Latch result$latch has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_8[m
[32m+[m[32mWarning (13012): Latch res[0] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[1] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[2] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[3] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[4] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[5] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[6] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[7] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[8] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[9] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[10] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[11] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[12] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[13] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[14] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[15] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[16] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[17] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[18] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[19] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[20] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[21] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[22] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[23] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[24] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[25] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[26] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[27] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[28] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[29] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[30] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch res[31] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_3[m
[32m+[m[32mWarning (13012): Latch fib1[0] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[0] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[1] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[1] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[2] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[2] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[3] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[3] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[4] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[4] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[5] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[5] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[6] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[6] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[7] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[7] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[8] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[8] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[9] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[9] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[10] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[10] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[11] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[11] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[12] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[12] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[13] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[13] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[14] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[14] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[15] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[15] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[16] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[16] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[17] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[17] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[18] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[18] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[19] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[19] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[20] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[20] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[21] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[21] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[22] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[22] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[23] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[23] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[24] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[24] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[25] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[25] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[26] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[26] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[27] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[27] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[28] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[28] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[29] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[29] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[30] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[30] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
[32m+[m[32mWarning (13012): Latch fib1[31] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_4[m
[32m+[m[32mWarning (13012): Latch fib2[31] has unsafe behavior[m
[32m+[m[32m    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.STATE_5[m
 Info (286030): Timing-Driven Synthesis is running[m
 Info (17049): 3 registers lost all their fanouts during netlist optimizations.[m
 Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"[m
     Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL[m
[31m-Warning (21074): Design contains 31 input pin(s) that do not drive logic[m
[31m-    Warning (15610): No output dependent on input pin "number[1]"[m
[31m-    Warning (15610): No output dependent on input pin "number[2]"[m
[31m-    Warning (15610): No output dependent on input pin "number[3]"[m
[31m-    Warning (15610): No output dependent on input pin "number[4]"[m
[31m-    Warning (15610): No output dependent on input pin "number[5]"[m
[31m-    Warning (15610): No output dependent on input pin "number[6]"[m
[31m-    Warning (15610): No output dependent on input pin "number[7]"[m
[31m-    Warning (15610): No output dependent on input pin "number[8]"[m
[31m-    Warning (15610): No output dependent on input pin "number[9]"[m
[31m-    Warning (15610): No output dependent on input pin "number[10]"[m
[31m-    Warning (15610): No output dependent on input pin "number[11]"[m
[31m-    Warning (15610): No output dependent on input pin "number[12]"[m
[31m-    Warning (15610): No output dependent on input pin "number[13]"[m
[31m-    Warning (15610): No output dependent on input pin "number[14]"[m
[31m-    Warning (15610): No output dependent on input pin "number[15]"[m
[31m-    Warning (15610): No output dependent on input pin "number[16]"[m
[31m-    Warning (15610): No output dependent on input pin "number[17]"[m
[31m-    Warning (15610): No output dependent on input pin "number[18]"[m
[31m-    Warning (15610): No output dependent on input pin "number[19]"[m
[31m-    Warning (15610): No output dependent on input pin "number[20]"[m
[31m-    Warning (15610): No output dependent on input pin "number[21]"[m
[31m-    Warning (15610): No output dependent on input pin "number[22]"[m
[31m-    Warning (15610): No output dependent on input pin "number[23]"[m
[31m-    Warning (15610): No output dependent on input pin "number[24]"[m
[31m-    Warning (15610): No output dependent on input pin "number[25]"[m
[31m-    Warning (15610): No output dependent on input pin "number[26]"[m
[31m-    Warning (15610): No output dependent on input pin "number[27]"[m
[31m-    Warning (15610): No output dependent on input pin "number[28]"[m
[31m-    Warning (15610): No output dependent on input pin "number[29]"[m
[31m-    Warning (15610): No output dependent on input pin "number[30]"[m
[31m-    Warning (15610): No output dependent on input pin "number[31]"[m
[31m-Info (21057): Implemented 39 device resources after synthesis - the final resource count might be different[m
[32m+[m[32mInfo (21057): Implemented 336 device resources after synthesis - the final resource count might be different[m
     Info (21058): Implemented 35 input pins[m
[31m-    Info (21059): Implemented 1 output pins[m
[31m-    Info (21061): Implemented 3 logic cells[m
[31m-Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings[m
[31m-    Info: Peak virtual memory: 4574 megabytes[m
[31m-    Info: Processing ended: Sun Jun 07 05:48:57 2020[m
[31m-    Info: Elapsed time: 00:00:02[m
[31m-    Info: Total CPU time (on all processors): 00:00:01[m
[32m+[m[32m    Info (21059): Implemented 5 output pins[m
[32m+[m[32m    Info (21061): Implemented 296 logic cells[m
[32m+[m[32mInfo: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 199 warnings[m
[32m+[m[32m    Info: Peak virtual memory: 4573 megabytes[m
[32m+[m[32m    Info: Processing ended: Sun Jun 07 23:07:47 2020[m
[32m+[m[32m    Info: Elapsed time: 00:00:01[m
[32m+[m[32m    Info: Total CPU time (on all processors): 00:00:02[m
 [m
 [m
[1mdiff --git a/output_files/verilog_project2.map.summary b/output_files/verilog_project2.map.summary[m
[1mindex 2ade6f0..3ed9dc6 100644[m
[1m--- a/output_files/verilog_project2.map.summary[m
[1m+++ b/output_files/verilog_project2.map.summary[m
[36m@@ -1,13 +1,13 @@[m
[31m-Analysis & Synthesis Status : Successful - Sun Jun 07 05:48:57 2020[m
[32m+[m[32mAnalysis & Synthesis Status : Successful - Sun Jun 07 23:07:47 2020[m
 Quartus II 64-Bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition[m
 Revision Name : verilog_project2[m
[31m-Top-level Entity Name : isEvenNumber[m
[32m+[m[32mTop-level Entity Name : isFibonacci[m
 Family : Cyclone III[m
[31m-Total logic elements : 3[m
[31m-    Total combinational functions : 3[m
[31m-    Dedicated logic registers : 3[m
[31m-Total registers : 3[m
[31m-Total pins : 36[m
[32m+[m[32mTotal logic elements : 296[m
[32m+[m[32m    Total combinational functions : 296[m
[32m+[m[32m    Dedicated logic registers : 9[m
[32m+[m[32mTotal registers : 9[m
[32m+[m[32mTotal pins : 40[m
 Total virtual pins : 0[m
 Total memory bits : 0[m
 Embedded Multiplier 9-bit elements : 0[m
[1mdiff --git a/simulation/modelsim/msim_transcript b/simulation/modelsim/msim_transcript[m
[1mindex 4a5637a..7d13735 100644[m
[1m--- a/simulation/modelsim/msim_transcript[m
[1m+++ b/simulation/modelsim/msim_transcript[m
[36m@@ -10,31 +10,3585 @@[m
 # ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.[m
 #          Updated modelsim.ini.[m
 # [m
[31m-# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/project2 {C:/altera/13.0sp1/projects/project2/isEvenNumber.v}[m
[32m+[m[32m# vlog -vlog01compat -work work +incdir+C:/Users/DELL/Desktop/NumberAnalyzer {C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v}[m
 # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012[m
[31m-# -- Compiling module isEvenNumber[m
[32m+[m[32m# -- Compiling module isFibonacci[m
 # [m
 # Top level modules:[m
[31m-# 	isEvenNumber[m
[32m+[m[32m# 	isFibonacci[m
 # [m
[31m-vlog -reportprogress 300 -work work C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v[m
[32m+[m[32mvlog -reportprogress 300 -work work C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v[m
 # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012[m
[31m-# -- Compiling module isEvenNumberTestBench[m
[32m+[m[32m# -- Compiling module isFibonacciTestBench[m
 # [m
 # Top level modules:[m
[31m-# 	isEvenNumberTestBench[m
[31m-vsim work.isEvenNumberTestBench[m
[31m-# vsim work.isEvenNumberTestBench [m
[31m-# Loading work.isEvenNumberTestBench[m
[31m-# Loading work.isEvenNumber[m
[32m+[m[32m# 	isFibonacciTestBench[m
[32m+[m[32mvsim work.isFibonacciTestBench[m
[32m+[m[32m# vsim work.isFibonacciTestBench[m[41m [m
[32m+[m[32m# Loading work.isFibonacciTestBench[m
[32m+[m[32m# Loading work.isFibonacci[m
 add wave -position insertpoint  \[m
[31m-sim:/isEvenNumberTestBench/result \[m
[31m-sim:/isEvenNumberTestBench/counter \[m
[31m-sim:/isEvenNumberTestBench/clk \[m
[31m-sim:/isEvenNumberTestBench/reset \[m
[31m-sim:/isEvenNumberTestBench/go_i \[m
[31m-sim:/isEvenNumberTestBench/number[m
[32m+[m[32msim:/isFibonacciTestBench/result \[m
[32m+[m[32msim:/isFibonacciTestBench/stuckState \[m
[32m+[m[32msim:/isFibonacciTestBench/clk \[m
[32m+[m[32msim:/isFibonacciTestBench/reset \[m
[32m+[m[32msim:/isFibonacciTestBench/go_i \[m
[32m+[m[32msim:/isFibonacciTestBench/number \[m
[32m+[m[32msim:/isFibonacciTestBench/counter[m
 step -current[m
[32m+[m[32m# state:    0, go_i : 1, result : x[m
[32m+[m[32m# state:    1, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
[32m+[m[32m# state:    2, go_i : 1, result : x[m
[32m+[m[32m# state:    3, go_i : 1, result : x[m
[32m+[m[32m# state:    4, go_i : 1, result : x[m
[32m+[m[32m# state:    5, go_i : 1, result : x[m
[32m+[m[32m# state:    6, go_i : 1, result : x[m
 # result: 0[m
[32m+[m[32m# state:    8, go_i : 1, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
 # Break key hit [m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
[32m+[m[32m# state:    0, go_i : 0, result : 0[m
 # Simulation stop requested.[m
[1mdiff --git a/simulation/modelsim/rtl_work/_info b/simulation/modelsim/rtl_work/_info[m
[1mindex e7b94c4..00f7fdb 100644[m
[1m--- a/simulation/modelsim/rtl_work/_info[m
[1m+++ b/simulation/modelsim/rtl_work/_info[m
[36m@@ -2,45 +2,45 @@[m [mm255[m
 K3[m
 13[m
 cModel Technology[m
[31m-Z0 dC:\altera\13.0sp1\projects\project2\simulation\modelsim[m
[31m-visEvenNumber[m
[31m-I==FjZHJ`a0@okNiVh;l3o2[m
[31m-VOW0A[CmQ;_K7TfSd[^Yc71[m
[31m-Z1 dC:\altera\13.0sp1\projects\project2\simulation\modelsim[m
[31m-w1591495333[m
[31m-8C:/altera/13.0sp1/projects/project2/isEvenNumber.v[m
[31m-FC:/altera/13.0sp1/projects/project2/isEvenNumber.v[m
[32m+[m[32mZ0 dC:\Users\DELL\Desktop\NumberAnalyzer\simulation\modelsim[m
[32m+[m[32mvisFibonacci[m
[32m+[m[32mIkbUQaT159]9O2JzDIQUlH3[m
[32m+[m[32mVG_`hn`51E[[Jcek[L?<TI1[m
[32m+[m[32mZ1 dC:\Users\DELL\Desktop\NumberAnalyzer\simulation\modelsim[m
[32m+[m[32mw1591558315[m
[32m+[m[32m8C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v[m
[32m+[m[32mFC:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v[m
 L0 1[m
 Z2 OV;L;10.1d;51[m
 r1[m
 31[m
 o-vlog01compat -work work -O0[m
[31m-nis@even@number[m
[32m+[m[32mnis@fibonacci[m
 !i10b 1[m
[31m-!s100 1^3bgg;:cBbOaMR=h834Z1[m
[32m+[m[32m!s100 5RDZV3K<`ZgS8kk;Lf4J90[m
 !s85 0[m
[31m-!s108 1591498147.435000[m
[31m-!s107 C:/altera/13.0sp1/projects/project2/isEvenNumber.v|[m
[31m-!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/13.0sp1/projects/project2|C:/altera/13.0sp1/projects/project2/isEvenNumber.v|[m
[32m+[m[32m!s108 1591560477.920000[m
[32m+[m[32m!s107 C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v|[m
[32m+[m[32m!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/NumberAnalyzer|C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v|[m
 !s101 -O0[m
[31m-!s92 -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/project2 -O0[m
[31m-visEvenNumberTestBench[m
[32m+[m[32m!s92 -vlog01compat -work work +incdir+C:/Users/DELL/Desktop/NumberAnalyzer -O0[m
[32m+[m[32mvisFibonacciTestBench[m
 !i10b 1[m
[31m-!s100 FfMQ4V<:Cm<<>JkBaE4VE0[m
[31m-I1AhlN@?3M41zShFzSVmza1[m
[31m-V]235IzUD[5H:HRgM:4f1I3[m
[32m+[m[32m!s100 LPnTH_oCn0Q[000gI<AOD2[m
[32m+[m[32mIISdG9?]m1^HeC19z=oCh30[m
[32m+[m[32mV4ni=7O`mcMZY^]:l3=Z8R3[m
 R1[m
[31m-w1591498133[m
[31m-8C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v[m
[31m-FC:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v[m
[32m+[m[32mw1591560464[m
[32m+[m[32m8C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v[m
[32m+[m[32mFC:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v[m
 L0 3[m
 R2[m
 r1[m
 !s85 0[m
 31[m
[31m-!s108 1591498156.886000[m
[31m-!s107 C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v|[m
[31m-!s90 -reportprogress|300|-work|work|C:/altera/13.0sp1/projects/project2/isEvenNumberTestBench.v|[m
[32m+[m[32m!s108 1591560485.080000[m
[32m+[m[32m!s107 C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v|[m
[32m+[m[32m!s90 -reportprogress|300|-work|work|C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacciTestBench.v|[m
 !s101 -O0[m
 o-work work -O0[m
[31m-nis@even@number@test@bench[m
[32m+[m[32mnis@fibonacci@test@bench[m
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number/_primary.dat b/simulation/modelsim/rtl_work/is@even@number/_primary.dat[m
[1mdeleted file mode 100644[m
[1mindex cb0a200..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number/_primary.dat and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number/_primary.dbs b/simulation/modelsim/rtl_work/is@even@number/_primary.dbs[m
[1mdeleted file mode 100644[m
[1mindex cbef103..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number/_primary.dbs and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number/_primary.vhd b/simulation/modelsim/rtl_work/is@even@number/_primary.vhd[m
[1mdeleted file mode 100644[m
[1mindex e2048e0..0000000[m
[1m--- a/simulation/modelsim/rtl_work/is@even@number/_primary.vhd[m
[1m+++ /dev/null[m
[36m@@ -1,11 +0,0 @@[m
[31m-library verilog;[m
[31m-use verilog.vl_types.all;[m
[31m-entity isEvenNumber is[m
[31m-    port([m
[31m-        result          : out    vl_logic;[m
[31m-        clock           : in     vl_logic;[m
[31m-        reset           : in     vl_logic;[m
[31m-        go_i            : in     vl_logic;[m
[31m-        number          : in     vl_logic_vector(31 downto 0)[m
[31m-    );[m
[31m-end isEvenNumber;[m
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number/verilog.prw b/simulation/modelsim/rtl_work/is@even@number/verilog.prw[m
[1mdeleted file mode 100644[m
[1mindex 652e307..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number/verilog.prw and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number/verilog.psm b/simulation/modelsim/rtl_work/is@even@number/verilog.psm[m
[1mdeleted file mode 100644[m
[1mindex 0dd23ef..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number/verilog.psm and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.dat b/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.dat[m
[1mdeleted file mode 100644[m
[1mindex 9b8ef5f..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.dat and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.dbs b/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.dbs[m
[1mdeleted file mode 100644[m
[1mindex b0098f5..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.dbs and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.vhd b/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.vhd[m
[1mdeleted file mode 100644[m
[1mindex b698b3c..0000000[m
[1m--- a/simulation/modelsim/rtl_work/is@even@number@test@bench/_primary.vhd[m
[1m+++ /dev/null[m
[36m@@ -1,4 +0,0 @@[m
[31m-library verilog;[m
[31m-use verilog.vl_types.all;[m
[31m-entity isEvenNumberTestBench is[m
[31m-end isEvenNumberTestBench;[m
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number@test@bench/verilog.prw b/simulation/modelsim/rtl_work/is@even@number@test@bench/verilog.prw[m
[1mdeleted file mode 100644[m
[1mindex 9ef0650..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number@test@bench/verilog.prw and /dev/null differ
[1mdiff --git a/simulation/modelsim/rtl_work/is@even@number@test@bench/verilog.psm b/simulation/modelsim/rtl_work/is@even@number@test@bench/verilog.psm[m
[1mdeleted file mode 100644[m
[1mindex 5037954..0000000[m
Binary files a/simulation/modelsim/rtl_work/is@even@number@test@bench/verilog.psm and /dev/null differ
[1mdiff --git a/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do b/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do[m
[1mindex f10d87d..fb2ba67 100644[m
[1m--- a/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do[m
[1m+++ b/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do[m
[36m@@ -5,5 +5,5 @@[m [mif {[file exists rtl_work]} {[m
 vlib rtl_work[m
 vmap work rtl_work[m
 [m
[31m-vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/project2 {C:/altera/13.0sp1/projects/project2/isEvenNumber.v}[m
[32m+[m[32mvlog -vlog01compat -work work +incdir+C:/Users/DELL/Desktop/NumberAnalyzer {C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v}[m
 [m
[1mdiff --git a/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do.bak11 b/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do.bak11[m
[1mindex f10d87d..fb2ba67 100644[m
[1m--- a/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do.bak11[m
[1m+++ b/simulation/modelsim/verilog_project2_run_msim_rtl_verilog.do.bak11[m
[36m@@ -5,5 +5,5 @@[m [mif {[file exists rtl_work]} {[m
 vlib rtl_work[m
 vmap work rtl_work[m
 [m
[31m-vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/project2 {C:/altera/13.0sp1/projects/project2/isEvenNumber.v}[m
[32m+[m[32mvlog -vlog01compat -work work +incdir+C:/Users/DELL/Desktop/NumberAnalyzer {C:/Users/DELL/Desktop/NumberAnalyzer/isFibonacci.v}[m
 [m
[1mdiff --git a/simulation/modelsim/vsim.wlf b/simulation/modelsim/vsim.wlf[m
[1mindex de16695..1b3ac57 100644[m
Binary files a/simulation/modelsim/vsim.wlf and b/simulation/modelsim/vsim.wlf differ
[1mdiff --git a/verilog_project2.qsf b/verilog_project2.qsf[m
[1mindex 1c88407..d12db2b 100644[m
[1m--- a/verilog_project2.qsf[m
[1m+++ b/verilog_project2.qsf[m
[36m@@ -38,7 +38,7 @@[m
 [m
 set_global_assignment -name FAMILY "Cyclone III"[m
 set_global_assignment -name DEVICE EP3C16F484C6[m
[31m-set_global_assignment -name TOP_LEVEL_ENTITY isEvenNumber[m
[32m+[m[32mset_global_assignment -name TOP_LEVEL_ENTITY isFibonacci[m
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"[m
 set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:42:54  JUNE 07, 2020"[m
 set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"[m
[36m@@ -51,6 +51,8 @@[m [mset_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"[m
 set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation[m
 set_global_assignment -name VERILOG_FILE isEvenNumber.v[m
 set_global_assignment -name VERILOG_FILE isEvenNumberTestBench.v[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE isFibonacci.v[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE isFibonacciTestBench.v[m
 set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top[m
 set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top[m
 set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top[m
[1mdiff --git a/verilog_project2.qws b/verilog_project2.qws[m
[1mdeleted file mode 100644[m
[1mindex 6a88d41..0000000[m
Binary files a/verilog_project2.qws and /dev/null differ
