

================================================================
== Vitis HLS Report for 'mont_update_m_a'
================================================================
* Date:           Thu Dec 12 16:24:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_V_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %a_V_read" [rsa.cpp:23]   --->   Operation 2 'read' 'a_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%temp_read = read i130 @_ssdm_op_Read.ap_auto.i130, i130 %temp" [rsa.cpp:23]   --->   Operation 3 'read' 'temp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_V = partselect i129 @_ssdm_op_PartSelect.i129.i130.i32.i32, i130 %temp_read, i32 1, i32 129"   --->   Operation 4 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i129 %r_V"   --->   Operation 5 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i127 @_ssdm_op_PartSelect.i127.i128.i32.i32, i128 %a_V_read_3, i32 1, i32 127"   --->   Operation 6 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i127 %r_V_3"   --->   Operation 7 'zext' 'zext_ln1669_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv = insertvalue i258 <undef>, i130 %zext_ln1669" [rsa.cpp:27]   --->   Operation 8 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i258 %mrv, i128 %zext_ln1669_1" [rsa.cpp:27]   --->   Operation 9 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i258 %mrv_1" [rsa.cpp:27]   --->   Operation 10 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read_3    (read       ) [ 00]
temp_read     (read       ) [ 00]
r_V           (partselect ) [ 00]
zext_ln1669   (zext       ) [ 00]
r_V_3         (partselect ) [ 00]
zext_ln1669_1 (zext       ) [ 00]
mrv           (insertvalue) [ 00]
mrv_1         (insertvalue) [ 00]
ret_ln27      (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i130"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i129.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="a_V_read_3_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="128" slack="0"/>
<pin id="22" dir="0" index="1" bw="128" slack="0"/>
<pin id="23" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read_3/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="temp_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="130" slack="0"/>
<pin id="28" dir="0" index="1" bw="130" slack="0"/>
<pin id="29" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="r_V_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="129" slack="0"/>
<pin id="34" dir="0" index="1" bw="130" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="0" index="3" bw="9" slack="0"/>
<pin id="37" dir="1" index="4" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="zext_ln1669_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="129" slack="0"/>
<pin id="44" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="r_V_3_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="127" slack="0"/>
<pin id="48" dir="0" index="1" bw="128" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="0" index="3" bw="8" slack="0"/>
<pin id="51" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln1669_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="127" slack="0"/>
<pin id="58" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mrv_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="258" slack="0"/>
<pin id="62" dir="0" index="1" bw="129" slack="0"/>
<pin id="63" dir="1" index="2" bw="258" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mrv_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="258" slack="0"/>
<pin id="68" dir="0" index="1" bw="127" slack="0"/>
<pin id="69" dir="1" index="2" bw="258" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="26" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="45"><net_src comp="32" pin="4"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="20" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="59"><net_src comp="46" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="42" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="56" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mont_update_m_a : temp | {1 }
	Port: mont_update_m_a : a_V_read | {1 }
  - Chain level:
	State 1
		zext_ln1669 : 1
		zext_ln1669_1 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln27 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|   read   | a_V_read_3_read_fu_20 |
|          |  temp_read_read_fu_26 |
|----------|-----------------------|
|partselect|       r_V_fu_32       |
|          |      r_V_3_fu_46      |
|----------|-----------------------|
|   zext   |   zext_ln1669_fu_42   |
|          |  zext_ln1669_1_fu_56  |
|----------|-----------------------|
|insertvalue|       mrv_fu_60       |
|          |      mrv_1_fu_66      |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
