


<li>J. A. Velez L. E. Munuera G. Bernabé C. A. Gamboa y A. J. Reyes A. Navarro, C. J. Hernández. "<a href="http://www.ditec.um.es/caps/pdfs/navarro_mmvr05.pdf">Virtual Surgical Telesimulations in Otolaryngology</a>". Proc. of the 13th Annual Medicine Meets Virtual Reality (MMVR), pp. 353-355, Long Beach, USA, January 2005.<br></br></li> <!-- International -->







<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_cf10.pdf">Efficient and Scalable Barrier Synchronization for Many-Core CMPs</a>". Proc. of the ACM Int'l Conference on Computing Frontiers (CF'10), pp. 73-74, Bertinoro, Italy, May 2010.<br></br></li> <!-- International -->







<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_iccs08.pdf">Characterizing the Basic Synchronization and Communication Operation in Dual Cell-based Blades</a>". Proc. of the Int'l Conference on Computational Science (ICCS'08), pp. 456-465, Krakow, Poland, June 2008.<br></br></li> <!-- International LNCS -->







<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_pdp08.pdf">CellStats: a Tool to Evaluate the Basic Synchronization and Communication Operations of the Cell BE</a>". Proc. of the 16th Int'l Euromicro Conference on Parallel, Distributed and Network-Based Computing (PDP'08), pp. 261-268, Toulouse, France, February 2008.<br></br></li> <!-- International -->





<li>Jos&eacute; L. Abell&aacute;n, Alberto Ros, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_iccs13.pdf">Efficient Dir0B Cache Coherency for Many-Core CMPs</a>". , Vol. , No. , pp. 2545-2548, June 2013.<br></br></li> <!-- International LNCS -->



<li>Jos&eacute; L. Abell&aacute;n, Alberto Ros, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_iccs13.pdf">Efficient Dir0B Cache Coherency for Many-Core CMPs</a>". Proc. of the Int'l Conference on Computational Science (ICCS'13), pp. 2545-2548, Barcelona, Spain, June 2013.<br></br></li> <!-- International LNCS -->







<li>Jos&eacute; L. Abell&aacute;n, Alberto Ros, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_icsamos13.pdf">ECONO: Express Coherence Notifications for Efficient Cache Coherency in Many-Core CMPs</a>". Proc. of the 2013 Int’l Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS XIII), pp. 237-244, Samos, Greece, July 2013.<br></br></li> <!-- International -->









<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_bc15.pdf">Efficient Hardware-Supported Synchronization Mechanisms for Manycores</a>". Handbook on Data Centers, Springer, pp. 753-803,  2015.<br></br></li> <!--  -->





<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_icpp10.pdf">A G-line-based Network for Fast and Efficient Barrier Synchronization in Many-Core CMPs</a>". Proc. of the 39th Int'l Conference on Parallel Processing (ICPP'10), pp. 267-276, San Diego, USA, September 2010.<br></br></li> <!-- International -->







<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_ipdps11.pdf">GLocks: Efficient Support for Highly-Contended Locks in Many-Core CMPs</a>". Proc. of the 25th Int'l Parallel &amp; Distributed Processing Symposium (IPDPS'11) (BEST PAPER in the Architectures Track), pp. 1-13, Anchorage, USA, May 2011.<br></br></li> <!-- International -->





<li>Jos&eacute; L. Abell&aacute;n, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/abellan_jsc10.pdf">Characterizing the Basic Synchronization and Communication Operations in Dual Cell-based Blades through CellStats</a>". Journal of Supercomputing, Vol. 53, No. 2, pp. 247-268, August 2010.<br></br></li> <!-- JCR -->







<li>Manuel E. Acacio, &Oacute;scar C&aacute;novas, Jos&eacute; M. Garc&iacute;a and Pedro E. L&oacute;pez de Teruel. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_fgcs02.pdf">MPI-Delphi: An MPI Implementation for Visual Programming Environments and Heterogeneous Computing</a>". Journal of Future Generation Computer Systems, Vol. 18, No. 3, pp. 317-333, January 2002.<br></br></li> <!-- JCR -->







<li>Manuel E. Acacio and Jos&eacute; Manuel Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_jcst03.pdf">Techniques for Improving the Performance and Scalability of Directory-based Shared-Memory Multiprocessors: A Survey</a>". Journal of Computer Science &amp; Technology, Vol. 3, No. 2, pp. 1-8, October 2003.<br></br></li> <!-- no JCR -->









<li>Manuel E. Acacio, Jos&eacute; Gonz&aacute;lez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_hpca01.pdf">A New Scalable Directory Architecture for Large-Scale Multiprocessors</a>". Proc. of the 7th Int'l Symposium on High-Performance Computer Architecture (HPCA-7), pp. 97-106, Monterrey, Mexico, January 2001.<br></br></li> <!-- International -->







<li>Manuel E. Acacio, Jos&eacute; Gonz&aacute;lez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_ipdps02.pdf">A Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors</a>". Proc. of the 16th Int'l Parallel &amp; Distributed Processing Symposium (IPDPS-2002), pp. 62-69, Fort Lauderdale, USA, April 2002.<br></br></li> <!-- International -->







<li>Manuel E. Acacio, Jos&eacute; Gonz&aacute;lez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_pact02.pdf">The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors</a>". Proc. of the 2002 Int’l Conference on Parallel Architectures and Compilation Techniques (PACT 2002), pp. 155-164, Charlottesville, USA, September 2002.<br></br></li> <!-- International -->







<li>Manuel E. Acacio, Jos&eacute; Gonz&aacute;lez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_pdp02.pdf">Reducing the Latency of L2 Misses in Shared-Memory Multiprocessors through On-Chip Directory Integration</a>". Proc. of 10th Euromicro Int'l Conference on Parallel, Distributed and Network-Based Computing (EUROMICRO-PDP'02), pp. 368-375, Las Palmas, Spain, January 2002.<br></br></li> <!-- International -->







<li>Manuel E. Acacio, Jos&eacute; Gonzalez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_sc02.pdf">Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a cc-NUMA Architecture</a>". Proc. of the ACM/IEEE 2002 Conf. Supercomputing (SC-2002), pp. 1-12, Baltimore, USA, November 2002.<br></br></li> <!-- International -->





<li>Manuel E. Acacio, Jos&eacute; Gonzalez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_tpds04.pdf">An Architecture for High-Performance Scalable Shared-Memory Multiprocessors Exploiting On-Chip Integration</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 15, No. 8, pp. 755-768, December 2004.<br></br></li> <!-- JCR -->







<li>Manuel E. Acacio, Jos&eacute; Gonzalez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/acacio_tpds05.pdf">A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 1, pp. 67-79, January 2005.<br></br></li> <!-- JCR -->









<li>Juan L. Arag&oacute;n, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Antonio Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_hipc01.pdf">Confidence Estimation for Branch Prediction Reversal</a>". Proc. of the 8th Int. Conference on High Performance Computing (HiPC), pp. 214-223, Hyderabad, India, December 2001.<br></br></li> <!-- International LNCS -->







<li>Juan L. Arag&oacute;n, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Antonio Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_iccd01.pdf">Selective Branch Prediction Reversal by Correlating with Data Values and Control Flow</a>". Proc. of the 19th IEEE International Conference on Computer Design (ICCD), pp. 228-233, Austin, Texas, USA, September 2001.<br></br></li> <!-- International -->







<li>Juan L. Arag&oacute;n, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Antonio Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_jp01.pdf">Branch Prediction Reversal by Correlating with Data Values</a>". Actas de las XII Jornadas de Paralelismo, pp. 9-14, Valencia, September 2001.<br></br></li> <!-- National -->







<li>Juan L. Arag&oacute;n, Jos&eacute; Gonz&aacute;lez and Antonio Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_hpca03.pdf">Power-Aware Control Speculation through Selective Throttling</a>". Proc. of the 9th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 220-229, Anaheim, California, USA, February 2003.<br></br></li> <!-- International -->





<li>Juan L. Arag&oacute;n, Jos&eacute; Gonz&aacute;lez and Antonio Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_tc06.pdf">Control Speculation for Energy-Efficient Next-Generation Superscalar Processors</a>". IEEE Transactions on Computers, Vol. 55, No. 3, pp. 281-291, March 2006.<br></br></li> <!-- JCR -->









<li>Juan L. Arag&oacute;n, Jos&eacute; Gonz&aacute;lez, Antonio Gonz&aacute;lez and James E. Smith. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_ics02.pdf">Dual Path Instruction Processing</a>". Proc. of the 16th ACM International Conference on Supercomputing (ICS), pp. 220-229, New York, New York, USA, June 2002.<br></br></li> <!-- International -->







<li>Juan L. Arag&oacute;n, Dan Nicolaescu, Alexander V. Veidenbaum and Ana-Mar&iacute;a Badulescu. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_date04.pdf">Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors</a>". Proc. of the IEEE Int. Conference on Design, Automation and Test in Europe (DATE), pp. 1374-1375, Paris, France, February 2004.<br></br></li> <!-- International -->







<li>Juan L. Arag&oacute;n and Alexander V. Veidenbaum. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_acsac05.pdf">Energy-Effective Instruction Fetch Unit for Wide Issue Processors</a>". Proc. of the 10th Asia-Pacific Computer Systems Architecture Conference (ACSAC), pp. 15-27, Singapore, Singapore, October 2005.<br></br></li> <!-- International LNCS -->







<li>Juan L. Arag&oacute;n and Alexander V. Veidenbaum. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_jp04.pdf">Low-power Fetch Unit Design for Superscalar Processors</a>". Actas de las XV Jornadas de Paralelismo, pp. 173-178, Almería, September 2004.<br></br></li> <!-- National -->





<li>Juan L. Arag&oacute;n and Alexander V. Veidenbaum. "<a href="http://www.ditec.um.es/caps/pdfs/aragon_jsa08.pdf">Optimizing CAM-based Instruction Cache Designs for Low-Power Embedded Systems</a>". Journal of Systems Architecture, Vol. 54, No. 12, pp. 1155-1163, January 2008.<br></br></li> <!-- JCR -->









<li>Ana Avil&eacute;s-Gonz&aacute;lez, Juan Piernas and Pilar Gonzalez-Ferez. "<a href="http://www.ditec.um.es/caps/pdfs/aviles_jornadas10.pdf">A Metadata Cluster Based on OSD+ Devices</a>". Actas de las XXI Jornadas de Paralelismo, pp. 331-338, Valencia, España, septiembre 2010.<br></br></li> <!-- National -->





<li>Gregorio Bernab&eacute;, Ricardo Fern&aacute;ndez, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_jpc07.pdf">An Efficient Implementation of a 3D Wavelet Transform Based Encoder on Hyper-Threading Technology</a>". Parallel Computing, Vol. 33, No. 1, pp. 54-72, February 2007.<br></br></li> <!-- JCR -->







<li>Gregorio Bernab&eacute;, Ricardo Fern&aacute;ndez, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_parco07.pdf">An Efficient implementation of a 3D Wavelet Transform based Encoder on Hyper-Threading Technology</a>". Journal of Parallel Computing, Vol. 33, No. 1, pp. 54-72, January 2007.<br></br></li> <!-- JCR -->







<li>Gregorio Bernab&eacute;, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_jss09.pdf">A Lossy 3D Wavelet Transform for High-Quality Compression of Medical Video</a>". Journal of Systems &amp; Software, Vol. 82, No. 3, pp. 526-534, March 2009.<br></br></li> <!-- JCR -->









<li>Gregorio Bernab&eacute;, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Gonz&aacute;lez. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_pdp03.pdf">Reducing 3D Wavelet Transform Execution Time through the Streaming SIMD Extensions</a>". Proc. of the 11th Euromicro Conference on Parallel Distributed and Network based Processing (PDP), pp. 49-56, Genova, Italia, February 2003.<br></br></li> <!-- International -->





<li>Gregorio Bernab&eacute;, Jos&eacute; Gonz&aacute;lez and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_vlsi05.pdf">Reducing 3D Fast Wavelet Transform Execution Time Using Blocking and the Streaming SIMD Extensions</a>". Journal of VLSI Signal Processing Systems, Vol. 41, No. 2, pp. 209-223, September 2005.<br></br></li> <!-- JCR -->









<li>Gregorio Bernab&eacute;, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_euromicro02.pdf">Memory Conscious 3D Wavelet Transform</a>". Proc. of the 28th Euromicro Conference. Multimedia and Telecommunications. (EUROMICRO), pp. 108-113, Dortmund, Alemania, September 2002.<br></br></li> <!-- International -->







<li>Gregorio Bernab&eacute;, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_ispacs01.pdf">Enhancing the Entropy Encoder of a 3D-FWT for High-Quality Compression of Medical Video</a>". Proc. of IEEE International Symposium for Intelligent Signal Processing and Communication Systems (ISPACS), pp. 181-184, Nashville, USA, November 2001.<br></br></li> <!-- International -->







<li>Gregorio Bernab&eacute;, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_itab00.pdf">A New Lossy 3-D Wavelet Transform for High-Quality Compression of Medical Video</a>". Proc. of IEEE EMBS International Conference on Information Technology Applications in Biomedicine (ITAB ITIS), pp. 226-231, Washington, USA, November 2000.<br></br></li> <!-- International -->







<li>Gregorio Bernab&eacute;, Jos&eacute; Gonz&aacute;lez, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_mednet00.pdf">Applying the 3-D Wavelet Transform to Transmit Medical Video in Telemedicine</a>". Proc. of the 5th World Congress on the Internet in Medicine (MEDNET), pp. 204-205, Bruselas, Belgica, November 2000.<br></br></li> <!-- International -->







<li>Gregorio Bernab&eacute;, Gin&eacute;s Guerrero and Juan Fern&aacute;ndez .. "<a href="http://www.ditec.um.es/caps/pdfs/bernabe_lascas12.pdf">CUDA and OpenCL Implementations of 3D Fast Wavelet Transform</a>". 3rd IEEE Latin American Symposium on Circuits and Systems (LASCAS), pp. , Playa del Carmen (Mexico), February 2012.<br></br></li> <!-- International -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_hppac07.pdf">Leakage Energy Reduction in Value Predictors through Static Decay</a>". Proc. of the Int. Workshop on High-Performance, Power-Aware Computing (HP-PAC), held in conjunction with IPDPS'07, pp. 269-275, Long Beach, California, USA, March 2007.<br></br></li> <!-- Workshop -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp06.pdf">Reducing Leakage in Value Predictors by Using Decay Techniques</a>". Actas de las XVII Jornadas de Paralelismo, pp. 61-66, Albacete, September 2006.<br></br></li> <!-- National -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n, Jos&eacute; M. Garc&iacute;a and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_cf07.pdf">Adaptive VP Decay: Making Value Predictors Leakage-efficient Designs for High Performance Processors</a>". Proc. of the 4th ACM Int. Conference on Computing Frontiers (CF), pp. 113-122, Ischia, Italy, May 2007.<br></br></li> <!-- International -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n, Jos&eacute; M. Garc&iacute;a and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp07.pdf">An Adaptive Approach for Reducing Leakage Energy Consumption in Value Predictors</a>". Actas de las XVIII Jornadas de Paralelismo, pp. 107-114, Zaragoza, September 2007.<br></br></li> <!-- National -->





<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n, Jos&eacute; M. Garc&iacute;a and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jsc11.pdf">Leakage-efficient Design of Value Predictors through State and Non-state Preserving Techniques</a>". Journal of Supercomputing, Vol. 55, No. 1, pp. 28-50, January 2011.<br></br></li> <!-- JCR -->









<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n, Jos&eacute; M. Garc&iacute;a, Pavlos Petoumenos and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_ipdps09.pdf">Efficient Microarchitecture Policies for Accurately Adapting to Power Constraints</a>". Proc. of the 23rd IEEE Int. Parallel and Distributed Processing Symposium (IPDPS), pp. 1-12, Rome, Italy, May 2009.<br></br></li> <!-- International -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n, Jos&eacute; M. Garc&iacute;a, Pavlos Petoumenos and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp09.pdf">Energy-Efficient Power Budget Matching</a>". Actas de las XX Jornadas de Paralelismo, pp. 195-200, A Coruña, September 2009.<br></br></li> <!-- National -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_europar11.pdf">Token3D: Reducing Temperature in 3D die-stacked CMPs through Cycle-level Power Control Mechanisms</a>". Proc. of the 17th Int. Conference on Parallel and Distributed Computing (Euro-Par), pp. 295-309, Bordeaux, France, August  2011.<br></br></li> <!-- International -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_ipdps11.pdf">Power Token Balancing: Adapting CMPs to Power Constraints for Parallel Multithreaded Workloads</a>". Proc. of the 25rd IEEE Int. Parallel and Distributed Processing Symposium (IPDPS), pp. 431-442, Anchorage, Alaska, USA, May 2011.<br></br></li> <!-- International -->







<li>Juan M. Cebri&aacute;n, Juan L. Arag&oacute;n and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_jp10.pdf">Mechanisms to Match Power Constraints in CMPs</a>". Actas de las XXI Jornadas de Paralelismo, pp. 185-192, Valencia, September 2010.<br></br></li> <!-- National -->







<li>Juan M. Cebri&aacute;n, Alberto Ros, Ricardo Fern&aacute;ndez-Pascual and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/cebrian_error15.pdf">Early Experiences with Separate Caches for Private and Shared Data</a>". Proc. of the 1st Workshop on E-science ReseaRch leading tO negative Results (ERROR), pp. 572-579, Munich, Germany, September 2015.<br></br></li> <!-- Workshop -->







<li>Blas Cuesta, Alberto Ros, Mar&iacute;a E. G&oacute;mez, Antonio Robles and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/cuesta_isca11.pdf">Increasing the Effectiveness of Directory Caches by Deactivating Coherence for Private Memory Blocks</a>". Proc. of the 38th International Symposium on Computer Architecture (ISCA-38), pp. 93-103, San Jos{\'e}, California, June 2011.<br></br></li> <!-- International -->







<li>Blas Cuesta, Alberto Ros, Mar&iacute;a E. G&oacute;mez, Antonio Robles and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/cuesta_jp11.pdf">Overriding the Coherence Protocol to Improve Directory Caches</a>". Actas de las XXII Jornadas de Paralelismo, pp. 197-202, La Laguna, Tenerife, September 2011.<br></br></li> <!-- National -->





<li>Blas Cuesta, Alberto Ros, Mar&iacute;a E. G&oacute;mez, Antonio Robles and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/cuesta_tc13.pdf">Increasing the Effectiveness of Directory Caches by Avoiding the Tracking of Non-Coherent Memory Blocks</a>". IEEE Transactions on Computers (TC), Vol. , No. , pp. , March 2013.<br></br></li> <!-- JCR -->









<li>Mahdad Davari, Alberto Ros, Erik Hagersten and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/davari_pact15.pdf">An Efficient, Self-Contained, On-Chip, Directory: DIR1-SISD</a>". Proc. of the 24th International Conference on Parallel Architectures and Compilation Techniques (PACT'15), pp. 317-330, San Francisco, CA, USA, October 2015.<br></br></li> <!-- International -->





<li>Mahdad Davari, Alberto Ros, Erik Hagersten and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/davari_taco15.pdf">The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence</a>". Journal of ACM Transactions on Architecture and Code Optimization (TACO), Vol. 12, No. 3, pp. 26:1-26:21, August 2015.<br></br></li> <!-- JCR -->









<li>Albert Esteve, Alberto Ros, Mar&iacute;a E. G&oacute;mez and Antonio Robles. "<a href="http://www.ditec.um.es/caps/pdfs/esteve_jp15.pdf">Temporal-Aware TLB-Based Private Page Classification in CMPs</a>". Actas de las XXVI Jornadas de Paralelismo, pp. 14-23, C{\'o}rdoba, Spain, September 2015.<br></br></li> <!-- National -->







<li>Juan Fern&aacute;ndez, Manuel E. Acacio, Gregorio Bernab&eacute;, Jos&eacute; L. Abell&aacute;n and Joaqu&iacute;n Franco. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_csc08.pdf">Multicore Platforms for Scientific Computing: Cell BE and NVIDIA Tesla</a>". Proc. of the Int'l Conference on Scientific Computing (CSC'08), pp. 167-173, Las Vegas, USA, July 2008.<br></br></li> <!-- International -->







<li>Juan Fern&aacute;ndez, Eitan Frachtenberg and Fabrizio Petrini. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_sc03.pdf">BCS-MPI: a New Approach in the System Software Design for Large-Scale Parallel Computers</a>". Proc. of the 15th Int'l ACM/IEEE Conference on Supercomputing (SC'03), pp. 1-16, Phoenix, USA, November 2003.<br></br></li> <!-- International -->







<li>Juan Fern&aacute;ndez, Eitan Frachtenberg, Fabrizio Petrini, Kei Davis and Jos&eacute; C. Sancho. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_icpp04.pdf">Architectural Support for System Software on Large-Scale Clusters</a>". Proc. of the 33th Int'l Conference on Parallel Processing (ICPP'04), pp. 519-528, Montreal, Canada, August 2004.<br></br></li> <!-- International -->





<li>Juan Fern&aacute;ndez, Eitan Frachtenberg, Fabrizio Petrini and Jos&eacute; C. Sancho. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_cj06.pdf">An Abstract Interface for System Software on Large-Scale Clusters</a>". The Computer Journal, Vol. 49, No. 4, pp. 454-469, May 2006.<br></br></li> <!-- JCR -->









<li>Juan Fern&aacute;ndez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_hipc01.pdf">Performance Evaluation of Real-Time Communication Services on High-Speed LANs under Topology Changes</a>". Proc. of the 8th Int'l Conference on High Performance Computing (HiPC'01), pp. 341-350, Hyderabad, India, December 2001.<br></br></li> <!-- International -->







<li>Juan Fern&aacute;ndez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_ipdps01.pdf">A New Approach to Provide Real-Time Services on High-Speed Local Area Networks</a>". Proc. of the Int'l Workshop on Fault-Tolerant Parallel and Distributed Systems, held in conjunction with IPDPS'01, pp. 1-8, San Francisco, USA, April 2001.<br></br></li> <!-- Workshop -->







<li>Juan Fern&aacute;ndez, Jos&eacute; Manuel Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_lcn02.pdf">Improving the Performance of Real-Time Communication Services on High-Speed LANs under Topology Changes</a>". Proc. of the 27th Int'l IEEE Conference on Local Computer Networks (LCN'02), pp. 385-394, Tampa, USA, November 2002.<br></br></li> <!-- International -->









<li>Juan Fern&aacute;ndez, Fabrizio Petrini and Eitan Frachtenberg. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_eg06.pdf">Achieving Predictable and Scalable Performance with BCS-MPI</a>". Engineering the Grid: Status and Perspective, Beniamino di Martino et al. editors, pp. 1-22, January 2006.<br></br></li> <!-- Book Chapter -->





<li>Juan Fern&aacute;ndez, Fabrizio Petrini and Eitan Frachtenberg. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_ipdps05.pdf">Monitoring and Debugging Parallel Software with BCS-MPI on Large-Scale Clusters</a>". Proc. of the Int'l Workshop on System Management Tools for Large-Scale Parallel Systems, held in conjunction with IPDPS'05, pp. 1-8, Denver, USA, April 2005.<br></br></li> <!-- Workshop -->







<li>Ricardo Fern&aacute;ndez, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_arcs16.pdf">Optimization of a Linked Cache Coherence Protocol for Scalable Manycore Coherence</a>". Proc. of the 29th GI/ITG International Conference on Architecture of Computing Systems (ARCS 2016), pp. , ,  2016.<br></br></li> <!--  -->







<li>Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_jp14.pdf">Evaluaci&oacute;n de un Protocolo de Directorio Basado en Lista de Compartidores para Manycores</a>". Actas de las XXV Jornadas de Paralelismo, pp. 269-274, Valladolid, Spain, September 2014.<br></br></li> <!-- National -->







<li>Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_jp15.pdf">Optimizaci&oacute;n de un Protocolo de Directorio Basado en Lista Simple en Manycores</a>". Actas de las XXVI Jornadas de Paralelismo, pp. 258-267, C{\'o}rdoba, Spain, September 2015.<br></br></li> <!-- National -->







<li>Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_omhi14.pdf">Characterization of a List-Based Directory Cache Coherence Protocol for Manycore CMPs</a>". Proc. of the 3rd Workshop on On-Chip Memory Hierarchies and Interconnects (OMHI), held in conjunction with EuroPar'14, pp. 254-265, Porto, Portugal, August 2014.<br></br></li> <!-- Workshop -->







<li>Ricardo Fern&aacute;ndez, Jos&eacute; M. Garc&iacute;a, Gregorio Bernab&eacute; and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_pdp05.pdf">Optimizing a 3D-FWT Video Encoder for SMPs and Hyperthreading Architectures</a>". Proc. of the 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP-05), pp. 76-83, Lugano, Switzerland, February 2005.<br></br></li> <!-- International -->







<li>Ricardo Fern&aacute;ndez-Pascual, Jos&eacute; M. Garc&iacute;a and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_wddd06.pdf">Validating a Token Coherence Protocol for Scientific Workloads</a>". In the 5th Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD 2006), pp. , Boston, USA, June 2006.<br></br></li> <!--  -->







<li>Ricardo Fern&aacute;ndez-Pascual, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_dsn08.pdf">A Fault-Tolerant Directory-Based Cache Coherence Protocol for CMP Architectures</a>". In Proc. of the 38th Annual IEEE/IFIP Int’l Conference on Dependable Systems and Networks (DSN 2008), pp. 267-276, Anchorage, USA, June 2008.<br></br></li> <!-- International -->







<li>Ricardo Fern&aacute;ndez-Pascual, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_hipc08.pdf">Fault-Tolerant Cache Coherence Protocols for CMPs: Evaluation and Trade-Offs</a>". Proc. of the 15th Int’l Conference on High-Performance Computing (HIPC 2008), pp. 555-568, Bangalore, India, December 2008.<br></br></li> <!-- International LNCS -->







<li>Ricardo Fern&aacute;ndez-Pascual, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_hpca07.pdf">A Low Overhead Fault-Tolerant Coherence Protocol for CMP Architectures</a>". In Proc. of the 13th Int'l Symposium on High Performance Computer Architecture (HPCA-13), pp. 157-168, Phoenix, USA, February 2007.<br></br></li> <!-- International -->





<li>Ricardo Fern&aacute;ndez-Pascual, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_tpds08.pdf">Extending the TokenCMP Cache Coherence Protocol for Low Overhead Fault Tolerance in CMP Architectures</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 19, No. 8, pp. 1044-1056, August 2008.<br></br></li> <!-- JCR -->







<li>Ricardo Fern&aacute;ndez-Pascual, Jos&eacute; M. Garc&iacute;a, Manuel E. Acacio and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_tpds10.pdf">Dealing with Transient Faults in the Interconnection Network of CMPs at the Cache Coherence Level</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 21, No. 8, pp. 1117-1131, August 2010.<br></br></li> <!-- JCR -->







<li>Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/fernandez_jsc16.pdf.pdf">Are Distributed Sharing Codes a Solution to the Scalability Problem of Coherence Directories in Manycores? An Evaluation Study</a>". Journal of Supercomputing, Vol. 72, No. 2, pp. 612-638, February 2016.<br></br></li> <!--  -->







<li>Antonio Flores, Manuel E. Acacio and Juan L. Arag&oacute;n. "<a href="http://www.ditec.um.es/caps/pdfs/flores_jsa10.pdf">Exploiting Address Compression and Heterogeneous Interconnects for Efficient Message Management in Tiled CMPs</a>". Journal of Systems Architecture, Vol. 56, No. 9, pp. 429-441, September 2010.<br></br></li> <!--  -->









<li>Antonio Flores, Manuel E. Acacio and Juan L. Arag&oacute;n. "<a href="http://www.ditec.um.es/caps/pdfs/flores_icpp08.pdf">Address Compression and Heterogeneous Interconnects for Energy-Efficient High-Performance in Tiled CMPs</a>". Proc. of the 37th Int'l Conference on Parallel Processing (ICPP-2008), pp. 295-303, Portland, USA, September 2008.<br></br></li> <!--  -->







<li>Antonio Flores, Juan L. Arag&oacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_hipc07.pdf">Efficient Message Management in Tiled CMP Architectures Using a Heterogeneous Interconnection Network</a>". Proc. of the 14th Int'l Conference on High Performance Computing (HiPC-2007), pp. 133-146, Goa, India, December 2007.<br></br></li> <!-- International LNCS -->







<li>Antonio Flores, Juan L. Arag&oacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_jp06.pdf">SimPower-CMP: Un Simulador de Consumo para CMPs</a>". Actas de las XVII Jornadas de Paralelismo (JP'06), pp. 85-90, Albacete, Septiembre 2006.<br></br></li> <!-- National -->





<li>Antonio Flores, Juan L. Arag&oacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_jsc08.pdf">An Energy Consumption Characterization of On-Chip Interconnection Networks for Tiled CMP Architectures</a>". Journal of Supercomputing, Vol. 45, No. 3, pp. 341-364, September 2008.<br></br></li> <!-- JCR -->









<li>Antonio Flores, Juan L. Arag&oacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_pdp10.pdf">Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects</a>". Proc. of the 18th Euromicro Int'l Conference on Parallel, Distributed and Network-Based Computing (EUROMICRO-PDP'10), pp. 147-154, Pisa, Italy, February 2010.<br></br></li> <!-- International -->







<li>Antonio Flores, Juan L. Arag&oacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_sec07.pdf">Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures</a>". Proc. of the 4th Int'l Symposium on Embedded Computing (SEC-4), pp. 752-757, Niagara Falls, Canada, May 2007.<br></br></li> <!-- International -->





<li>Antonio Flores, Juan L. Arag&oacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/flores_tc10.pdf">Heterogeneous Interconnects for Energy-Efficient Message Management in CMPs</a>". IEEE Transactions on Computers, Vol. 59, No. 1, pp. 16-28, January 2010.<br></br></li> <!-- JCR -->









<li>Eitan Frachtenberg, Kei Davis, Fabrizio Petrini, Juan Fern&aacute;ndez and Jos&eacute; C. Sancho. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_europar04.pdf">Designing Parallel Operating Systems via Parallel Programming</a>". Proc. of the 10th Int'l Conference on Parallel and Distributed Computing (Euro-Par'04), pp. 689-696, Pisa, Italy, August 2004.<br></br></li> <!-- International LNCS -->







<li>Eitan Frachtenberg, Dror G. Feitelson, Juan Fern&aacute;ndez and Fabrizio Petrini. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_hpdc03.pdf">Parallel Job Scheduling under Dynamic Workloads</a>". Proc. of the 9th Int'l Workshop on Job Scheduling Strategies for Parallel Processing, held in conjunction with HPDC'03, pp. 208-227, Seattle, USA, June 2003.<br></br></li> <!-- Workshop -->







<li>Eitan Frachtenberg, Dror G. Feitelson, Fabrizio Petrini and Juan Fern&aacute;ndez. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_ipdps03.pdf">Flexible CoScheduling: Mitigating Load Imbalance and Improving Utilization of Heterogeneous Resources</a>". Proc. of the 17th Int'l IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS 2003) (BEST PAPER in the Architectures Track), pp. 1-10, Nice, France, April 2003.<br></br></li> <!-- International -->





<li>Eitan Frachtenberg, Dror G. Feitelson, Fabrizio Petrini and Juan Fern&aacute;ndez. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_tpds05.pdf">Adaptive Parallel Job Scheduling with Flexible Coscheduling</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 16, No. 11, pp. 1066-1077, November 2005.<br></br></li> <!-- JCR -->









<li>Eitan Frachtenberg, Fabrizio Petrini, Juan Fern&aacute;ndez and Salvador Coll. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_cluster02.pdf">Scalable Resource Management in High Performance Computers</a>". Proc. of the Int'l IEEE Conference on Cluster Computing (Cluster'02), pp. 305-314, Chicago, USA, September 2002.<br></br></li> <!-- International -->





<li>Eitan Frachtenberg, Fabrizio Petrini, Juan Fern&aacute;ndez and Scott Pakin. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_tc06.pdf">STORM: Scalable Resource Management for Large-Scale Parallel Computers</a>". IEEE Transactions on Computers, Vol. 55, No. 12, pp. 1572-1587, December 2006.<br></br></li> <!-- JCR -->









<li>Eitan Frachtenberg, Fabrizio Petrini, Juan Fern&aacute;ndez, Scott Pakin and Salvador Coll. "<a href="http://www.ditec.um.es/caps/pdfs/frachtenberg_sc02.pdf">STORM: Lightning-Fast Resource Management</a>". Proc. of the 14th Int'l ACM/IEEE conference on Supercomputing (SC'02), pp. 1-26, Baltimore, USA, November 2002.<br></br></li> <!-- International -->







<li>Joaqu&iacute;n Franco, Gregorio Bernab&eacute;, Manuel E. Acacio and Juan Fern&aacute;ndez. "<a href="http://www.ditec.um.es/caps/pdfs/franco_pdp09.pdf">A Parallel Implementation of the 2D Wavelet Transform Using CUDA</a>". Proc. of the 17th Int'l Euromicro Conference on Parallel, Distributed and Network-Based Computing (PDP'09), pp. 111-118, Weimar, Germany, February 2009.<br></br></li> <!-- International -->





<li>Joaqu&iacute;n Franco, Gregorio Bernab&eacute;, Juan Fern&aacute;ndez and Manuel Ujald&oacute;n. "<a href="http://www.ditec.um.es/caps/pdfs/franco_iccs10.pdf">Parallel 3D Fast Wavelet Transform on Manycore GPUs and Multicore CPUs</a>". , Vol. 1, No. 1, pp. 1101-1110, June 2010.<br></br></li> <!-- Workshop -->



<li>Joaqu&iacute;n Franco, Gregorio Bernab&eacute;, Juan Fern&aacute;ndez and Manuel Ujald&oacute;n. "<a href="http://www.ditec.um.es/caps/pdfs/franco_iccs10.pdf">Parallel 3D Fast Wavelet Transform on Manycore GPUs and Multicore CPUs</a>". Proc. of the Int'l Workshop on Emerging Parallel Architectures, held in conjunction with ICCS'11, pp. 1101-1110, Amsterdam, The Netherlands, June 2010.<br></br></li> <!-- Workshop -->







<li>Antonio F. G&oacute;mez-Skarmeta, Juan Piernas and Miguel Delgado. "<a href="http://www.ditec.um.es/caps/pdfs/gomez_fuzzy97.pdf">Fuzzy Clustering and Image Reduction</a>". Proc. of the 5th Fuzzy Days. Internationl Conference on Computational Intelligence, pp. 241-249, Dortmund, Germany, April 1997.<br></br></li> <!-- International LNCS -->





<li>Epifanio Gaona, Jos&eacute; L. Abell&aacute;n and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/gaona_jsc15.pdf">Fast and Efficient Commits for Lazy-Lazy Hardware Transactional Memory</a>". Journal of Supercomputing, Vol. 71, No. 12, pp. 4305-4326, December 2015.<br></br></li> <!--  -->









<li>Epifanio Gaona, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/gaona_europar09.pdf">Fast and Efficient Synchronization and Communication Collective Primitives for Dual Cell-based Blades</a>". Proc. of the 15th Int'l Conference on Parallel and Distributed Computing (Euro-Par'09), pp. 900-911, Delft, The Netherlands, August 2009.<br></br></li> <!-- International LNCS -->





<li>Epifanio Gaona, Rub&eacute;n Titos, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/gaona_jsc14.pdf.pdf">Selective Dynamic Serialization for Reducing Energy Consumption in Hardware Transactional Memory Systems</a>". Journal of Supercomputing, Vol. 68, No. 2, pp. 914-934, May 2014.<br></br></li> <!--  -->









<li>Epifanio Gaona, Rub&eacute;n Titos, Juan Fern&aacute;ndez and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/gaona_sbacpad10.pdf">Characterizing Energy Consumption in Hardware Transactional Memory Systems</a>". Proc. of the 22nd Int'l Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'10), pp. 9-16, Petropolis, Brazil, October 2010.<br></br></li> <!-- International -->







<li>Pablo E. Garc&iacute;a, Juan Fern&aacute;ndez, Fabrizio Petrini and Jos&eacute; Manuel Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_europvmmp05.pdf">Assessing MPI Performance on QsNetII</a>". Proc. of the 12th Int'l EuroPVM/MPI Conference (EuroPVM/MPI'05), pp. 399-406, Sorrento, Italy, September 2005.<br></br></li> <!-- International LNCS -->







<li>Antonio Garc&iacute;a-Guirado, Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_icpp11.pdf">Energy-Efficient Cache Coherence Protocols in Chip-Multiprocessors for Server Consolidation</a>". Proc. of the 40th International Conference on Parallel Processing (ICPP-2011), pp. 51-62, Taipei, Taiwan, September 2011.<br></br></li> <!-- International -->







<li>Antonio Garc&iacute;a-Guirado, Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_jp12.pdf">Cach&eacute; de &Uacute;ltimo Nivel Parcialmente Compartida Basada en Distancia</a>". Actas de las XXIII Jornadas de Paralelismo, pp. 425-430, Elche, Spain, September 2012.<br></br></li> <!-- National -->





<li>Antonio Garc&iacute;a-Guirado, Ricardo Fern&aacute;ndez-Pascual, Alberto Ros and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/garcia_taco12.pdf">DAPSCO: Distance-Aware Partially Shared Cache Organization</a>". ACM Transactions on Architecture and Code Optimization (TACO), Vol. 8, No. 4, pp. 25, January 2012.<br></br></li> <!-- JCR -->









<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_jornadas08.pdf">The RAM Enhanced Disk Cache Project (REDCAP)</a>". Actas de la XIX Jornadas de Paralelismo, pp. , Castellón, España, septiembre 2008.<br></br></li> <!-- National -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_jornadas10.pdf">Simultaneous Evaluation of Multiple I/O Strategies</a>". Actas de la XXI Jornadas de Paralelismo, pp. 315-322, Valencia, España, septiembre 2010.<br></br></li> <!-- National -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_mascots08.pdf">Evaluating the Effectiveness of REDCAP to Recover the Locality Missed by Today's Linux Systems</a>". Proc. of the 16th Annual Meeting of the IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS 2008), pp. 367-370, Baltimore, USA, September 2008.<br></br></li> <!-- International -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_msst07.pdf">The RAM Enhanced Disk Cache Project (REDCAP)</a>". Proc. of the 24th IEEE Conference on Mass Storage Systems and Technologies (MSST 2007), pp. 251-256, San Diego, USA, September 2007.<br></br></li> <!-- International -->







<li>Pilar Gonzalez-Ferez, Juan Piernas and Toni Cortes. "<a href="http://www.ditec.um.es/caps/pdfs/gonzalez_sbac_pad10.pdf">Simultaneous Evaluation of Multiple I/O Strategies</a>". Proc. of the 22nd Int’l Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2010), pp. 183-190, Petrópolis, Brasil, October 2010.<br></br></li> <!-- International -->







<li>Stefanos Kaxiras, David Klaftenegger, Magnus Norgren, Alberto Ros and Konstantinos Sagonas. "<a href="http://www.ditec.um.es/caps/pdfs/kaxiras_hpdc15.pdf">Turning Centralized Coherence and Distributed Critical-Section Execution on their Head: A New Approach for Scalable Distributed Shared Memory</a>". Proc. of the 24th International Symposium on High-Performance Parallel and Distributed Computing (HPDC'15), pp. 3-14, Portland, USA, June 2015.<br></br></li> <!-- International -->







<li>Stefanos Kaxiras and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/kaxiras_isca13.pdf">A New Perspective for Efficient Virtual-Cache Coherence</a>". Proc. of the 40th International Symposium on Computer Architecture (ISCA-40), pp. 535-547, Tel-Aviv, Israel, June 2013.<br></br></li> <!-- International -->







<li>Stefanos Kaxiras and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/kaxiras_socc12.pdf">Efficient, Snoopless, SoC Coherence</a>". Proc. of the 25th IEEE International System-on-Chip Conference (IEEE SOCC'12), pp. 230-235, Niagara Falls, NY, USA, September 2012.<br></br></li> <!-- International -->







<li>Sriram Krishnamoorthy, Juan Piernas Canovas, Vinod Tipparaju, Jarek Nieplocha and P. Sadayappan. "<a href="http://www.ditec.um.es/caps/pdfs/krishnamoorthy_cluster07.pdf">Non-collective Parallel I/O for Global Address Space Programming Models</a>". Proc. of the 2007 IEEE International Conference on Cluster Computing, pp. 41-49, Austin, USA, September 2007.<br></br></li> <!-- International -->







<li>Adam Moody, Juan Fern&aacute;ndez, Fabrizio Petrini and Dhabaleswar K. Panda. "<a href="http://www.ditec.um.es/caps/pdfs/moody_sc03.pdf">Scalable NIC-based Reduction on Large-Scale Clusters</a>". Proc. of the 15th Int'l ACM/IEEE Conference on Supercomputing (SC'03), pp. 1-19, Phoenix, USA, November 2003.<br></br></li> <!-- International -->







<li>Andr&eacute;s A. Navarro, Jorge A. V&eacute;lez, J. E. Satizabal, Luis E. M&uacute;nuera and Gregorio Bernab&eacute;. "<a href="http://www.ditec.um.es/caps/pdfs/navarro_cars03.pdf">Virtual Surgical Telesimulations in Ophtalmology</a>". Proc. of the 17th International Congress on Computer Assisted Radiology and Surgery (CARS 2003), pp. 145-150, Londres, Reino Unido, June 2003.<br></br></li> <!-- International -->







<li>Anurag Negi, Rub&eacute;n Titos, Manuel E. Acacio, Jos&eacute; M. Garc&iacute;a and Per Stenstr&ouml;m. "<a href="http://www.ditec.um.es/caps/pdfs/negi_apdcm11.pdf">The Impact of Non-coherent Buffers on Lazy Hardware Transactional Memory Systems</a>". Proc. of the 13th Workshop on Advances on Parallel and Distributed Processing Symposium (APDCM 2011), in conjunction with IPDPS 2011, pp. 700-707, Anchorage, Alaska, USA, May 2011.<br></br></li> <!-- International -->







<li>Anurag Negi, Rub&eacute;n Titos, Manuel E. Acacio, Jos&eacute; M. Garc&iacute;a and Per Stenstr&ouml;m. "<a href="http://www.ditec.um.es/caps/pdfs/negi_icpp11.pdf">Eager Meets Lazy: The Impact of Write-Buffering on Hardware Transactional Memory</a>". Proc. of the 40th Int’l Conference on Parallel Processing (ICPP-2011), pp. 73-82, Taipei, Taiwan, September 2011.<br></br></li> <!-- International -->







<li>Pavlos Petoumenos, Georgia Psychou, Stefanos Kaxiras, Juan M. Cebri&aacute;n and Juan L. Arag&oacute;n. "<a href="http://www.ditec.um.es/caps/pdfs/petoumenos_arcs10.pdf">MLP-aware Instruction Queue Resizing: The Key to Power-Efficient Performance</a>". Proc. of the 23rd Int. Conference on Architecture of Computing Systems (ARCS), pp. 113-125, Hannover, Germany, February  2010.<br></br></li> <!-- International LNCS -->







<li>Fabrizio Petrini, Juan Fern&aacute;ndez, Eitan Frachtenberg and Salvador Coll. "<a href="http://www.ditec.um.es/caps/pdfs/petrini_hoti03.pdf">Scalable Collective Communication on the ASCI Q Machine</a>". Proc. of the 11th Int'l Hot Interconnects Conference (HOTi'11), pp. 54-59, Stanford, USA, August 2003.<br></br></li> <!-- International -->







<li>Fabrizio Petrini, Gordon Fossum, Juan Fern&aacute;ndez, Ana L. Varbanescu, Mike Kistler and Michael Perrone. "<a href="http://www.ditec.um.es/caps/pdfs/petrini_ipdps07.pdf">Multicore Surprises: Lessons Learned from Optimizing Sweep3D on the Cell Broadband Engine</a>". Proc. of the 21st Int'l Parallel &amp; Distributed Processing Symposium (IPDPS'07), pp. 1-10, Long Beach, USA, April 2007.<br></br></li> <!-- International -->





<li>Fabrizio Petrini, Adam Moody, Juan Fern&aacute;ndez, Eitan Frachtenberg and Dhabaleswar K. Panda. "<a href="http://www.ditec.um.es/caps/pdfs/petrini_ijhpcn06.pdf">NIC-based Reduction Algorithms for Large-Scale Clusters</a>". International Journal of High Performance Computing and Networking, Vol. 4, No. 3/4, pp. 122-136, August 2006.<br></br></li> <!-- No JCR -->







<li>Juan Piernas, Toni Cortes and Jos&eacute; M. Garc&iacute;a Carrasco. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_ieice_tis04.pdf">Traditional File Systems versus DualFS: a Performance Comparison Approach</a>". IEICE Transactions on Information and Systems, Vol. E87-D, No. 7, pp. 1703-1711, July 2004.<br></br></li> <!-- JCR -->







<li>Juan Piernas, Toni Cortes and Jos&eacute; M. Garc&iacute;a Carrasco. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_toc07.pdf">The Design of New Journaling File Systems: The DualFS Case</a>". IEEE Transactions on Computers, Vol. 56, No. 2, pp. 267-281, February 2007.<br></br></li> <!-- JCR -->









<li>Juan Piernas, Toni Cortes and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_ics02.pdf">DualFS: a New Journaling File System without Meta-Data Duplication</a>". Proc. of the 16th ACM International Conference on Supercomputing (ICS'02), pp. 137-146, New York, USA, June 2002.<br></br></li> <!-- International -->







<li>Juan Piernas, Toni Cortes and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_jornadas02.pdf">DualFS: Toward a New Journaling File Systems</a>". Actas de las XIII Jornadas de Paralelismo, pp. 299-303, Lleida, España, septiembre 2002.<br></br></li> <!-- National -->







<li>Juan Piernas, Toni Cortes and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_shpsec03.pdf">Traditional versus Next-Generation Journaling File Systems: a Performance Comparison Approach</a>". Proc. of the 2nd Workshop on Hardware/Software Support for High Performance Scientific and Engineering Computing (SHPSEC'03), held in conjuction with PACT'03., pp. , New Orleans, USA, September 2003.<br></br></li> <!-- Workshop -->







<li>Juan Piernas, Antonio Flores and José M.Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_pvmmpi97.pdf">Analyzing the Performance of MPI in a Cluster of Workstations Based on Fast Ethernet</a>". Proc. of the 4th European PVM/MPI User's Group Meeting, pp. 17-24, Cracow, Poland, November 1997.<br></br></li> <!-- International LNCS -->







<li>Juan Piernas and Jarek Nieplocha. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_europar08.pdf">Efficient Management of Complex Striped Files in Active Storage</a>". Proc. of the 14th International European Conference on Parallel and Distributed Computing (Euro-Par 2008), pp. 676-685, Las Palmas de Gran Canaria, Spain, August 2008.<br></br></li> <!-- International LNCS -->





<li>Juan Piernas and Jarek Nieplocha. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_parco10.pdf">Implementation and Evaluation of Active Storage in Modern Parallel File Systems</a>". Parallel Computing, Vol. 36, No. 1, pp. 26-47, January 2010.<br></br></li> <!-- JCR -->









<li>Juan Piernas, Jarek Nieplocha and Evan. J. Felix. "<a href="http://www.ditec.um.es/caps/pdfs/piernas_sc07.pdf">Evaluation of Active Storage Strategies for the Lustre Parallel File System</a>". Proc. of the ACM/IEEE 2007 Supercomputing Conference (SC'07), pp. 1-10, Reno, USA, November 2007.<br></br></li> <!-- International -->













<li>Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hppc10.pdf">Low-Overhead Organizations for the Directory in Future Many-Core CMPs</a>". Proc. of the 4th Workshop on Highly Parallel Processing on a Chip (HPPC'10), pp. 87-97, Ischia, Italy, August 2010.<br></br></li> <!-- International LNCS -->







<li>Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp14.pdf">Dise&ntilde;o y Evaluaci&oacute;n de un Directorio Basado en Distancia en Arquitecturas CMP</a>". Actas de las XXV Jornadas de Paralelismo, pp. 255-260, Valladolid, Spain, September 2014.<br></br></li> <!-- National -->





<li>Alberto Ros and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jsc15.pdf">DASC-DIR: a low-overhead coherence directory for many-core processors</a>". Journal of Supercomputing, Vol. 71, No. 3, pp. 781-807, March 2015.<br></br></li> <!-- JCR -->









<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_appt09.pdf">Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs</a>". Proc. of the 8th Int'l Conference on Advanced Parallel Processing Technologies (APPT-2009), pp. 11-27, Rapperswil, Switzerland, August 2009.<br></br></li> <!-- International LNCS -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_cdes08.pdf">Scalable Directory Organization for Tiled CMP Architectures</a>". Proc. of the Int'l Conference on Computer Design (CDES-2008), pp. 112-118, Las Vegas, USA, July 2008.<br></br></li> <!-- International -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_cf06.pdf">An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors</a>". Proc. of the ACM International Conference on Computing Frontiers, pp. 321-330, Ischia, Italy, May 2006.<br></br></li> <!-- International -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_europar05.pdf">A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors</a>". Proc. of the 11th International Euro-Par Conference, pp. 582-591, Lisbon, Portugal, August 2005.<br></br></li> <!-- International LNCS -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hipc07.pdf">Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors</a>". Proc. of the 14th Int'l Conference on High Performance Computing (HiPC-2007), pp. 147-160, Goa, India, December 2007.<br></br></li> <!-- International LNCS -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_ipdps08.pdf">DiCo-CMP: Efficient Cache Coherency in Tiled CMP Architectures</a>". Proc. of the 22nd Int'l Parallel &amp; Distributed Processing Symposium (IPDPS-2008), pp. 1-11, Miami, Florida, April 2008.<br></br></li> <!-- International -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp05.pdf">Dise&ntilde;o y Evaluaci&oacute;n de una Arquitectura de Directorio Ligero para Multiprocesadores de Memoria Compartida Escalables</a>". Actas de las XVI Jornadas de Paralelismo (JP'05), pp. 91-98, Granada, Septiembre 2005.<br></br></li> <!-- National -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp06.pdf">The SGluM Cache for Scalable Glueless Shared-Memory Multiprocesors</a>". Actas de las XVII Jornadas de Paralelismo (JP'06), pp. 73-78, Albacete, Septiembre 2006.<br></br></li> <!-- National -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp07.pdf">Exploiting Cache-to-Cache Transfers of Clean Data in Glueless Shared-Memory Multiprocessors</a>". Actas de las XVIII Jornadas de Paralelismo (JP'07), pp. 123-130, Zaragoza, Septiembre 2007.<br></br></li> <!-- National -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp08.pdf">Efficent Cache Coherence Protocol in Tiled Chip Multiprocessors</a>". Actas de las XIX Jornadas de Paralelismo (JP'08), pp. 199-204, Castell{\'o}n, Septiembre 2008.<br></br></li> <!-- National -->







<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp09.pdf">Achieving Directory Scalability and Lessening Network Traffic in Manycore CMPs</a>". Actas de las XX Jornadas de Paralelismo (JP'09), pp. 219-224, A Coru{\~n}a, Septiembre 2009.<br></br></li> <!-- National -->





<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jsa10.pdf">A Scalable Organization for Distributed Directories</a>". Journal of Systems Architecture, Vol. 56, No. 2--3, pp. 77-87, March 2010.<br></br></li> <!-- JCR -->











<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_pdc10.pdf">Cache Coherence Protocols for Many-Core CMPs</a>". Parallel and Distributed Computing, In-Tech, pp. 93-118, January 2010.<br></br></li> <!-- Book Chapter -->



<li>Alberto Ros, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_tpds10.pdf">A Direct Coherence Protocol for Many-Core Chip Multiprocessors</a>". IEEE Transactions on Parallel and Distributed Systems (TPDS), Vol. 21, No. 12, pp. 1779-1792, December 2010.<br></br></li> <!-- JCR -->









<li>Alberto Ros, Marcelo Cintra, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hipc09.pdf">Distance-Aware Round-Robin Mapping for Large NUCA Caches</a>". Proc. of the 16th Int'l Conference on High Performance Computing (HiPC-2009), pp. 79-88, Kochi, India, December 2009.<br></br></li> <!-- International -->







<li>Alberto Ros, Marcelo Cintra, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp10.pdf">A Novel Mapping Policy for Distributed Shared Caches</a>". Actas de las XXI Jornadas de Paralelismo (JP'10), pp. 209-216, Valencia, Septiembre 2010.<br></br></li> <!-- National -->







<li>Alberto Ros, Blas Cuesta, Ricardo Fern&aacute;ndez-Pascual, Mar&iacute;a E. G&oacute;mez, Manuel E. Acacio, Antonio Robles, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hipc10.pdf">EMC<sup>2</sup>: Extending Magny-Cours Coherence for Large-Scale Servers</a>". Proc. of the 17th Int'l Conference on High Performance Computing (HiPC-2010), pp. 1-10, Goa, India, December 2010.<br></br></li> <!-- International -->







<li>Alberto Ros, Blas Cuesta, Ricardo Fern&aacute;ndez-Pascual, Mar&iacute;a E. G&oacute;mez, Manuel E. Acacio, Antonio Robles, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp11.pdf">Overcoming the Scalability Constraints of Coherence Protocols of Commodity Systems</a>". Actas de las XXII Jornadas de Paralelismo, pp. 203-208, La Laguna, Tenerife, September 2011.<br></br></li> <!-- National -->





<li>Alberto Ros, Blas Cuesta, Ricardo Fern&aacute;ndez-Pascual, Mar&iacute;a E. G&oacute;mez, Manuel E. Acacio, Antonio Robles, Jos&eacute; M. Garc&iacute;a and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_tc12.pdf">Extending Magny-Cours Cache Coherence</a>". IEEE Transactions on Computers (TC), Vol. 61, No. 5, pp. 593-606, May 2012.<br></br></li> <!-- JCR -->









<li>Alberto Ros, Blas Cuesta, Mar&iacute;a E. G&oacute;mez, Antonio Robles and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_icpp13.pdf">Temporal-Aware Mechanism to Detect Private Data in Chip Multiprocessors</a>". Proc. of the 42th Int’l Conference on Parallel Processing (ICPP-2013), pp. 562-571, Lyon, France, October 2013.<br></br></li> <!-- International -->







<li>Alberto Ros, Blas Cuesta, Maria E. G&oacute;mez, Antonio Robles and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/ros_m2a212.pdf">Cache Miss Characterization in Hierarchical Large-Scale Cache-Coherent Systems</a>". Proc. of the 4th International Workshop on Multicore and Multithreaded Architectures and Algorithms (M2A2'12), pp. 691-696, Madrid, Spain, July 2012.<br></br></li> <!-- International -->







<li>Alberto Ros, Mahdad Davari and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/ros_hpca15.pdf">Hierarchical Private/Shared Classification: the Key to Simple and Efficient Coherence for Clustered Cache Hierarchies</a>". In Proc. of the 21st Symposium on High Performance Computer Architecture (HPCA), pp. 186-197, Bay area, USA, February 2015.<br></br></li> <!-- International -->







<li>Alberto Ros, Ricardo Fern&aacute;ndez-Pascual and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jp12.pdf">Uso de Redes Heterog&eacute;neas para Mejorar la Eficiencia Energ&eacute;tica de la Coherencia Directa en Many-Core CMPs</a>". Actas de las XXIII Jornadas de Paralelismo, pp. 212-217, Elche, Spain, September 2012.<br></br></li> <!-- National -->







<li>Alberto Ros, Ricardo Fern&aacute;ndez-Pascual and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/ros_sbacpad12.pdf">Using Heterogeneous Networks to Improve Energy Efficiency in Direct Coherence Protocols for Many-Core CMPs</a>". Proc. of the 24th Int'l Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'12), pp. 43-50, Columbia University, NY, USA, October 2012.<br></br></li> <!-- International -->





<li>Alberto Ros, Ricardo Fern&aacute;ndez-Pascual, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jpdc08.pdf">Two Proposals for the Inclusion of Directory Information in the Last-Level Private Caches of Glueless Shared-Memory Multiprocessors.</a>". Journal of Parallel and Distributed Computing, Vol. 68, No. 11, pp. 1413-1424, November 2008.<br></br></li> <!-- JCR -->









<li>Alberto Ros and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_jenui08.pdf">La plataforma Simics como herramienta de aprendizaje</a>". Actas de las XIV Jornadas de Enseñanza Universitaria de Informática (JENUI'08), pp. 291-298, Granada, Julio 2008.<br></br></li> <!-- National -->







<li>Alberto Ros and Alexandra Jimborean. "<a href="http://www.ditec.um.es/caps/pdfs/ros_ipdps15.pdf">A Dual-Consistency Cache Coherence Protocol</a>". Proc. of the 29th International Parallel &amp; Distributed Processing Symposium (IPDPS'15), pp. 1119-1128, Hyderabad, India, May 2015.<br></br></li> <!-- International -->







<li>Alberto Ros and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/ros_isca15.pdf">Callback: Efficient Synchronization without Invalidation with a Directory Just for Spin-Waiting</a>". Proc. of the 42nd International Symposium on Computer Architecture (ISCA-42), pp. 427-438, Portland, USA, June 2015.<br></br></li> <!-- International -->







<li>Alberto Ros and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/ros_pact12.pdf">Complexity-Effective Multicore Coherence</a>". Proc. of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT'12), pp. 241-252, Minneapolis, MN, USA, September 2012.<br></br></li> <!-- International -->







<li>Alberto Ros and Stefanos Kaxiras. "<a href="http://www.ditec.um.es/caps/pdfs/ros_parmaditam15.pdf">Fast&amp;Furious: A Tool for Detecting Covert Racing</a>". Proc. of the 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures (PARMA) and 4th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (DITAM), held in conjunction with HiPEAC’15, pp. 1-6, Amsterdam, The Netherlands, January 2015.<br></br></li> <!-- Workshop -->







<li>Alberto Ros, Polychronis Xekalakis, Marcelo Cintra, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_islped12.pdf">ASCIB: Adaptive Selection of Cache Indexing Bits for Reducing Conflict Misses</a>". Proc. of the International Symposium on Low Power Electronics and Design (ISLPED'12), pp. 51-56, Redondo Beach, CA, USA, July 2012.<br></br></li> <!-- International -->





<li>Alberto Ros, Polychronis Xekalakis, Marcelo Cintra, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/ros_tc15.pdf">Adaptive Selection of Cache Indexing Bits for Removing Conflict Misses</a>". IEEE Transactions on Computers (TC), Vol. 64, No. 6, pp. 1534-1547, June 2015.<br></br></li> <!-- JCR -->









<li>Daniel S&aacute;nchez, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_dpdns09.pdf">Extending SRT for Parallel Applications in Tiled-CMP Architectures</a>". Proc. of the 14th IEEE Workshop on Dependable Parallel, Distributed and Network-Centric Systems (DPDNS), held in conjunction with IPDPS'09, pp. 1-10, Rome, Italy, May 2009.<br></br></li> <!-- Workshop -->







<li>Daniel S&aacute;nchez, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_europar09.pdf">REPAS: Reliable Execution for Parallel ApplicationS in Tiled-CMPs</a>". Proc. of the 15th Int. Conference on Parallel and Distributed Computing (Euro-Par), pp. 321-333, Delft, The Netherlands, August 2009.<br></br></li> <!-- International LNCS -->







<li>Daniel S&aacute;nchez, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_hipc10.pdf">A Log-Based Redundant Architecture for Reliable Parallel Computation</a>". Proc. of the 17th Int. Conference on High Performance Computing (HiPC), pp. 1-10, Goa, India, December 2010.<br></br></li> <!-- International -->







<li>Daniel S&aacute;nchez, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_jp08.pdf">Adapting Dynamic Core Coupling to a Direct-Network Environment</a>". Actas de las XIX Jornadas de Paralelismo, pp. 253-258, Castellón, September 2008.<br></br></li> <!-- National -->





<li>Daniel S&aacute;nchez, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_jsc11.pdf">A Fault-Tolerant Architecture for Parallel Applications in Tiled-CMPs</a>". Journal of Supercomputing, Vol. , No. , pp. ,  2011.<br></br></li> <!-- JCR -->









<li>Daniel S&aacute;nchez, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_wddd08.pdf">Evaluating Dynamic Core Coupling in a Scalable Tiled-CMP Architecture</a>". Proc. of the 7th Int. Workshop on Duplicating, Deconstructing, and Debunking (WDDD), held in conjunction with ISCA'08, pp. 1-10, Beijing, China, June 2008.<br></br></li> <!-- Workshop -->







<li>Daniel S&aacute;nchez, Yiannakis Sazeides, Juan L. Arag&oacute;n and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/sanchez_iolts11.pdf">An Analytical Model for the Calculation of the Expected Miss Ratio in Faulty Caches</a>". Proc. of the 17th IEEE International On-Line Testing Symposium (IOLTS), pp. 287-292, Athens, Greece, July 2011.<br></br></li> <!-- International -->







<li>Jos&eacute; C. Sancho, Fabrizio Petrini, Greg Johnson, Juan Fern&aacute;ndez and Eitan Frachtenberg. "<a href="http://www.ditec.um.es/caps/pdfs/sancho_ipdps04.pdf">On the Feasibility of Incremental Checkpointing for Scientific Applications</a>". Proc. of the 18th Int'l IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS'04), pp. 1-10, Santa Fe, USA, April 2004.<br></br></li> <!-- International -->







<li>Rub&eacute;n Titos, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/titos_hipc08.pdf">Directory-Based Conflict Detection in Hardware Transactional Memory</a>". Proc. of the 15th Int’l Conference on High-Performance Computing (HIPC 2008), pp. 541-554, Bagalore, India, December 2008.<br></br></li> <!-- International LNCS -->







<li>Rub&eacute;n Titos, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/titos_ipdps09.pdf">Speculation-Based Conflict Resolution in Hardware Transactional Memory</a>". Proc. of the 23rd IEEE Int’l Parallel and Distributed Processing Symposium (IPDPS 2009), pp. 1-12, Rome, Italy, May 2009.<br></br></li> <!-- International -->







<li>Rub&eacute;n Titos, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/titos_pdp08.pdf">A Characterization of Conflicts in Log-Based Transactional Memory (LogTM)</a>". Proc. of the 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP-08), pp. 30-37, Toulouse, France, February 2008.<br></br></li> <!-- International -->







<li>Rub&eacute;n Titos, Anurag Negi, Manuel E. Acacio, Jos&eacute; M. Garc&iacute;a and Per Stenstr&ouml;m. "<a href="http://www.ditec.um.es/caps/pdfs/titos_ics11.pdf">ZEBRA: A Data-Centric, Hybrid-Policy Hardware Transactional Memory Design</a>". Proc. of the 25th Int’l Conference on Supercomputing (ICS-2011), pp. 53-62, Tucson, Arizona, USA, June 2011.<br></br></li> <!-- International -->









<li>J. Rub&eacute;n Titos-Gil and Manuel E. Acacio. "<a href="http://www.ditec.um.es/caps/pdfs/titos_bc15.pdf">Hardware Approaches to Transactional Memory in Chip Multiprocessors</a>". Handbook on Data Centers 2015, Springer, pp. 805-835,  2015.<br></br></li> <!--  -->



<li>Rub&eacute;n Titos-Gil, Anurag Negi, Manuel E. Acacio, Jos&eacute; M. Garc&iacute;a and Per Stenstr&ouml;m. "<a href="http://www.ditec.um.es/caps/pdfs/titos_tpds14.pdf.pdf">ZEBRA: Data-Centric Contention Management in Hardware Transactional Memory</a>". IEEE Transactions on Parallel and Distributed Systems, Vol. 25, No. 5, pp. 1359-1369, May 2014.<br></br></li> <!--  -->









<li>Francisco Trivi&ntilde;o, Francisco J. Andujar, Alberto Ros, Jos&eacute; L. S&aacute;nchez and Francisco J. Alfaro. "<a href="http://www.ditec.um.es/caps/pdfs/trivino_jp09.pdf">Sistema Integrado de Simulaci&oacute;n de NoCs</a>". Actas de las XX Jornadas de Paralelismo (JP'09), pp. 481-486, A Coru{\~n}a, Septiembre 2009.<br></br></li> <!-- National -->







<li>Francisco Trivi&ntilde;o, Francisco J. Andujar, Jos&eacute; L. S&aacute;nchez, Francisco J. Alfaro and Alberto Ros. "<a href="http://www.ditec.um.es/caps/pdfs/trivino_hpcs11.pdf">Self-Related Traces: An Alternative to Full-System Simulation for Networks-On-Chip</a>". Proc. of the International Conference on High Performance Computing &amp; Simulation (HPCS-2011), pp. 819-824, Istanbul, Turkey, July 2011.<br></br></li> <!-- International -->







<li>Jorge A. V&eacute;lez, Andr&eacute;s A. Navarro, Luis E. M&uacute;nuera and Gregorio Bernab&eacute;. "<a href="http://www.ditec.um.es/caps/pdfs/velez_cars03.pdf">A Software Architecture for Virtual Simulation of Endoscopic Surgery</a>". Proc. of the 17th International Congress on Computer Assisted Radiology and Surgery (CARS 2003), pp. 151-155, Londres, Reino Unido, June 2003.<br></br></li> <!-- International -->







<li>Joan J. Valls, Alberto Ros, Julio Sahuquillo and Mara E. G&oacute;mez. "<a href="http://www.ditec.um.es/caps/pdfs/valls_jp12.pdf">El Directorio PS: Una Cach&eacute; de Directorio Multinivel Escalable para CMPs</a>". Actas de las XXIII Jornadas de Paralelismo, pp. 437-442, Elche, Spain, September 2012.<br></br></li> <!-- National -->







<li>Joan J. Valls, Alberto Ros, Julio Sahuquillo and Mara E. G&oacute;mez. "<a href="http://www.ditec.um.es/caps/pdfs/valls_jp15.pdf">PS-Cache: Un diseño energéticamente eficiente para caches en CMPs</a>". Actas de las XXVI Jornadas de Paralelismo, pp. 73-81, C{\'o}rdoba, Spain, September 2015.<br></br></li> <!-- National -->





<li>Joan J. Valls, Alberto Ros, Julio Sahuquillo and Mara E. G&oacute;mez. "<a href="http://www.ditec.um.es/caps/pdfs/valls_jsc15.pdf">PS-Cache: An Energy-Efficient Cache Design for Chip Multiprocessors</a>". Journal of Supercomputing, Vol. 71, No. 1, pp. 67-86, January 2015.<br></br></li> <!-- JCR -->







<li>Joan J. Valls, Alberto Ros, Julio Sahuquillo and Mara E. G&oacute;mez. "<a href="http://www.ditec.um.es/caps/pdfs/valls_jsc15b.pdf">PS Directory: A Scalable Multilevel Directory Cache for CMPs</a>". Journal of Supercomputing, Vol. 71, No. 8, pp. 2847-2876, August 2015.<br></br></li> <!-- JCR -->









<li>Joan J. Valls, Alberto Ros, Julio Sahuquillo and Mara E. G&oacute;mez. "<a href="http://www.ditec.um.es/caps/pdfs/valls_pact13.pdf">PS-Cache: An Energy-Efficient Cache Design for Chip Multiprocessors</a>". Proc. of the 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT'13), pp. 407, Edinburgh, Scotland, September 2013.<br></br></li> <!-- International -->







<li>Joan J. Valls, Alberto Ros, Julio Sahuquillo, Mara E. G&oacute;mez and Jos&eacute; Duato. "<a href="http://www.ditec.um.es/caps/pdfs/valls_pact12.pdf">PS-Dir: A Scalable Two-Level Directory Cache</a>". Proc. of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT'12), pp. 451-452, Minneapolis, MN, USA, September 2012.<br></br></li> <!-- International -->







<li>Joan J. Valls, Julio Sahuquillo, Alberto Ros and Mara E. G&oacute;mez. "<a href="http://www.ditec.um.es/caps/pdfs/valls_pdp15.pdf">The Tag Filter Cache: An Energy-Efficient Approach</a>". Proc. of the 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP'15), pp. 182-189, Turku, Finland, March 2015.<br></br></li> <!-- International -->







<li>Francisco J. Villa, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/villa_hpcc05.pdf">Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture</a>". Proc. of the 2005 International Conference on High Performance Computing and Communications (HPCC 2005), pp. 223-232, Sorrento, Italy, September 2005.<br></br></li> <!-- International LNCS -->







<li>Francisco J. Villa, Manuel E. Acacio and Jos&eacute; Manuel Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/villa_iccs04.pdf">On the Evaluation of x86 Web Servers Using Simics: Limitations and Trade-Offs</a>". Proc. of the Int’l Conference on Computational Science 2004 (ICCS-2004), pp. 541-544, Krakov, Poland, June 2004.<br></br></li> <!-- International LNCS -->







<li>Francisco J. Villa, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/villa_icsamos06.pdf">On the Evaluation of Dense Chip-Multiprocessor Architectures</a>". Proc. of the 2006 Int’l Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS VI), pp. 21-27, Samos, Greece, July 2006.<br></br></li> <!-- International -->





<li>Francisco J. Villa, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/villa_jcst06.pdf">Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessor Architectures</a>". Journal of Computer Science &amp; Technology, Vol. 6, No. 1, pp. 1-7, April 2006.<br></br></li> <!-- No JCR -->







<li>Francisco J. Villa, Manuel E. Acacio and Jos&eacute; M. Garc&iacute;a. "<a href="http://www.ditec.um.es/caps/pdfs/villa_jsa05.pdf">Evaluating IA-32 Web Servers Through SIMCS: A Practical Experience</a>". Journal of Systems Architecture, Vol. 51, No. 4, pp. 251-264, January 2005.<br></br></li> <!--  -->









<li>Oreste Villa, Daniele P. Scarpazza, Fabrizio Petrini and Juan Fern&aacute;ndez. "<a href="http://www.ditec.um.es/caps/pdfs/villa_ipdps07.pdf">Challenges in Mapping Graph Exploration Algorithms on Advanced Multi-core Processors</a>". Proc. of the 21st Int'l Parallel &amp; Distributed Processing Symposium (IPDPS'07), pp. 1-10, Long Beach, USA, April 2007.<br></br></li> <!-- International -->







<li>Kenneth E. Østby, Juan L. Arag&oacute;n, Jos&eacute; M. Garc&iacute;a and Manuel Ujald&oacute;n. "<a href="http://www.ditec.um.es/caps/pdfs/ostby_rapido10.pdf">FATSEA – An Architectural Simulator for General Purpose Computing on GPUs</a>". Proc. of the 2nd Workshop on Rapid Simulation &amp; Performance Evaluation: Methods and Tools (RAPIDO), held in conjunction with HiPEAC’10, pp. 1-6, Pisa, Italy, January 2010.<br></br></li> <!-- Workshop -->




