// Seed: 3847844580
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8
);
  wire id_10;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply1 id_1,
    output logic   id_2
);
  tri0 id_4;
  wand id_5 = id_5 * id_5 + 1;
  assign id_5 = 1;
  module_0(
      id_0, id_0, id_1, id_0, id_1, id_0, id_0, id_0, id_1
  );
  tri1 id_6;
  supply1 id_7 = {id_6, id_5};
  wire id_8;
  wire id_9;
  always @(1) begin
    if (id_4) disable id_10;
    else begin : id_11
      id_2 = #id_12 1;
    end
  end
endmodule
