#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec  6 15:54:36 2018
# Process ID: 7864
# Current directory: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1188 C:\Users\hammi\OneDrive\Documenten\bitbucket\SchoolFPGA\WatchStop\WatchStop.xpr
# Log file: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/vivado.log
# Journal file: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_hw
update_compile_order -fileset sources_1
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38758A
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:00:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:01:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:02:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:03:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:07:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:12:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  6 16:13:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/.Xil/Vivado-7864-DESKTOP-7MRF67A/dcp2/main.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/.Xil/Vivado-7864-DESKTOP-7MRF67A/dcp2/main.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1813.598 ; gain = 0.422
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1813.598 ; gain = 0.422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.039 ; gain = 387.727
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  6 16:19:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 16:19:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2474.023 ; gain = 116.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Statemachine' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Statemachine' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-638] synthesizing module 'WatchStop' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-4471] merging register 'mins_reg[5:0]' into 'tMins_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
INFO: [Synth 8-4471] merging register 'secs_reg[5:0]' into 'tSecs_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element mins_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element secs_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'WatchStop' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.477 ; gain = 153.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.477 ; gain = 153.309
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2648.297 ; gain = 291.129
17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2648.297 ; gain = 291.129
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2648.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Statemachine' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Statemachine' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-638] synthesizing module 'WatchStop' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-4471] merging register 'mins_reg[5:0]' into 'tMins_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
INFO: [Synth 8-4471] merging register 'secs_reg[5:0]' into 'tSecs_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element mins_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element secs_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'WatchStop' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.973 ; gain = 13.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.973 ; gain = 13.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.859 ; gain = 109.563
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:24:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 12
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2779.602 ; gain = 0.078
[Thu Dec  6 16:26:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
current_design rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 16:30:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 16:30:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2798.766 ; gain = 9.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Statemachine' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Statemachine' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-638] synthesizing module 'WatchStop' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-4471] merging register 'mins_reg[5:0]' into 'tMins_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
INFO: [Synth 8-4471] merging register 'secs_reg[5:0]' into 'tSecs_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element mins_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element secs_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'WatchStop' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.504 ; gain = 44.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.504 ; gain = 44.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2929.527 ; gain = 140.672
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Statemachine' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Statemachine' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-638] synthesizing module 'WatchStop' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-4471] merging register 'mins_reg[5:0]' into 'tMins_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
INFO: [Synth 8-4471] merging register 'secs_reg[5:0]' into 'tSecs_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element mins_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element secs_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'WatchStop' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2929.527 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2929.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.102 ; gain = 1.574
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 16:36:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 16:36:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Statemachine' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Statemachine' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-638] synthesizing module 'WatchStop' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-4471] merging register 'mins_reg[5:0]' into 'tMins_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
INFO: [Synth 8-4471] merging register 'secs_reg[5:0]' into 'tSecs_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element mins_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element secs_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'WatchStop' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.266 ; gain = 11.164
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 16:38:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 16:38:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Statemachine' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Statemachine' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd:18]
INFO: [Synth 8-638] synthesizing module 'WatchStop' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-4471] merging register 'mins_reg[5:0]' into 'tMins_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
INFO: [Synth 8-4471] merging register 'secs_reg[5:0]' into 'tSecs_reg[5:0]' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element mins_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element secs_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'WatchStop' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd:18]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.266 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2952.746 ; gain = 10.480
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 16:42:15 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 16:42:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:50:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:51:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
current_design rtl_1
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/constrs_1/new/WatchStop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:56:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:57:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:58:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 16:59:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:00:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  6 17:02:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:02:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  6 17:03:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:07:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:07:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:11:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:11:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
current_design rtl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:23:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:23:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:33:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:33:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:33:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:33:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/Statemachine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Statemachine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ToSeg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WatchStop
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0290a4a92d8042e0aba60795b5ee12e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_behav xil_defaultlib.main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Statemachine [statemachine_default]
Compiling architecture behavioral of entity xil_defaultlib.WatchStop [watchstop_default]
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ToSeg [toseg_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot main_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 17:41:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 17:41:18 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2952.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2952.746 ; gain = 0.000
set_property is_enabled true [get_files  C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/State_TB.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd}]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'State_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj State_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/State_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0290a4a92d8042e0aba60795b5ee12e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot State_TB_behav xil_defaultlib.State_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Statemachine [statemachine_default]
Compiling architecture bench of entity xil_defaultlib.state_tb
Built simulation snapshot State_TB_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim/xsim.dir/State_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim/xsim.dir/State_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 17:41:56 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 17:41:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "State_TB_behav -key {Behavioral:sim_1:Functional:State_TB} -tclbatch {State_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source State_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'State_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2952.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'State_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj State_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0290a4a92d8042e0aba60795b5ee12e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot State_TB_behav xil_defaultlib.State_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "State_TB_behav -key {Behavioral:sim_1:Functional:State_TB} -tclbatch {State_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source State_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'State_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'State_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj State_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/State_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity State_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0290a4a92d8042e0aba60795b5ee12e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot State_TB_behav xil_defaultlib.State_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Statemachine [statemachine_default]
Compiling architecture bench of entity xil_defaultlib.state_tb
Built simulation snapshot State_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "State_TB_behav -key {Behavioral:sim_1:Functional:State_TB} -tclbatch {State_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source State_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'State_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:50:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:50:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property is_enabled true [get_files  {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/BinToBCD.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/MUX.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/ToSeg.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/WatchStop.vhd C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/main.vhd}]
set_property is_enabled false [get_files  C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.srcs/sources_1/new/State_TB.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec  6 17:51:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/synth_1/runme.log
[Thu Dec  6 17:51:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/WatchStop/WatchStop.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 17:53:54 2018...
