{
  "module_name": "core.h",
  "hash_id": "f825bad9472b16adead02701a77e8d86e8725b5a6323a306c0811a5392301d45",
  "original_prompt": "Ingested from linux-6.6.14/drivers/cxl/core/core.h",
  "human_readable_source": " \n \n\n#ifndef __CXL_CORE_H__\n#define __CXL_CORE_H__\n\nextern const struct device_type cxl_nvdimm_bridge_type;\nextern const struct device_type cxl_nvdimm_type;\nextern const struct device_type cxl_pmu_type;\n\nextern struct attribute_group cxl_base_attribute_group;\n\n#ifdef CONFIG_CXL_REGION\nextern struct device_attribute dev_attr_create_pmem_region;\nextern struct device_attribute dev_attr_create_ram_region;\nextern struct device_attribute dev_attr_delete_region;\nextern struct device_attribute dev_attr_region;\nextern const struct device_type cxl_pmem_region_type;\nextern const struct device_type cxl_dax_region_type;\nextern const struct device_type cxl_region_type;\nvoid cxl_decoder_kill_region(struct cxl_endpoint_decoder *cxled);\n#define CXL_REGION_ATTR(x) (&dev_attr_##x.attr)\n#define CXL_REGION_TYPE(x) (&cxl_region_type)\n#define SET_CXL_REGION_ATTR(x) (&dev_attr_##x.attr),\n#define CXL_PMEM_REGION_TYPE(x) (&cxl_pmem_region_type)\n#define CXL_DAX_REGION_TYPE(x) (&cxl_dax_region_type)\nint cxl_region_init(void);\nvoid cxl_region_exit(void);\nint cxl_get_poison_by_endpoint(struct cxl_port *port);\n#else\nstatic inline int cxl_get_poison_by_endpoint(struct cxl_port *port)\n{\n\treturn 0;\n}\nstatic inline void cxl_decoder_kill_region(struct cxl_endpoint_decoder *cxled)\n{\n}\nstatic inline int cxl_region_init(void)\n{\n\treturn 0;\n}\nstatic inline void cxl_region_exit(void)\n{\n}\n#define CXL_REGION_ATTR(x) NULL\n#define CXL_REGION_TYPE(x) NULL\n#define SET_CXL_REGION_ATTR(x)\n#define CXL_PMEM_REGION_TYPE(x) NULL\n#define CXL_DAX_REGION_TYPE(x) NULL\n#endif\n\nstruct cxl_send_command;\nstruct cxl_mem_query_commands;\nint cxl_query_cmd(struct cxl_memdev *cxlmd,\n\t\t  struct cxl_mem_query_commands __user *q);\nint cxl_send_cmd(struct cxl_memdev *cxlmd, struct cxl_send_command __user *s);\nvoid __iomem *devm_cxl_iomap_block(struct device *dev, resource_size_t addr,\n\t\t\t\t   resource_size_t length);\n\nstruct dentry *cxl_debugfs_create_dir(const char *dir);\nint cxl_dpa_set_mode(struct cxl_endpoint_decoder *cxled,\n\t\t     enum cxl_decoder_mode mode);\nint cxl_dpa_alloc(struct cxl_endpoint_decoder *cxled, unsigned long long size);\nint cxl_dpa_free(struct cxl_endpoint_decoder *cxled);\nresource_size_t cxl_dpa_size(struct cxl_endpoint_decoder *cxled);\nresource_size_t cxl_dpa_resource_start(struct cxl_endpoint_decoder *cxled);\n\nenum cxl_rcrb {\n\tCXL_RCRB_DOWNSTREAM,\n\tCXL_RCRB_UPSTREAM,\n};\nstruct cxl_rcrb_info;\nresource_size_t __rcrb_to_component(struct device *dev,\n\t\t\t\t    struct cxl_rcrb_info *ri,\n\t\t\t\t    enum cxl_rcrb which);\n\nextern struct rw_semaphore cxl_dpa_rwsem;\nextern struct rw_semaphore cxl_region_rwsem;\n\nint cxl_memdev_init(void);\nvoid cxl_memdev_exit(void);\nvoid cxl_mbox_init(void);\n\nenum cxl_poison_trace_type {\n\tCXL_POISON_TRACE_LIST,\n\tCXL_POISON_TRACE_INJECT,\n\tCXL_POISON_TRACE_CLEAR,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}