////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Thu Jan 30 16:23:07 2020
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire pwrsw_IBUF_3;
  wire soc_crg_clk100a;
  wire vns_xilinxmultiregimpl2_regs0_5;
  wire soc_front_panel_switches;
  wire soc_crg_clk100b;
  wire base50_clk_BUFG_8;
  wire soc_crg_dcm_base50_locked;
  wire vns_xilinxasyncresetsynchronizerimpl0;
  wire vns_xilinxmultiregimpl2_regs1_11;
  wire vns_xilinxmultiregimpl3_regs0_12;
  wire soc_crg_pll_fb;
  wire soc_crg_unbuf_sdram_full;
  wire soc_crg_unbuf_encoder;
  wire soc_crg_unbuf_sdram_half_a;
  wire soc_crg_unbuf_sdram_half_b;
  wire soc_crg_unbuf_sys2x;
  wire soc_crg_unbuf_sys;
  wire soc_crg_pll_lckd;
  wire vns_xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire vns_xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire soc_suart_rx_r_24;
  wire vns_xilinxmultiregimpl3_regs1_25;
  wire sdram_full_wr_clk;
  wire soc_crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire soc_crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire vns_xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_111;
  wire ddram_dm_1_OBUF_112;
  wire vns_xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire soc_half_rate_phy_sdram_half_clk_n;
  wire soc_half_rate_phy_phase_half_183;
  wire ddram_a_13_212;
  wire ddram_a_12_213;
  wire ddram_a_11_214;
  wire ddram_a_10_215;
  wire ddram_a_9_216;
  wire ddram_a_8_217;
  wire ddram_a_7_218;
  wire ddram_a_6_219;
  wire ddram_a_5_220;
  wire ddram_a_4_221;
  wire ddram_a_3_222;
  wire ddram_a_2_223;
  wire ddram_a_1_224;
  wire ddram_a_0_225;
  wire ddram_ba_2_226;
  wire ddram_ba_1_227;
  wire ddram_ba_0_228;
  wire ddram_cke_OBUF_229;
  wire ddram_ras_n_OBUF_230;
  wire ddram_cas_n_OBUF_231;
  wire ddram_we_n_OBUF_232;
  wire ddram_reset_n_OBUF_233;
  wire ddram_odt_OBUF_234;
  wire soc_half_rate_phy_postamble_235;
  wire soc_half_rate_phy_phase_sel_239;
  wire soc_half_rate_phy_record0_reset_n;
  wire soc_half_rate_phy_record0_odt;
  wire soc_half_rate_phy_record0_cke;
  wire soc_crg_output_clk;
  wire soc_crg_clk_sdram_half_shifted_INV_615_o;
  wire vns_xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire soc_phase_sel_253;
  wire soc_phase_sys2x_254;
  wire soc_wr_data_en_d_255;
  wire soc_half_rate_phy_phase_sys_321;
  wire soc_half_rate_phy_drive_dq_n1;
  wire soc_half_rate_phy_wrdata_en_d_388;
  wire \lm32_cpu/instruction_unit/i_cyc_o_487 ;
  wire \lm32_cpu/load_store_unit/d_stb_o_488 ;
  wire \lm32_cpu/load_store_unit/d_we_o_489 ;
  wire vns_xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire vns_xilinxmultiregimpl0_regs1_868;
  wire vns_xilinxmultiregimpl1_regs1_869;
  wire soc_basesoc_rom_bus_ack_905;
  wire soc_basesoc_sram_bus_ack_906;
  wire soc_basesoc_zero_old_trigger_939;
  wire soc_opsis_i2c_scl_drv_reg_940;
  wire soc_opsis_i2c_scl_r_941;
  wire soc_opsis_i2c_sda_r_942;
  wire soc_suart_tx_old_trigger_943;
  wire soc_suart_rx_old_trigger_944;
  wire soc_phase_sys_977;
  wire soc_dfi_dfi_p0_rddata_valid_1010;
  wire soc_dfi_dfi_p2_rddata_valid_1075;
  wire soc_basesoc_sdram_postponer_req_o_1108;
  wire soc_basesoc_sdram_cmd_payload_cas_1110;
  wire soc_basesoc_sdram_sequencer_done1_1111;
  wire soc_basesoc_sdram_zqcs_executer_done_1112;
  wire soc_basesoc_sdram_dfi_p0_rddata_en_1130;
  wire soc_basesoc_sdram_dfi_p1_rddata_en_1148;
  wire soc_basesoc_sdram_dfi_p1_wrdata_en_1149;
  wire soc_basesoc_sdram_bandwidth_cmd_valid_1150;
  wire soc_basesoc_sdram_bandwidth_cmd_ready_1151;
  wire soc_basesoc_sdram_bandwidth_cmd_is_read_1152;
  wire soc_basesoc_sdram_bandwidth_cmd_is_write_1153;
  wire vns_new_master_wdata_ready0;
  wire vns_new_master_wdata_ready1_1155;
  wire vns_new_master_rdata_valid3;
  wire vns_new_master_rdata_valid4_1157;
  wire vns_basesoc_csrbankarray_sel_r_1175;
  wire soc_opsis_i2c_slave_addr_re_1192;
  wire soc_basesoc_update_value_re_1213;
  wire vns_xilinxmultiregimpl0_regs0_1222;
  wire vns_xilinxmultiregimpl1_regs0_1223;
  wire soc_basesoc_sdram_dfi_p0_cas_n_1224;
  wire soc_basesoc_sdram_dfi_p0_ras_n_1225;
  wire soc_basesoc_sdram_dfi_p0_we_n_1226;
  wire soc_basesoc_sdram_dfi_p1_cas_n_1227;
  wire soc_basesoc_sdram_dfi_p1_ras_n_1228;
  wire soc_basesoc_sdram_dfi_p1_we_n_1229;
  wire soc_basesoc_sdram_tfawcon_ready;
  wire soc_opsis_i2c_sda_drv_reg_1231;
  wire soc_basesoc_sdram_cmd_payload_ras_1232;
  wire soc_basesoc_sdram_cmd_payload_we_1233;
  wire soc_suart_sink_ready_1269;
  wire soc_suart_source_valid_1270;
  wire vns_opsisi2c_state_FSM_FFd1_1271;
  wire vns_opsisi2c_state_FSM_FFd2_1272;
  wire vns_opsisi2c_state_FSM_FFd3_1273;
  wire vns_opsisi2c_state_FSM_FFd4_1274;
  wire soc_opsis_i2c_pause_drv;
  wire vns_refresher_state_FSM_FFd1_1276;
  wire vns_bankmachine0_state_FSM_FFd1_1277;
  wire soc_basesoc_sdram_bankmachine0_row_close;
  wire vns_bankmachine1_state_FSM_FFd1_1279;
  wire soc_basesoc_sdram_bankmachine1_row_close;
  wire vns_bankmachine2_state_FSM_FFd1_1281;
  wire soc_basesoc_sdram_bankmachine2_row_close;
  wire vns_bankmachine3_state_FSM_FFd1_1283;
  wire soc_basesoc_sdram_bankmachine3_row_close;
  wire vns_bankmachine4_state_FSM_FFd1_1285;
  wire soc_basesoc_sdram_bankmachine4_row_close;
  wire vns_bankmachine5_state_FSM_FFd1_1287;
  wire soc_basesoc_sdram_bankmachine5_row_close;
  wire vns_bankmachine6_state_FSM_FFd1_1289;
  wire soc_basesoc_sdram_bankmachine6_row_close;
  wire vns_bankmachine7_state_FSM_FFd1_1291;
  wire soc_basesoc_sdram_bankmachine7_row_close;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299;
  wire soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310;
  wire soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311;
  wire vns_multiplexer_state_FSM_FFd1_1315;
  wire vns_multiplexer_state_FSM_FFd2_1316;
  wire vns_multiplexer_state_FSM_FFd3_1317;
  wire vns_cache_state_FSM_FFd1_1318;
  wire vns_litedramwishbone2native_state_FSM_FFd2_1319;
  wire vns_litedramwishbone2native_state_FSM_FFd1_1320;
  wire soc_opsis_i2c_scl_i_1458;
  wire soc_opsis_i2c_sda_i_1459;
  wire soc_opsis_i2c_is_read_1468;
  wire soc_opsis_i2c_data_bit_1469;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647;
  wire soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692;
  wire soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739;
  wire soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784;
  wire soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831;
  wire soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876;
  wire soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877;
  wire soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922;
  wire soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923;
  wire soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968;
  wire soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969;
  wire soc_basesoc_ctrl_storage_31_2143;
  wire soc_basesoc_ctrl_storage_30_2144;
  wire soc_basesoc_ctrl_storage_29_2145;
  wire soc_basesoc_ctrl_storage_27_2146;
  wire soc_basesoc_ctrl_storage_26_2147;
  wire soc_basesoc_ctrl_storage_24_2148;
  wire soc_basesoc_ctrl_storage_23_2149;
  wire soc_basesoc_ctrl_storage_22_2150;
  wire soc_basesoc_ctrl_storage_19_2151;
  wire soc_basesoc_ctrl_storage_17_2152;
  wire soc_basesoc_ctrl_storage_16_2153;
  wire soc_basesoc_ctrl_storage_15_2154;
  wire soc_basesoc_ctrl_storage_13_2155;
  wire soc_basesoc_ctrl_storage_11_2156;
  wire soc_basesoc_ctrl_storage_8_2157;
  wire soc_basesoc_ctrl_storage_7_2158;
  wire soc_basesoc_ctrl_storage_2_2159;
  wire soc_basesoc_ctrl_storage_1_2160;
  wire soc_basesoc_ctrl_storage_0_2161;
  wire soc_opsis_i2c_fx2_reset_storage_2164;
  wire vns_opsisi2c_storage_2180;
  wire soc_basesoc_sdram_phaseinjector0_address_storage_13_2191;
  wire soc_basesoc_sdram_phaseinjector0_address_storage_12_2192;
  wire soc_basesoc_sdram_phaseinjector0_address_storage_11_2193;
  wire soc_basesoc_sdram_phaseinjector0_address_storage_10_2194;
  wire soc_basesoc_sdram_phaseinjector0_address_storage_9_2195;
  wire soc_basesoc_sdram_phaseinjector0_address_storage_8_2196;
  wire soc_basesoc_sdram_phaseinjector1_address_storage_13_2206;
  wire soc_basesoc_sdram_phaseinjector1_address_storage_12_2207;
  wire soc_basesoc_sdram_phaseinjector1_address_storage_11_2208;
  wire soc_basesoc_sdram_phaseinjector1_address_storage_10_2209;
  wire soc_basesoc_sdram_phaseinjector1_address_storage_9_2210;
  wire soc_basesoc_sdram_phaseinjector1_address_storage_8_2211;
  wire soc_basesoc_sdram_phaseinjector2_address_storage_13_2221;
  wire soc_basesoc_sdram_phaseinjector2_address_storage_12_2222;
  wire soc_basesoc_sdram_phaseinjector2_address_storage_11_2223;
  wire soc_basesoc_sdram_phaseinjector2_address_storage_10_2224;
  wire soc_basesoc_sdram_phaseinjector2_address_storage_9_2225;
  wire soc_basesoc_sdram_phaseinjector2_address_storage_8_2226;
  wire soc_basesoc_sdram_phaseinjector3_address_storage_13_2236;
  wire soc_basesoc_sdram_phaseinjector3_address_storage_12_2237;
  wire soc_basesoc_sdram_phaseinjector3_address_storage_11_2238;
  wire soc_basesoc_sdram_phaseinjector3_address_storage_10_2239;
  wire soc_basesoc_sdram_phaseinjector3_address_storage_9_2240;
  wire soc_basesoc_sdram_phaseinjector3_address_storage_8_2241;
  wire soc_spiflash_bitbang_en_storage_2249;
  wire soc_basesoc_en_storage_2250;
  wire soc_basesoc_update_value_storage_2251;
  wire soc_basesoc_eventmanager_storage_2252;
  wire soc_basesoc_ctrl_storage_28_2255;
  wire soc_basesoc_ctrl_storage_25_2256;
  wire soc_basesoc_ctrl_storage_21_2257;
  wire soc_basesoc_ctrl_storage_20_2258;
  wire soc_basesoc_ctrl_storage_18_2259;
  wire soc_basesoc_ctrl_storage_14_2260;
  wire soc_basesoc_ctrl_storage_12_2261;
  wire soc_basesoc_ctrl_storage_10_2262;
  wire soc_basesoc_ctrl_storage_9_2263;
  wire soc_basesoc_ctrl_storage_6_2264;
  wire soc_basesoc_ctrl_storage_5_2265;
  wire soc_basesoc_ctrl_storage_4_2266;
  wire soc_basesoc_ctrl_storage_3_2267;
  wire soc_basesoc_zero_pending_2268;
  wire vns_wb2csr_state_2269;
  wire soc_opsis_i2c_data_drv_2270;
  wire soc_suart_tx_busy_2271;
  wire soc_suart_tx_2272;
  wire soc_suart_rx_busy_2273;
  wire soc_suart_tx_pending_2274;
  wire soc_suart_rx_pending_2275;
  wire soc_suart_tx_fifo_readable_2276;
  wire soc_suart_rx_fifo_readable_2277;
  wire soc_spiflash_dq_oe_2278;
  wire soc_spiflash_cs_n_2279;
  wire soc_spiflash_bus_ack_2280;
  wire soc_basesoc_sdram_bankmachine0_row_opened_2281;
  wire soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282;
  wire soc_basesoc_sdram_bankmachine0_trccon_ready_2284;
  wire soc_basesoc_sdram_bankmachine0_trascon_ready_2285;
  wire soc_basesoc_sdram_bankmachine1_row_opened_2286;
  wire soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287;
  wire soc_basesoc_sdram_bankmachine1_trccon_ready_2289;
  wire soc_basesoc_sdram_bankmachine1_trascon_ready_2290;
  wire soc_basesoc_sdram_bankmachine2_row_opened_2291;
  wire soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292;
  wire soc_basesoc_sdram_bankmachine2_trccon_ready_2294;
  wire soc_basesoc_sdram_bankmachine2_trascon_ready_2295;
  wire soc_basesoc_sdram_bankmachine3_row_opened_2296;
  wire soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297;
  wire soc_basesoc_sdram_bankmachine3_trccon_ready_2299;
  wire soc_basesoc_sdram_bankmachine3_trascon_ready_2300;
  wire soc_basesoc_sdram_bankmachine4_row_opened_2301;
  wire soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302;
  wire soc_basesoc_sdram_bankmachine4_trccon_ready_2304;
  wire soc_basesoc_sdram_bankmachine4_trascon_ready_2305;
  wire soc_basesoc_sdram_bankmachine5_row_opened_2306;
  wire soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307;
  wire soc_basesoc_sdram_bankmachine5_trccon_ready_2309;
  wire soc_basesoc_sdram_bankmachine5_trascon_ready_2310;
  wire soc_basesoc_sdram_bankmachine6_row_opened_2311;
  wire soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312;
  wire soc_basesoc_sdram_bankmachine6_trccon_ready_2314;
  wire soc_basesoc_sdram_bankmachine6_trascon_ready_2315;
  wire soc_basesoc_sdram_bankmachine7_row_opened_2316;
  wire soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317;
  wire soc_basesoc_sdram_bankmachine7_trccon_ready_2319;
  wire soc_basesoc_sdram_bankmachine7_trascon_ready_2320;
  wire soc_basesoc_sdram_trrdcon_count_2328;
  wire soc_basesoc_sdram_trrdcon_ready_2329;
  wire soc_basesoc_sdram_twtrcon_ready_2330;
  wire vns_basesoc_grant_2331;
  wire soc_opsis_i2c_samp_count_2_2362;
  wire soc_basesoc_sdram_bandwidth_counter_22_2363;
  wire soc_basesoc_sdram_bandwidth_counter_21_2364;
  wire soc_basesoc_sdram_bandwidth_counter_20_2365;
  wire soc_basesoc_sdram_bandwidth_counter_19_2366;
  wire soc_basesoc_sdram_bandwidth_counter_18_2367;
  wire soc_basesoc_sdram_bandwidth_counter_17_2368;
  wire soc_basesoc_sdram_bandwidth_counter_16_2369;
  wire soc_basesoc_sdram_bandwidth_counter_15_2370;
  wire soc_basesoc_sdram_bandwidth_counter_14_2371;
  wire soc_basesoc_sdram_bandwidth_counter_13_2372;
  wire soc_basesoc_sdram_bandwidth_counter_12_2373;
  wire soc_basesoc_sdram_bandwidth_counter_11_2374;
  wire soc_basesoc_sdram_bandwidth_counter_10_2375;
  wire soc_basesoc_sdram_bandwidth_counter_9_2376;
  wire soc_basesoc_sdram_bandwidth_counter_8_2377;
  wire soc_basesoc_sdram_bandwidth_counter_7_2378;
  wire soc_basesoc_sdram_bandwidth_counter_6_2379;
  wire soc_basesoc_sdram_bandwidth_counter_5_2380;
  wire soc_basesoc_sdram_bandwidth_counter_4_2381;
  wire soc_basesoc_sdram_bandwidth_counter_3_2382;
  wire soc_basesoc_sdram_bandwidth_counter_2_2383;
  wire soc_basesoc_sdram_bandwidth_counter_23_2384;
  wire soc_suart_phase_accumulator_tx_30_2385;
  wire soc_suart_phase_accumulator_tx_29_2386;
  wire soc_suart_phase_accumulator_tx_28_2387;
  wire soc_suart_phase_accumulator_tx_27_2388;
  wire soc_suart_phase_accumulator_tx_26_2389;
  wire soc_suart_phase_accumulator_tx_25_2390;
  wire soc_suart_phase_accumulator_tx_24_2391;
  wire soc_suart_phase_accumulator_tx_23_2392;
  wire soc_suart_phase_accumulator_tx_22_2393;
  wire soc_suart_phase_accumulator_tx_21_2394;
  wire soc_suart_phase_accumulator_tx_20_2395;
  wire soc_suart_phase_accumulator_tx_19_2396;
  wire soc_suart_phase_accumulator_tx_18_2397;
  wire soc_suart_phase_accumulator_tx_17_2398;
  wire soc_suart_phase_accumulator_tx_16_2399;
  wire soc_suart_phase_accumulator_tx_15_2400;
  wire soc_suart_phase_accumulator_tx_14_2401;
  wire soc_suart_phase_accumulator_tx_13_2402;
  wire soc_suart_phase_accumulator_tx_12_2403;
  wire soc_suart_phase_accumulator_tx_11_2404;
  wire soc_suart_phase_accumulator_tx_10_2405;
  wire soc_suart_phase_accumulator_tx_9_2406;
  wire soc_suart_phase_accumulator_tx_8_2407;
  wire soc_suart_phase_accumulator_tx_7_2408;
  wire soc_suart_phase_accumulator_tx_6_2409;
  wire soc_suart_phase_accumulator_tx_5_2410;
  wire soc_suart_phase_accumulator_tx_4_2411;
  wire soc_suart_phase_accumulator_tx_3_2412;
  wire soc_suart_phase_accumulator_tx_2_2413;
  wire soc_suart_phase_accumulator_tx_1_2414;
  wire soc_suart_phase_accumulator_tx_31_2415;
  wire soc_suart_phase_accumulator_rx_30_2416;
  wire soc_suart_phase_accumulator_rx_29_2417;
  wire soc_suart_phase_accumulator_rx_28_2418;
  wire soc_suart_phase_accumulator_rx_27_2419;
  wire soc_suart_phase_accumulator_rx_26_2420;
  wire soc_suart_phase_accumulator_rx_25_2421;
  wire soc_suart_phase_accumulator_rx_24_2422;
  wire soc_suart_phase_accumulator_rx_23_2423;
  wire soc_suart_phase_accumulator_rx_22_2424;
  wire soc_suart_phase_accumulator_rx_21_2425;
  wire soc_suart_phase_accumulator_rx_20_2426;
  wire soc_suart_phase_accumulator_rx_19_2427;
  wire soc_suart_phase_accumulator_rx_18_2428;
  wire soc_suart_phase_accumulator_rx_17_2429;
  wire soc_suart_phase_accumulator_rx_16_2430;
  wire soc_suart_phase_accumulator_rx_15_2431;
  wire soc_suart_phase_accumulator_rx_14_2432;
  wire soc_suart_phase_accumulator_rx_13_2433;
  wire soc_suart_phase_accumulator_rx_12_2434;
  wire soc_suart_phase_accumulator_rx_11_2435;
  wire soc_suart_phase_accumulator_rx_10_2436;
  wire soc_suart_phase_accumulator_rx_9_2437;
  wire soc_suart_phase_accumulator_rx_8_2438;
  wire soc_suart_phase_accumulator_rx_7_2439;
  wire soc_suart_phase_accumulator_rx_6_2440;
  wire soc_suart_phase_accumulator_rx_5_2441;
  wire soc_suart_phase_accumulator_rx_4_2442;
  wire soc_suart_phase_accumulator_rx_3_2443;
  wire soc_suart_phase_accumulator_rx_2_2444;
  wire soc_suart_phase_accumulator_rx_1_2445;
  wire soc_suart_phase_accumulator_rx_31_2446;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_31_2455;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_30_2456;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_29_2457;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_28_2458;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_27_2459;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_26_2460;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_25_2461;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_24_2462;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_23_2463;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_22_2464;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_21_2465;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_20_2466;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_19_2467;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_18_2468;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_17_2469;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_16_2470;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_15_2471;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_14_2472;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_13_2473;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_12_2474;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_11_2475;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_10_2476;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_9_2477;
  wire soc_basesoc_sdram_phaseinjector0_wrdata_storage_8_2478;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_31_2495;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_30_2496;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_29_2497;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_28_2498;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_27_2499;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_26_2500;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_25_2501;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_24_2502;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_23_2503;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_22_2504;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_21_2505;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_20_2506;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_19_2507;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_18_2508;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_17_2509;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_16_2510;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_15_2511;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_14_2512;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_13_2513;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_12_2514;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_11_2515;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_10_2516;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_9_2517;
  wire soc_basesoc_sdram_phaseinjector1_wrdata_storage_8_2518;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_31_2535;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_30_2536;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_29_2537;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_28_2538;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_27_2539;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_26_2540;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_25_2541;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_24_2542;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_23_2543;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_22_2544;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_21_2545;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_20_2546;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_19_2547;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_18_2548;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_17_2549;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_16_2550;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_15_2551;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_14_2552;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_13_2553;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_12_2554;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_11_2555;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_10_2556;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_9_2557;
  wire soc_basesoc_sdram_phaseinjector2_wrdata_storage_8_2558;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_31_2575;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_30_2576;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_29_2577;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_28_2578;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_27_2579;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_26_2580;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_25_2581;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_24_2582;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_23_2583;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_22_2584;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_21_2585;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_20_2586;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_19_2587;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_18_2588;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_17_2589;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_16_2590;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_15_2591;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_14_2592;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_13_2593;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_12_2594;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_11_2595;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_10_2596;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_9_2597;
  wire soc_basesoc_sdram_phaseinjector3_wrdata_storage_8_2598;
  wire soc_basesoc_load_storage_31_2607;
  wire soc_basesoc_load_storage_30_2608;
  wire soc_basesoc_load_storage_29_2609;
  wire soc_basesoc_load_storage_28_2610;
  wire soc_basesoc_load_storage_27_2611;
  wire soc_basesoc_load_storage_26_2612;
  wire soc_basesoc_load_storage_25_2613;
  wire soc_basesoc_load_storage_24_2614;
  wire soc_basesoc_load_storage_23_2615;
  wire soc_basesoc_load_storage_22_2616;
  wire soc_basesoc_load_storage_21_2617;
  wire soc_basesoc_load_storage_20_2618;
  wire soc_basesoc_load_storage_19_2619;
  wire soc_basesoc_load_storage_18_2620;
  wire soc_basesoc_load_storage_17_2621;
  wire soc_basesoc_load_storage_16_2622;
  wire soc_basesoc_load_storage_15_2623;
  wire soc_basesoc_load_storage_14_2624;
  wire soc_basesoc_load_storage_13_2625;
  wire soc_basesoc_load_storage_12_2626;
  wire soc_basesoc_load_storage_11_2627;
  wire soc_basesoc_load_storage_10_2628;
  wire soc_basesoc_load_storage_9_2629;
  wire soc_basesoc_load_storage_8_2630;
  wire soc_basesoc_load_storage_7_2631;
  wire soc_basesoc_load_storage_6_2632;
  wire soc_basesoc_load_storage_5_2633;
  wire soc_basesoc_load_storage_4_2634;
  wire soc_basesoc_load_storage_3_2635;
  wire soc_basesoc_load_storage_2_2636;
  wire soc_basesoc_load_storage_1_2637;
  wire soc_basesoc_load_storage_0_2638;
  wire soc_basesoc_reload_storage_31_2639;
  wire soc_basesoc_reload_storage_30_2640;
  wire soc_basesoc_reload_storage_29_2641;
  wire soc_basesoc_reload_storage_28_2642;
  wire soc_basesoc_reload_storage_27_2643;
  wire soc_basesoc_reload_storage_26_2644;
  wire soc_basesoc_reload_storage_25_2645;
  wire soc_basesoc_reload_storage_24_2646;
  wire soc_basesoc_reload_storage_23_2647;
  wire soc_basesoc_reload_storage_22_2648;
  wire soc_basesoc_reload_storage_21_2649;
  wire soc_basesoc_reload_storage_20_2650;
  wire soc_basesoc_reload_storage_19_2651;
  wire soc_basesoc_reload_storage_18_2652;
  wire soc_basesoc_reload_storage_17_2653;
  wire soc_basesoc_reload_storage_16_2654;
  wire soc_basesoc_reload_storage_15_2655;
  wire soc_basesoc_reload_storage_14_2656;
  wire soc_basesoc_reload_storage_13_2657;
  wire soc_basesoc_reload_storage_12_2658;
  wire soc_basesoc_reload_storage_11_2659;
  wire soc_basesoc_reload_storage_10_2660;
  wire soc_basesoc_reload_storage_9_2661;
  wire soc_basesoc_reload_storage_8_2662;
  wire soc_basesoc_reload_storage_7_2663;
  wire soc_basesoc_reload_storage_6_2664;
  wire soc_basesoc_reload_storage_5_2665;
  wire soc_basesoc_reload_storage_4_2666;
  wire soc_basesoc_reload_storage_3_2667;
  wire soc_basesoc_reload_storage_2_2668;
  wire soc_basesoc_reload_storage_1_2669;
  wire soc_basesoc_reload_storage_0_2670;
  wire vns_xilinxasyncresetsynchronizerimpl1;
  wire GND_1_o_GND_1_o_MUX_753_o;
  wire soc_phase_sel_INV_35_o;
  wire _n11137;
  wire sys_rst_soc_basesoc_cpu_reset_OR_701_o;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<31> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<30> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<29> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<28> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<27> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<26> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<25> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<24> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<23> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<22> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<21> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<20> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<19> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<18> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<17> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<16> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<15> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<14> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<13> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<12> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<11> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<10> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<9> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<8> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<7> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<6> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<5> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<4> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<3> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<2> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<1> ;
  wire \soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<0> ;
  wire soc_basesoc_sdram_inti_p0_rddata_valid;
  wire soc_basesoc_sdram_inti_p2_rddata_valid;
  wire soc_suart_rx_fifo_wrport_we;
  wire soc_basesoc_sdram_cmd_valid;
  wire _n7082;
  wire soc_basesoc_sdram_bankmachine0_cmd_valid;
  wire soc_basesoc_sdram_bankmachine0_cmd_payload_ras;
  wire _n7385;
  wire soc_basesoc_sdram_bankmachine1_cmd_valid;
  wire soc_basesoc_sdram_bankmachine1_cmd_payload_ras;
  wire _n7701;
  wire soc_basesoc_sdram_bankmachine2_cmd_valid;
  wire soc_basesoc_sdram_bankmachine2_cmd_payload_ras;
  wire _n7697;
  wire soc_basesoc_sdram_bankmachine3_cmd_valid;
  wire soc_basesoc_sdram_bankmachine3_cmd_payload_ras;
  wire soc_basesoc_sdram_bankmachine4_cmd_valid;
  wire soc_basesoc_sdram_bankmachine4_cmd_payload_ras;
  wire soc_basesoc_sdram_bankmachine5_cmd_payload_ras;
  wire soc_basesoc_sdram_bankmachine5_cmd_valid;
  wire _n7218;
  wire soc_basesoc_sdram_bankmachine6_cmd_valid;
  wire soc_basesoc_sdram_bankmachine6_cmd_payload_ras;
  wire _n7705;
  wire soc_basesoc_sdram_bankmachine7_cmd_valid;
  wire soc_basesoc_sdram_bankmachine7_cmd_payload_ras;
  wire vns_rhs_array_muxed0;
  wire vns_rhs_array_muxed6;
  wire vns_rhs_array_muxed9;
  wire vns_rhs_array_muxed10;
  wire vns_array_muxed20;
  wire vns_array_muxed21;
  wire soc_basesoc_sdram_sequencer_start0;
  wire vns_array_muxed13;
  wire soc_basesoc_port_cmd_payload_we;
  wire soc_basesoc_tag_port_we;
  wire soc_basesoc_write_from_slave;
  wire \soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ;
  wire \soc_dna_cnt[6]_GND_1_o_LessThan_2747_o ;
  wire spiflash4x_clk_OBUF_3024;
  wire soc_basesoc_sdram_bankmachine0_row_hit;
  wire soc_basesoc_sdram_bankmachine1_row_hit;
  wire soc_basesoc_sdram_bankmachine2_row_hit;
  wire soc_basesoc_sdram_bankmachine2_req_lock;
  wire soc_basesoc_sdram_bankmachine3_row_hit;
  wire soc_basesoc_sdram_bankmachine3_req_lock;
  wire soc_basesoc_sdram_bankmachine4_row_hit;
  wire soc_basesoc_sdram_bankmachine4_req_lock;
  wire soc_basesoc_sdram_bankmachine5_row_hit;
  wire soc_basesoc_sdram_bankmachine5_req_lock;
  wire soc_basesoc_sdram_bankmachine6_row_hit;
  wire soc_basesoc_sdram_bankmachine6_req_lock;
  wire soc_basesoc_sdram_bankmachine7_row_hit;
  wire soc_basesoc_sdram_bankmachine7_req_lock;
  wire \soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o ;
  wire vns_opsisi2c_scl_o;
  wire vns_opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_3043;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<31> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<30> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<29> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<28> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<27> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<26> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<25> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<24> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<23> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<22> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<21> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<20> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<19> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<18> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<17> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<16> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<15> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<14> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<13> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<12> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<11> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<10> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<9> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<8> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<7> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<6> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<5> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<4> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<3> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<2> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<1> ;
  wire \soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<0> ;
  wire soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o;
  wire soc_suart_sink_valid_soc_suart_sink_ready_AND_1295_o;
  wire soc_suart_rx_trigger;
  wire soc_basesoc_sdram_bankmachine0_row_open;
  wire soc_basesoc_sdram_bankmachine1_row_open;
  wire soc_basesoc_sdram_bankmachine2_row_open;
  wire soc_basesoc_sdram_bankmachine3_row_open;
  wire soc_basesoc_sdram_bankmachine4_row_open;
  wire soc_basesoc_sdram_bankmachine5_row_open;
  wire soc_basesoc_sdram_bankmachine6_row_open;
  wire soc_basesoc_sdram_bankmachine7_row_open;
  wire \vns_rhs_array_muxed44[13] ;
  wire \vns_rhs_array_muxed44[12] ;
  wire \vns_rhs_array_muxed44[11] ;
  wire \vns_rhs_array_muxed44[1] ;
  wire \vns_rhs_array_muxed44[0] ;
  wire \vns_rhs_array_muxed44[21] ;
  wire \vns_rhs_array_muxed44[20] ;
  wire \vns_rhs_array_muxed44[19] ;
  wire \vns_rhs_array_muxed44[18] ;
  wire \vns_rhs_array_muxed44[17] ;
  wire \vns_rhs_array_muxed44[16] ;
  wire \vns_rhs_array_muxed44[15] ;
  wire \vns_rhs_array_muxed44[14] ;
  wire \vns_rhs_array_muxed44[29] ;
  wire \vns_rhs_array_muxed44[28] ;
  wire \vns_rhs_array_muxed44[27] ;
  wire \vns_rhs_array_muxed44[26] ;
  wire \vns_rhs_array_muxed44[25] ;
  wire \vns_rhs_array_muxed44[24] ;
  wire \vns_rhs_array_muxed44[23] ;
  wire \vns_rhs_array_muxed44[22] ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT<0> ;
  wire soc_front_panel_done;
  wire soc_half_rate_phy_dqs_t_d0;
  wire soc_half_rate_phy_dqs_t_d1;
  wire soc_phase_sel_GND_1_o_MUX_1639_o;
  wire soc_basesoc_rom_bus_cyc_soc_basesoc_rom_bus_ack_AND_1282_o;
  wire soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o;
  wire _n11149;
  wire _n11155;
  wire _n11161;
  wire _n11167;
  wire _n11173;
  wire _n11179;
  wire _n11185;
  wire _n11191;
  wire \soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o ;
  wire \soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o ;
  wire \soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o ;
  wire \soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o ;
  wire \soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o ;
  wire \soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o ;
  wire \soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o ;
  wire \soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o ;
  wire \soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o ;
  wire vns_basesoc_shared_ack;
  wire \soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<7> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<6> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<5> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<4> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<3> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<2> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<1> ;
  wire \soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<0> ;
  wire soc_basesoc_ack;
  wire soc_opsis_i2c_data_drv_en;
  wire soc_opsis_i2c_update_is_read;
  wire soc_basesoc_sdram_zqcs_executer_start;
  wire _n6741;
  wire _n6723;
  wire _n6809;
  wire _n6777;
  wire _n6748;
  wire _n7012;
  wire _n6734;
  wire _n7304;
  wire soc_basesoc_sdram_bankmachine0_cmd_ready;
  wire soc_basesoc_sdram_bankmachine1_cmd_ready;
  wire soc_basesoc_sdram_bankmachine2_cmd_ready;
  wire soc_basesoc_sdram_bankmachine3_cmd_ready;
  wire soc_basesoc_sdram_bankmachine4_cmd_ready;
  wire soc_basesoc_sdram_bankmachine5_cmd_ready;
  wire soc_basesoc_sdram_bankmachine6_cmd_ready;
  wire soc_basesoc_sdram_bankmachine7_cmd_ready;
  wire soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o;
  wire soc_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire soc_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire soc_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o;
  wire _n6765;
  wire vns_array_muxed17_INV_575_o;
  wire vns_array_muxed18_INV_576_o;
  wire vns_array_muxed19_INV_577_o;
  wire vns_array_muxed10_INV_572_o_3270;
  wire vns_array_muxed11_INV_573_o_3271;
  wire vns_array_muxed12_INV_574_o_3272;
  wire soc_basesoc_port_cmd_valid;
  wire n1537;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<7> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<6> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<5> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<4> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<3> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<2> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<1> ;
  wire \soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<0> ;
  wire soc_dna_do;
  wire \soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<3> ;
  wire \soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<2> ;
  wire \soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<1> ;
  wire \soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<0> ;
  wire \soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ;
  wire _n11097;
  wire soc_suart_tx_trigger;
  wire \soc_spiflash_counter[7]_PWR_1_o_equal_1868_o ;
  wire \soc_spiflash_counter[7]_PWR_1_o_equal_1871_o ;
  wire \soc_spiflash_counter[7]_GND_1_o_equal_1866_o ;
  wire \soc_spiflash_counter[7]_GND_1_o_equal_1867_o ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_PWR_1_o_equal_1895_o ;
  wire \soc_basesoc_sdram_zqcs_executer_counter[4]_PWR_1_o_equal_1909_o ;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<23> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<22> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<21> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<20> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<19> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<18> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<17> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<16> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<15> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<14> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<13> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<12> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<11> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<10> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<6> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<5> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<4> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<3> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<2> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<1> ;
  wire \soc_basesoc_adr[29]_GND_1_o_add_873_OUT<0> ;
  wire hdled_OBUF_3538;
  wire pwled_OBUF_3539;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<7> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<6> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<5> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<4> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<0> ;
  wire \soc_basesoc_interface_adr[13] ;
  wire \soc_basesoc_interface_adr[12] ;
  wire \soc_basesoc_interface_adr[11] ;
  wire \soc_basesoc_interface_adr[10] ;
  wire \soc_basesoc_interface_adr[9] ;
  wire \soc_basesoc_interface_adr[2] ;
  wire \soc_basesoc_interface_adr[1] ;
  wire \soc_basesoc_interface_adr[0] ;
  wire vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o;
  wire vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o;
  wire vns_basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire \GND_1_o_soc_suart_tx_bitcount[3]_MUX_741_o ;
  wire soc_suart_irq;
  wire soc_basesoc_sdram_bankmachine0_trccon_valid;
  wire soc_basesoc_sdram_bankmachine1_trccon_valid;
  wire soc_basesoc_sdram_bankmachine2_trccon_valid;
  wire soc_basesoc_sdram_bankmachine3_trccon_valid;
  wire soc_basesoc_sdram_bankmachine4_trccon_valid;
  wire soc_basesoc_sdram_bankmachine5_trccon_valid;
  wire soc_basesoc_sdram_bankmachine6_trccon_valid;
  wire soc_basesoc_sdram_bankmachine7_trccon_valid;
  wire soc_suart_rx_clear;
  wire soc_suart_tx_clear;
  wire soc_basesoc_zero_clear;
  wire \soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT<1> ;
  wire \soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT<0> ;
  wire \soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ;
  wire soc_basesoc_zero_trigger_INV_469_o;
  wire soc_basesoc_sdram_timer_done1;
  wire soc_basesoc_sdram_zqcs_timer_done1;
  wire soc_suart_tx_fifo_do_read;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<7> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<6> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<5> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<4> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<3> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<2> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<1> ;
  wire \soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<0> ;
  wire soc_opsis_i2c_data_drv_stop;
  wire soc_basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire soc_basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire soc_basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire soc_basesoc_sdram_read_available;
  wire soc_basesoc_sdram_write_available;
  wire soc_basesoc_sdram_choose_cmd_ce;
  wire soc_basesoc_sdram_trrdcon_valid;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o;
  wire soc_basesoc_sdram_choose_req_ce;
  wire soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624;
  wire soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<7> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<6> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<5> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<4> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<0> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<7> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<6> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<5> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<4> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<0> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<7> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<6> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<5> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<4> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<0> ;
  wire \soc_suart_tx_reg[0]_PWR_1_o_MUX_736_o ;
  wire n0194;
  wire n0215;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<7> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<6> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<5> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<4> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<3> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<2> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<1> ;
  wire \soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<0> ;
  wire \soc_spiflash_counter[7]_GND_1_o_equal_1864_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[21]_MUX_774_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[20]_MUX_775_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[19]_MUX_776_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[18]_MUX_777_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[17]_MUX_778_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[16]_MUX_779_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[15]_MUX_780_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[14]_MUX_781_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[13]_MUX_782_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[12]_MUX_783_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[11]_MUX_784_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[10]_MUX_785_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[9]_MUX_786_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[8]_MUX_787_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[7]_MUX_788_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[6]_MUX_789_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[5]_MUX_790_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[4]_MUX_791_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[3]_MUX_792_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[2]_MUX_793_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[1]_MUX_794_o ;
  wire \soc_spiflash_sr[31]_soc_spiflash_bus_adr[0]_MUX_795_o ;
  wire \soc_spiflash_sr[31]_GND_1_o_MUX_796_o ;
  wire \soc_spiflash_sr[31]_GND_1_o_MUX_797_o ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<7> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<6> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<5> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<4> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<0> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<5> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<4> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<3> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<2> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<1> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<0> ;
  wire \soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<4> ;
  wire \soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<3> ;
  wire \soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<2> ;
  wire \soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<1> ;
  wire \soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<0> ;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o ;
  wire n0549;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire n0637;
  wire soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire n0724;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire n0811;
  wire soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire n0898;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire n0985;
  wire soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire n1072;
  wire soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<0> ;
  wire vns_basesoc_csrbankarray_csrbank0_scratch3_re;
  wire vns_basesoc_csrbankarray_csrbank0_scratch2_re;
  wire vns_basesoc_csrbankarray_csrbank0_scratch1_re;
  wire vns_basesoc_csrbankarray_csrbank0_scratch0_re;
  wire vns_basesoc_csrbankarray_csrbank3_master_w0_re;
  wire vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire soc_basesoc_sdram_bandwidth_update_re;
  wire vns_basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire vns_basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire vns_basesoc_csrbankarray_csrbank6_load3_re;
  wire vns_basesoc_csrbankarray_csrbank6_load2_re;
  wire vns_basesoc_csrbankarray_csrbank6_load1_re;
  wire vns_basesoc_csrbankarray_csrbank6_load0_re;
  wire vns_basesoc_csrbankarray_csrbank6_reload3_re;
  wire vns_basesoc_csrbankarray_csrbank6_reload2_re;
  wire vns_basesoc_csrbankarray_csrbank6_reload1_re;
  wire vns_basesoc_csrbankarray_csrbank6_reload0_re;
  wire vns_basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire soc_suart_tx_fifo_wrport_we;
  wire soc_basesoc_sdram_max_time1;
  wire vns_basesoc_done;
  wire \n6326[23] ;
  wire \n6326[22] ;
  wire \n6326[21] ;
  wire \n6326[20] ;
  wire \n6326[19] ;
  wire \n6326[18] ;
  wire \n6326[17] ;
  wire \n6326[16] ;
  wire \n6326[15] ;
  wire \n6326[14] ;
  wire \n6326[13] ;
  wire \n6326[12] ;
  wire \n6326[11] ;
  wire \n6326[10] ;
  wire \n6326[9] ;
  wire \n6326[8] ;
  wire \n6326[7] ;
  wire \n6326[6] ;
  wire \n6326[5] ;
  wire \n6326[4] ;
  wire \n6326[3] ;
  wire \n6326[2] ;
  wire \n6326[0] ;
  wire soc_basesoc_zero_trigger;
  wire \soc_basesoc_port_cmd_payload_addr[23] ;
  wire \soc_basesoc_port_cmd_payload_addr[22] ;
  wire \soc_basesoc_port_cmd_payload_addr[21] ;
  wire \soc_basesoc_port_cmd_payload_addr[20] ;
  wire \soc_basesoc_port_cmd_payload_addr[19] ;
  wire \soc_basesoc_port_cmd_payload_addr[18] ;
  wire \soc_basesoc_port_cmd_payload_addr[17] ;
  wire \soc_basesoc_port_cmd_payload_addr[16] ;
  wire \soc_basesoc_port_cmd_payload_addr[15] ;
  wire \soc_basesoc_port_cmd_payload_addr[14] ;
  wire \soc_basesoc_port_cmd_payload_addr[13] ;
  wire \soc_basesoc_port_cmd_payload_addr[12] ;
  wire \soc_basesoc_port_cmd_payload_addr[11] ;
  wire \soc_basesoc_port_cmd_payload_addr[10] ;
  wire \soc_basesoc_port_cmd_payload_addr[6] ;
  wire \soc_basesoc_port_cmd_payload_addr[5] ;
  wire \soc_basesoc_port_cmd_payload_addr[4] ;
  wire \soc_basesoc_port_cmd_payload_addr[3] ;
  wire \soc_basesoc_port_cmd_payload_addr[2] ;
  wire \soc_basesoc_port_cmd_payload_addr[1] ;
  wire \soc_basesoc_port_cmd_payload_addr[0] ;
  wire \soc_basesoc_port_cmd_payload_addr[7] ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<7> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<6> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<5> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<4> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<3> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<2> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<1> ;
  wire \GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<0> ;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire _n12999;
  wire _n13023;
  wire _n13029;
  wire _n13032;
  wire soc_suart_rx_fifo_do_read;
  wire vns_basesoc_csrbankarray_csrbank3_sel;
  wire vns_basesoc_csrbankarray_csrbank7_sel;
  wire vns_basesoc_csrbankarray_csrbank2_sel;
  wire vns_basesoc_csrbankarray_sel;
  wire vns_basesoc_csrbankarray_csrbank6_sel;
  wire vns_basesoc_csrbankarray_csrbank0_sel;
  wire _n11343_inv;
  wire _n11306_inv_3955;
  wire _n11371_inv;
  wire _n11392_inv;
  wire _n11396_inv;
  wire _n11982_inv;
  wire _n11334_inv;
  wire soc_suart_tx_busy_inv_0;
  wire \n6248<32>1_3962 ;
  wire soc_suart_rx_busy_inv1_0;
  wire _n11300_inv;
  wire _n11996_inv_3965;
  wire soc_opsis_i2c_fx2_reset_storage_inv;
  wire vns_opsisi2c_sda_oe_inv;
  wire soc_spiflash_oe_inv;
  wire vns_opsisi2c_storage_inv;
  wire _n11322_inv;
  wire _n11310_inv;
  wire _n11586_inv;
  wire vns_opsisi2c_scl_oe_inv;
  wire \vns_opsisi2c_state_FSM_FFd3-In3 ;
  wire \vns_opsisi2c_state_FSM_FFd2-In5 ;
  wire \vns_opsisi2c_state_FSM_FFd1-In3 ;
  wire \vns_opsisi2c_state_FSM_FFd2-In2 ;
  wire \vns_opsisi2c_state_FSM_FFd4-In1 ;
  wire \vns_multiplexer_state_FSM_FFd1-In1 ;
  wire \vns_multiplexer_state_FSM_FFd3-In ;
  wire \vns_multiplexer_state_FSM_FFd2-In ;
  wire \vns_multiplexer_state_FSM_FFd1-In_3982 ;
  wire _n11990_inv;
  wire Mcount_soc_front_panel_count;
  wire Mcount_soc_front_panel_count1;
  wire Mcount_soc_front_panel_count2;
  wire Mcount_soc_front_panel_count3;
  wire Mcount_soc_front_panel_count4;
  wire Mcount_soc_front_panel_count5;
  wire Mcount_soc_front_panel_count6;
  wire Mcount_soc_front_panel_count7;
  wire Mcount_soc_front_panel_count8;
  wire Mcount_soc_front_panel_count9;
  wire Mcount_soc_front_panel_count10;
  wire Mcount_soc_front_panel_count11;
  wire Mcount_soc_front_panel_count12;
  wire Mcount_soc_front_panel_count13;
  wire Mcount_soc_front_panel_count14;
  wire Mcount_soc_front_panel_count15;
  wire Mcount_soc_front_panel_count16;
  wire Mcount_soc_front_panel_count17;
  wire Mcount_soc_front_panel_count18;
  wire Mcount_soc_front_panel_count19;
  wire Mcount_soc_front_panel_count20;
  wire Mcount_soc_front_panel_count21;
  wire Mcount_soc_front_panel_count22;
  wire Mcount_soc_front_panel_count23;
  wire Mcount_soc_front_panel_count24;
  wire Mcount_soc_front_panel_count25;
  wire n2071_inv_4061;
  wire Result;
  wire \Result<0>2 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_0;
  wire \Result<1>2 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_1;
  wire \Result<2>2 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_2;
  wire \Result<3>2 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_3;
  wire \Result<4>1 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_4;
  wire \Result<5>1 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_5;
  wire \Result<6>1 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_6;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_12;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_13;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_14;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_15;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_17;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_19;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_20;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_21;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_22;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_23;
  wire Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_25;
  wire Mcount_soc_basesoc_sdram_timer_count1;
  wire Mcount_soc_basesoc_sdram_timer_count11;
  wire Mcount_soc_basesoc_sdram_timer_count12;
  wire Mcount_soc_basesoc_sdram_timer_count13;
  wire Mcount_soc_basesoc_sdram_timer_count14;
  wire Mcount_soc_basesoc_sdram_timer_count15;
  wire Mcount_soc_basesoc_sdram_timer_count16;
  wire Mcount_soc_basesoc_sdram_timer_count17;
  wire Mcount_soc_basesoc_sdram_timer_count18;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire _n11294_inv;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>2 ;
  wire \Result<8>2 ;
  wire \Result<9>2 ;
  wire \Result<10>2 ;
  wire \Result<11>1 ;
  wire \Result<12>1 ;
  wire \Result<13>1 ;
  wire \Result<14>1 ;
  wire \Result<15>1 ;
  wire \Result<16>1 ;
  wire \Result<17>1 ;
  wire \Result<18>1 ;
  wire \Result<19>1 ;
  wire \Result<20>1 ;
  wire \Result<21>1 ;
  wire \Result<22>1 ;
  wire \Result<23>1 ;
  wire \Result<24>1 ;
  wire \Result<25>1 ;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<4>3 ;
  wire \Result<5>3 ;
  wire \Result<6>3 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire _n11350_inv;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>4 ;
  wire _n11357_inv;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<4>5 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>9 ;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>10 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n11412_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n11407_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire _n11414_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine0_trascon_count1;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire _n11430_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire _n11425_inv;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<3>12 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n11432_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine1_trascon_count1;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire _n11450_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine2_trascon_count1;
  wire _n11443_inv;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire \Result<3>13 ;
  wire _n11448_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21 ;
  wire _n11468_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine3_trascon_count1;
  wire _n11461_inv;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire _n11466_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire _n11484_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n11479_inv;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire \Result<3>15 ;
  wire _n11486_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine4_trascon_count1;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire _n11504_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n11497_inv;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire \Result<3>16 ;
  wire _n11502_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n11515_inv;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire \Result<3>17 ;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n11520_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire _n11522_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine6_trascon_count1;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire _n11533_inv;
  wire \Result<0>34 ;
  wire \Result<1>34 ;
  wire \Result<2>34 ;
  wire \Result<3>18 ;
  wire _n11542_inv;
  wire Mcount_soc_basesoc_sdram_twtrcon_count;
  wire Mcount_soc_basesoc_sdram_twtrcon_count1;
  wire Mcount_soc_basesoc_sdram_twtrcon_count2;
  wire _n11538_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire _n11540_inv;
  wire Mcount_soc_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_soc_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n11550_inv;
  wire \soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_soc_basesoc_sdram_bandwidth_nreads23;
  wire _n11556_inv;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_soc_basesoc_sdram_bandwidth_nwrites23;
  wire vns_basesoc_wait_inv;
  wire _n11992_inv;
  wire Mcount_vns_basesoc_count;
  wire Mcount_vns_basesoc_count1;
  wire Mcount_vns_basesoc_count2;
  wire Mcount_vns_basesoc_count3;
  wire Mcount_vns_basesoc_count4;
  wire Mcount_vns_basesoc_count5;
  wire Mcount_vns_basesoc_count6;
  wire Mcount_vns_basesoc_count7;
  wire Mcount_vns_basesoc_count8;
  wire Mcount_vns_basesoc_count9;
  wire Mcount_vns_basesoc_count10;
  wire Mcount_vns_basesoc_count11;
  wire Mcount_vns_basesoc_count12;
  wire Mcount_vns_basesoc_count13;
  wire Mcount_vns_basesoc_count14;
  wire Mcount_vns_basesoc_count15;
  wire Mcount_vns_basesoc_count16;
  wire Mcount_vns_basesoc_count17;
  wire Mcount_vns_basesoc_count18;
  wire Mcount_vns_basesoc_count19;
  wire _n12000_inv;
  wire Mcount_soc_suart_rx_bitcount_val;
  wire \Result<0>43 ;
  wire \Result<1>43 ;
  wire \Result<2>35 ;
  wire \Result<3>19 ;
  wire Mcount_soc_suart_tx_bitcount_val;
  wire \Result<0>44 ;
  wire \Result<1>44 ;
  wire \Result<2>36 ;
  wire \Result<3>20 ;
  wire soc_basesoc_sdram_max_time1_inv;
  wire soc_basesoc_sdram_choose_req_want_writes_inv;
  wire \Result<2>37 ;
  wire \Result<3>21 ;
  wire soc_basesoc_sdram_max_time0_inv;
  wire soc_basesoc_sdram_choose_req_want_reads_inv;
  wire \Result<2>38 ;
  wire \Result<3>22 ;
  wire \Result<4>6 ;
  wire write_ctrl;
  wire write_ctrl1_4588;
  wire write_ctrl2_4589;
  wire write_ctrl3_4590;
  wire write_ctrl4_4591;
  wire write_ctrl5_4592;
  wire write_ctrl6_4593;
  wire write_ctrl7_4594;
  wire write_ctrl8_4595;
  wire write_ctrl9_4596;
  wire write_ctrl10_4597;
  wire write_ctrl11_4598;
  wire write_ctrl12_4599;
  wire write_ctrl13_4600;
  wire write_ctrl14_4601;
  wire write_ctrl15_4602;
  wire write_ctrl16_4603;
  wire write_ctrl17_4604;
  wire write_ctrl18_4605;
  wire write_ctrl19_4606;
  wire write_ctrl20_4607;
  wire write_ctrl21_4608;
  wire write_ctrl22_4609;
  wire write_ctrl23_4610;
  wire write_ctrl24_4611;
  wire write_ctrl25_4612;
  wire write_ctrl26_4613;
  wire write_ctrl27_4614;
  wire write_ctrl28_4615;
  wire write_ctrl29_4616;
  wire write_ctrl30_4617;
  wire write_ctrl31_4618;
  wire write_ctrl32_4619;
  wire write_ctrl33_4620;
  wire write_ctrl34_4621;
  wire write_ctrl35_4622;
  wire write_ctrl36_4623;
  wire write_ctrl37_4624;
  wire write_ctrl38_4625;
  wire write_ctrl39_4626;
  wire write_ctrl40_4627;
  wire write_ctrl41_4628;
  wire write_ctrl42_4629;
  wire write_ctrl43_4630;
  wire write_ctrl44_4631;
  wire write_ctrl45_4632;
  wire write_ctrl46_4633;
  wire write_ctrl47_4634;
  wire write_ctrl48_4635;
  wire write_ctrl49_4636;
  wire write_ctrl50_4637;
  wire write_ctrl51_4638;
  wire write_ctrl52_4639;
  wire write_ctrl53_4640;
  wire write_ctrl54_4641;
  wire write_ctrl55_4642;
  wire write_ctrl56_4643;
  wire write_ctrl57_4644;
  wire write_ctrl58_4645;
  wire write_ctrl59_4646;
  wire write_ctrl60_4647;
  wire write_ctrl61_4648;
  wire write_ctrl62_4649;
  wire write_ctrl63_4650;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_5163;
  wire inst_LPM_FF_2_5164;
  wire inst_LPM_FF_1_5165;
  wire inst_LPM_FF_0_5166;
  wire \vns_refresher_state_FSM_FFd2-In ;
  wire \vns_refresher_state_FSM_FFd1-In_5168 ;
  wire vns_refresher_state_FSM_FFd2_5169;
  wire \vns_cache_state_FSM_FFd3-In ;
  wire \vns_cache_state_FSM_FFd2-In ;
  wire \vns_cache_state_FSM_FFd1-In ;
  wire vns_cache_state_FSM_FFd3_5173;
  wire vns_cache_state_FSM_FFd2_5174;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In1 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd2-In ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In ;
  wire \vns_bankmachine0_state_FSM_FFd3-In ;
  wire \vns_bankmachine0_state_FSM_FFd2-In ;
  wire \vns_bankmachine0_state_FSM_FFd1-In ;
  wire vns_bankmachine0_state_FSM_FFd3_5181;
  wire vns_bankmachine0_state_FSM_FFd2_5182;
  wire \vns_bankmachine1_state_FSM_FFd3-In ;
  wire \vns_bankmachine1_state_FSM_FFd2-In ;
  wire \vns_bankmachine1_state_FSM_FFd1-In ;
  wire vns_bankmachine1_state_FSM_FFd3_5186;
  wire vns_bankmachine1_state_FSM_FFd2_5187;
  wire \vns_bankmachine4_state_FSM_FFd3-In ;
  wire \vns_bankmachine4_state_FSM_FFd2-In ;
  wire \vns_bankmachine4_state_FSM_FFd1-In ;
  wire vns_bankmachine4_state_FSM_FFd3_5191;
  wire vns_bankmachine4_state_FSM_FFd2_5192;
  wire \vns_bankmachine2_state_FSM_FFd3-In ;
  wire \vns_bankmachine2_state_FSM_FFd2-In ;
  wire \vns_bankmachine2_state_FSM_FFd1-In ;
  wire vns_bankmachine2_state_FSM_FFd3_5196;
  wire vns_bankmachine2_state_FSM_FFd2_5197;
  wire \vns_bankmachine3_state_FSM_FFd3-In ;
  wire \vns_bankmachine3_state_FSM_FFd2-In ;
  wire \vns_bankmachine3_state_FSM_FFd1-In ;
  wire vns_bankmachine3_state_FSM_FFd3_5201;
  wire vns_bankmachine3_state_FSM_FFd2_5202;
  wire \vns_bankmachine7_state_FSM_FFd3-In ;
  wire \vns_bankmachine7_state_FSM_FFd2-In ;
  wire \vns_bankmachine7_state_FSM_FFd1-In ;
  wire vns_bankmachine7_state_FSM_FFd3_5206;
  wire vns_bankmachine7_state_FSM_FFd2_5207;
  wire \vns_bankmachine5_state_FSM_FFd3-In ;
  wire \vns_bankmachine5_state_FSM_FFd2-In ;
  wire \vns_bankmachine5_state_FSM_FFd1-In ;
  wire vns_bankmachine5_state_FSM_FFd3_5211;
  wire vns_bankmachine5_state_FSM_FFd2_5212;
  wire \vns_bankmachine6_state_FSM_FFd3-In ;
  wire \vns_bankmachine6_state_FSM_FFd2-In ;
  wire \vns_bankmachine6_state_FSM_FFd1-In ;
  wire vns_bankmachine6_state_FSM_FFd3_5216;
  wire vns_bankmachine6_state_FSM_FFd2_5217;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5220 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire soc_basesoc_sdram_choose_cmd_grant_SF2;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5241 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5243 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ;
  wire soc_basesoc_sdram_choose_req_grant_SF90;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire soc_opsis_i2c_slave_addr_re_0;
  wire soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_5263 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<1> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<1>_5265 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<2> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<2>_5267 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<3> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<3>_5269 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<4> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<4>_5271 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<5> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<5>_5273 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<6> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<6>_5275 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<7> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<7>_5277 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<8> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<8>_5279 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<9> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<9>_5281 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<10> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<10>_5283 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<11> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<11>_5285 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<12> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<12>_5287 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<13> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<13>_5289 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<14> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<14>_5291 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<15> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<15>_5293 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<16> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<16>_5295 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<17> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<17>_5297 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<18> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<18>_5299 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<19> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<19>_5301 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<20> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<20>_5303 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<21> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<21>_5305 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<22> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<22>_5307 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<23> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<23>_5309 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<24> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<24>_5311 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<25> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<25>_5313 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<26> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<26>_5315 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<27> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<27>_5317 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<28> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<28>_5319 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<29> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<29>_5321 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<30> ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<30>_5323 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<31> ;
  wire soc_basesoc_sdram_cmd_valid_mmx_out;
  wire soc_basesoc_sdram_cmd_valid_mmx_out1;
  wire soc_basesoc_sdram_cmd_valid_mmx_out2;
  wire soc_basesoc_sdram_cmd_valid_mmx_out3;
  wire soc_basesoc_sdram_cmd_valid_mmx_out4;
  wire soc_basesoc_sdram_cmd_valid_mmx_out5;
  wire soc_basesoc_sdram_cmd_valid_mmx_out6;
  wire soc_basesoc_sdram_cmd_valid_mmx_out7;
  wire \Madd_soc_spiflash_counter[7]_GND_1_o_add_1872_OUT_cy<5> ;
  wire \Madd_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_add_1898_OUT_cy<3> ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<0>_5430 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<0>_5431 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<1>_5432 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<1>_5433 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<2>_5434 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<2>_5435 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<3>_5436 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<3>_5437 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<4>_5438 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<0>_5439 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<0>_5440 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<1>_5441 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<1>_5442 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<2>_5443 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<2>_5444 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<3>_5445 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<3>_5446 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<4>_5447 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<0>_5448 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<0>_5449 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<1>_5450 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<1>_5451 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<2>_5452 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<2>_5453 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<3>_5454 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<3>_5455 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<4>_5456 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<0>_5457 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<0>_5458 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<1>_5459 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<1>_5460 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<2>_5461 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<2>_5462 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<3>_5463 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<3>_5464 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<4>_5465 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<0>_5466 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<0>_5467 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<1>_5468 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<1>_5469 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<2>_5470 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<2>_5471 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<3>_5472 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<3>_5473 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<4>_5474 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<0>_5475 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<0>_5476 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<1>_5477 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<1>_5478 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<2>_5479 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<2>_5480 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<3>_5481 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<3>_5482 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<4>_5483 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<0>_5484 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<0>_5485 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<1>_5486 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<1>_5487 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<2>_5488 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<2>_5489 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<3>_5490 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<3>_5491 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<4>_5492 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<0>_5493 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<0>_5494 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<1>_5495 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<1>_5496 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<2>_5497 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<2>_5498 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<3>_5499 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<3>_5500 ;
  wire \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<4>_5501 ;
  wire Mmux__n11097_4_5502;
  wire Mmux__n11097_3_5503;
  wire soc_basesoc_sdram_bandwidth_period_5529;
  wire soc_spiflash_clk_5530;
  wire soc_basesoc_sdram_bandwidth_counter_1_5531;
  wire \Madd_n6244_lut[2] ;
  wire \Madd_n6244_lut[4] ;
  wire \Madd_n6244_lut[5] ;
  wire \Madd_n6244_lut[7] ;
  wire \Madd_n6244_lut[9] ;
  wire \Madd_n6244_lut[10] ;
  wire \Madd_n6244_lut[11] ;
  wire \Madd_n6244_lut[12] ;
  wire \Madd_n6244_lut[13] ;
  wire \Madd_n6244_lut[14] ;
  wire \Madd_n6244_lut[15] ;
  wire \Madd_n6244_lut[17] ;
  wire \Madd_n6244_lut[18] ;
  wire \Madd_n6244_lut[20] ;
  wire \Madd_n6244_lut[23] ;
  wire \Madd_n6248_lut[2] ;
  wire \Madd_n6248_lut[4] ;
  wire \Madd_n6248_lut[5] ;
  wire \Madd_n6248_lut[7] ;
  wire \Madd_n6248_lut[9] ;
  wire \Madd_n6248_lut[10] ;
  wire \Madd_n6248_lut[11] ;
  wire \Madd_n6248_lut[12] ;
  wire \Madd_n6248_lut[13] ;
  wire \Madd_n6248_lut[14] ;
  wire \Madd_n6248_lut[15] ;
  wire \Madd_n6248_lut[17] ;
  wire \Madd_n6248_lut[18] ;
  wire \Madd_n6248_lut[20] ;
  wire \Madd_n6248_lut[23] ;
  wire inst_LPM_MUX_4_f7_5822;
  wire inst_LPM_MUX_6_5823;
  wire inst_LPM_MUX_51_5824;
  wire inst_LPM_MUX_3_f7_5825;
  wire inst_LPM_MUX_5_5826;
  wire inst_LPM_MUX_4_5827;
  wire inst_LPM_MUX1_4_f7_5828;
  wire inst_LPM_MUX1_6_5829;
  wire inst_LPM_MUX1_51_5830;
  wire inst_LPM_MUX1_3_f7_5831;
  wire inst_LPM_MUX1_5_5832;
  wire inst_LPM_MUX1_4_5833;
  wire inst_LPM_MUX4_4_f7_5834;
  wire inst_LPM_MUX4_6_5835;
  wire inst_LPM_MUX4_51_5836;
  wire inst_LPM_MUX4_3_f7_5837;
  wire inst_LPM_MUX4_5_5838;
  wire inst_LPM_MUX4_4_5839;
  wire inst_LPM_MUX2_4_f7_5840;
  wire inst_LPM_MUX2_6_5841;
  wire inst_LPM_MUX2_51_5842;
  wire inst_LPM_MUX2_3_f7_5843;
  wire inst_LPM_MUX2_5_5844;
  wire inst_LPM_MUX2_4_5845;
  wire inst_LPM_MUX3_4_f7_5846;
  wire inst_LPM_MUX3_6_5847;
  wire inst_LPM_MUX3_51_5848;
  wire inst_LPM_MUX3_3_f7_5849;
  wire inst_LPM_MUX3_5_5850;
  wire inst_LPM_MUX3_4_5851;
  wire inst_LPM_MUX5_4_f7_5852;
  wire inst_LPM_MUX5_6_5853;
  wire inst_LPM_MUX5_51_5854;
  wire inst_LPM_MUX5_3_f7_5855;
  wire inst_LPM_MUX5_5_5856;
  wire inst_LPM_MUX5_4_5857;
  wire inst_LPM_MUX6_4_f7_5858;
  wire inst_LPM_MUX6_6_5859;
  wire inst_LPM_MUX6_51_5860;
  wire inst_LPM_MUX6_3_f7_5861;
  wire inst_LPM_MUX6_5_5862;
  wire inst_LPM_MUX6_4_5863;
  wire inst_LPM_MUX9_4_f7_5864;
  wire inst_LPM_MUX9_6_5865;
  wire inst_LPM_MUX9_51_5866;
  wire inst_LPM_MUX9_3_f7_5867;
  wire inst_LPM_MUX9_5_5868;
  wire inst_LPM_MUX9_4_5869;
  wire inst_LPM_MUX7_4_f7_5870;
  wire inst_LPM_MUX7_6_5871;
  wire inst_LPM_MUX7_51_5872;
  wire inst_LPM_MUX7_3_f7_5873;
  wire inst_LPM_MUX7_5_5874;
  wire inst_LPM_MUX7_4_5875;
  wire inst_LPM_MUX8_4_f7_5876;
  wire inst_LPM_MUX8_6_5877;
  wire inst_LPM_MUX8_51_5878;
  wire inst_LPM_MUX8_3_f7_5879;
  wire inst_LPM_MUX8_5_5880;
  wire inst_LPM_MUX8_4_5881;
  wire inst_LPM_MUX10_4_f7_5882;
  wire inst_LPM_MUX10_6_5883;
  wire inst_LPM_MUX10_51_5884;
  wire inst_LPM_MUX10_3_f7_5885;
  wire inst_LPM_MUX10_5_5886;
  wire inst_LPM_MUX10_4_5887;
  wire inst_LPM_MUX11_4_f7_5888;
  wire inst_LPM_MUX11_6_5889;
  wire inst_LPM_MUX11_51_5890;
  wire inst_LPM_MUX11_3_f7_5891;
  wire inst_LPM_MUX11_5_5892;
  wire inst_LPM_MUX11_4_5893;
  wire inst_LPM_MUX14_4_f7_5894;
  wire inst_LPM_MUX14_6_5895;
  wire inst_LPM_MUX14_51_5896;
  wire inst_LPM_MUX14_3_f7_5897;
  wire inst_LPM_MUX14_5_5898;
  wire inst_LPM_MUX14_4_5899;
  wire inst_LPM_MUX12_4_f7_5900;
  wire inst_LPM_MUX12_6_5901;
  wire inst_LPM_MUX12_51_5902;
  wire inst_LPM_MUX12_3_f7_5903;
  wire inst_LPM_MUX12_5_5904;
  wire inst_LPM_MUX12_4_5905;
  wire inst_LPM_MUX13_4_f7_5906;
  wire inst_LPM_MUX13_6_5907;
  wire inst_LPM_MUX13_51_5908;
  wire inst_LPM_MUX13_3_f7_5909;
  wire inst_LPM_MUX13_5_5910;
  wire inst_LPM_MUX13_4_5911;
  wire inst_LPM_MUX15_4_f7_5912;
  wire inst_LPM_MUX15_6_5913;
  wire inst_LPM_MUX15_51_5914;
  wire inst_LPM_MUX15_3_f7_5915;
  wire inst_LPM_MUX15_5_5916;
  wire inst_LPM_MUX15_4_5917;
  wire inst_LPM_MUX16_4_f7_5918;
  wire inst_LPM_MUX16_6_5919;
  wire inst_LPM_MUX16_51_5920;
  wire inst_LPM_MUX16_3_f7_5921;
  wire inst_LPM_MUX16_5_5922;
  wire inst_LPM_MUX16_4_5923;
  wire inst_LPM_MUX19_4_f7_5924;
  wire inst_LPM_MUX19_6_5925;
  wire inst_LPM_MUX19_51_5926;
  wire inst_LPM_MUX19_3_f7_5927;
  wire inst_LPM_MUX19_5_5928;
  wire inst_LPM_MUX19_4_5929;
  wire inst_LPM_MUX17_4_f7_5930;
  wire inst_LPM_MUX17_6_5931;
  wire inst_LPM_MUX17_51_5932;
  wire inst_LPM_MUX17_3_f7_5933;
  wire inst_LPM_MUX17_5_5934;
  wire inst_LPM_MUX17_4_5935;
  wire inst_LPM_MUX18_4_f7_5936;
  wire inst_LPM_MUX18_6_5937;
  wire inst_LPM_MUX18_51_5938;
  wire inst_LPM_MUX18_3_f7_5939;
  wire inst_LPM_MUX18_5_5940;
  wire inst_LPM_MUX18_4_5941;
  wire inst_LPM_MUX20_4_f7_5942;
  wire inst_LPM_MUX20_6_5943;
  wire inst_LPM_MUX20_51_5944;
  wire inst_LPM_MUX20_3_f7_5945;
  wire inst_LPM_MUX20_5_5946;
  wire inst_LPM_MUX20_4_5947;
  wire inst_LPM_MUX21_4_f7_5948;
  wire inst_LPM_MUX21_6_5949;
  wire inst_LPM_MUX21_51_5950;
  wire inst_LPM_MUX21_3_f7_5951;
  wire inst_LPM_MUX21_5_5952;
  wire inst_LPM_MUX21_4_5953;
  wire inst_LPM_MUX24_4_f7_5954;
  wire inst_LPM_MUX24_6_5955;
  wire inst_LPM_MUX24_51_5956;
  wire inst_LPM_MUX24_3_f7_5957;
  wire inst_LPM_MUX24_5_5958;
  wire inst_LPM_MUX24_4_5959;
  wire inst_LPM_MUX22_4_f7_5960;
  wire inst_LPM_MUX22_6_5961;
  wire inst_LPM_MUX22_51_5962;
  wire inst_LPM_MUX22_3_f7_5963;
  wire inst_LPM_MUX22_5_5964;
  wire inst_LPM_MUX22_4_5965;
  wire inst_LPM_MUX23_4_f7_5966;
  wire inst_LPM_MUX23_6_5967;
  wire inst_LPM_MUX23_51_5968;
  wire inst_LPM_MUX23_3_f7_5969;
  wire inst_LPM_MUX23_5_5970;
  wire inst_LPM_MUX23_4_5971;
  wire inst_LPM_MUX25_4_f7_5972;
  wire inst_LPM_MUX25_6_5973;
  wire inst_LPM_MUX25_51_5974;
  wire inst_LPM_MUX25_3_f7_5975;
  wire inst_LPM_MUX25_5_5976;
  wire inst_LPM_MUX25_4_5977;
  wire inst_LPM_MUX26_4_f7_5978;
  wire inst_LPM_MUX26_6_5979;
  wire inst_LPM_MUX26_51_5980;
  wire inst_LPM_MUX26_3_f7_5981;
  wire inst_LPM_MUX26_5_5982;
  wire inst_LPM_MUX26_4_5983;
  wire inst_LPM_MUX29_4_f7_5984;
  wire inst_LPM_MUX29_6_5985;
  wire inst_LPM_MUX29_51_5986;
  wire inst_LPM_MUX29_3_f7_5987;
  wire inst_LPM_MUX29_5_5988;
  wire inst_LPM_MUX29_4_5989;
  wire inst_LPM_MUX27_4_f7_5990;
  wire inst_LPM_MUX27_6_5991;
  wire inst_LPM_MUX27_51_5992;
  wire inst_LPM_MUX27_3_f7_5993;
  wire inst_LPM_MUX27_5_5994;
  wire inst_LPM_MUX27_4_5995;
  wire inst_LPM_MUX28_4_f7_5996;
  wire inst_LPM_MUX28_6_5997;
  wire inst_LPM_MUX28_51_5998;
  wire inst_LPM_MUX28_3_f7_5999;
  wire inst_LPM_MUX28_5_6000;
  wire inst_LPM_MUX28_4_6001;
  wire inst_LPM_MUX30_4_f7_6002;
  wire inst_LPM_MUX30_6_6003;
  wire inst_LPM_MUX30_51_6004;
  wire inst_LPM_MUX30_3_f7_6005;
  wire inst_LPM_MUX30_5_6006;
  wire inst_LPM_MUX30_4_6007;
  wire inst_LPM_MUX31_4_f7_6008;
  wire inst_LPM_MUX31_6_6009;
  wire inst_LPM_MUX31_51_6010;
  wire inst_LPM_MUX31_3_f7_6011;
  wire inst_LPM_MUX31_5_6012;
  wire inst_LPM_MUX31_4_6013;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<0>_6014 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<0>_6015 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<1>_6016 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<1>_6017 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<2>_6018 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<2>_6019 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<3>_6020 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<3>_6021 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<4>_6022 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<4>_6023 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<5>_6024 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<5>_6025 ;
  wire \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<6>_6026 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ;
  wire mux132_8_6029;
  wire mux132_133_6030;
  wire mux132_132_6031;
  wire mux132_125_6032;
  wire mux132_71_6033;
  wire mux132_131_6034;
  wire mux132_124_6035;
  wire mux132_123_6036;
  wire mux132_113_6037;
  wire mux132_7_6038;
  wire mux132_13_6039;
  wire mux132_122_6040;
  wire mux132_121_6041;
  wire mux132_112_6042;
  wire mux132_6_6043;
  wire mux132_12_6044;
  wire mux132_111_6045;
  wire mux132_11_6046;
  wire mux132_10_6047;
  wire mux133_8_6048;
  wire mux133_133_6049;
  wire mux133_132_6050;
  wire mux133_125_6051;
  wire mux133_71_6052;
  wire mux133_131_6053;
  wire mux133_124_6054;
  wire mux133_123_6055;
  wire mux133_113_6056;
  wire mux133_7_6057;
  wire mux133_13_6058;
  wire mux133_122_6059;
  wire mux133_121_6060;
  wire mux133_112_6061;
  wire mux133_6_6062;
  wire mux133_12_6063;
  wire mux133_111_6064;
  wire mux133_11_6065;
  wire mux133_10_6066;
  wire mux136_8_6067;
  wire mux136_133_6068;
  wire mux136_132_6069;
  wire mux136_125_6070;
  wire mux136_71_6071;
  wire mux136_131_6072;
  wire mux136_124_6073;
  wire mux136_123_6074;
  wire mux136_113_6075;
  wire mux136_7_6076;
  wire mux136_13_6077;
  wire mux136_122_6078;
  wire mux136_121_6079;
  wire mux136_112_6080;
  wire mux136_6_6081;
  wire mux136_12_6082;
  wire mux136_111_6083;
  wire mux136_11_6084;
  wire mux136_10_6085;
  wire mux134_8_6086;
  wire mux134_133_6087;
  wire mux134_132_6088;
  wire mux134_125_6089;
  wire mux134_71_6090;
  wire mux134_131_6091;
  wire mux134_124_6092;
  wire mux134_123_6093;
  wire mux134_113_6094;
  wire mux134_7_6095;
  wire mux134_13_6096;
  wire mux134_122_6097;
  wire mux134_121_6098;
  wire mux134_112_6099;
  wire mux134_6_6100;
  wire mux134_12_6101;
  wire mux134_111_6102;
  wire mux134_11_6103;
  wire mux134_10_6104;
  wire mux135_8_6105;
  wire mux135_133_6106;
  wire mux135_132_6107;
  wire mux135_125_6108;
  wire mux135_71_6109;
  wire mux135_131_6110;
  wire mux135_124_6111;
  wire mux135_123_6112;
  wire mux135_113_6113;
  wire mux135_7_6114;
  wire mux135_13_6115;
  wire mux135_122_6116;
  wire mux135_121_6117;
  wire mux135_112_6118;
  wire mux135_6_6119;
  wire mux135_12_6120;
  wire mux135_111_6121;
  wire mux135_11_6122;
  wire mux135_10_6123;
  wire mux137_8_6124;
  wire mux137_133_6125;
  wire mux137_132_6126;
  wire mux137_125_6127;
  wire mux137_71_6128;
  wire mux137_131_6129;
  wire mux137_124_6130;
  wire mux137_123_6131;
  wire mux137_113_6132;
  wire mux137_13_6133;
  wire mux137_122_6134;
  wire mux137_121_6135;
  wire mux137_112_6136;
  wire mux137_12_6137;
  wire mux137_111_6138;
  wire mux137_11_6139;
  wire mux137_10_6140;
  wire mux138_133_6141;
  wire mux138_132_6142;
  wire mux138_125_6143;
  wire mux138_71_6144;
  wire mux138_131_6145;
  wire mux138_124_6146;
  wire mux138_123_6147;
  wire mux138_112_6148;
  wire mux138_13_6149;
  wire mux138_122_6150;
  wire mux138_121_6151;
  wire mux138_111_6152;
  wire mux138_6_6153;
  wire mux138_10_f7_6154;
  wire mux138_12_6155;
  wire mux138_11_6156;
  wire \soc_basesoc_interface_adr<2>1 ;
  wire mux139_14_6158;
  wire mux139_133_6159;
  wire mux139_132_6160;
  wire mux139_125_6161;
  wire mux139_71_6162;
  wire mux139_131_6163;
  wire mux139_124_6164;
  wire mux139_123_6165;
  wire mux139_112_6166;
  wire mux139_13_6167;
  wire mux139_122_6168;
  wire mux139_121_6169;
  wire mux139_111_6170;
  wire mux139_6_6171;
  wire mux139_10_f7_6172;
  wire mux139_12_6173;
  wire mux139_11_6174;
  wire \soc_basesoc_interface_adr<2>11_6175 ;
  wire Mmux_GND_1_o_GND_1_o_mux_1909_OUT11_6176;
  wire vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177;
  wire \vns_basesoc_slave_sel<0><28>1 ;
  wire _n130411;
  wire \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ;
  wire \soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 ;
  wire _n130021;
  wire _n130441;
  wire soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1;
  wire soc_basesoc_port_cmd_ready3;
  wire \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6187 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6188 ;
  wire \vns_basesoc_csrbankarray_csrbank1_sel<13>1 ;
  wire \Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT111 ;
  wire soc_basesoc_sdram_phaseinjector3_command_issue_re2;
  wire soc_basesoc_port_cmd_ready11_6192;
  wire \Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT31 ;
  wire Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_we11_6194;
  wire Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_we11_6195;
  wire Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_we11_6196;
  wire Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_we11_6197;
  wire Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_we11_6198;
  wire Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_we11_6199;
  wire Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_we11_6200;
  wire Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_we11_6201;
  wire \vns_basesoc_slave_sel<0><28>11_6202 ;
  wire soc_basesoc_port_cmd_ready121;
  wire _n130081;
  wire \soc_basesoc_sdram_zqcs_executer_start_soc_basesoc_sdram_zqcs_executer_counter[4]_AND_1312_o1 ;
  wire _n130412;
  wire soc_basesoc_port_cmd_ready21;
  wire soc_basesoc_port_cmd_ready41_6208;
  wire _n11889_inv21;
  wire soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_6210;
  wire soc_basesoc_port_cmd_ready111_6211;
  wire soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1;
  wire soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o1;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT611 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT111 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT111_6216 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT211_6217 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ;
  wire _n129931;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 ;
  wire soc_suart_rx_clear1_6222;
  wire soc_basesoc_port_cmd_ready412;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1111 ;
  wire _n130171;
  wire Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_is_read12;
  wire Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_is_read12;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o12 ;
  wire soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o1;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41121 ;
  wire \lm32_cpu/Mmux_x_result272_6241 ;
  wire \lm32_cpu/exception_x_stall_x_AND_1476_o1 ;
  wire \lm32_cpu/Mmux_x_result113 ;
  wire \lm32_cpu/Mmux_x_result262 ;
  wire \lm32_cpu/adder_op_x_6400 ;
  wire \lm32_cpu/raw_x_0_mmx_out ;
  wire \lm32_cpu/raw_x_0_mmx_out1 ;
  wire \lm32_cpu/raw_x_0_mmx_out2 ;
  wire \lm32_cpu/raw_x_0_mmx_out3 ;
  wire \lm32_cpu/raw_x_0_mmx_out4 ;
  wire \lm32_cpu/raw_x_0_mmx_out5 ;
  wire \lm32_cpu/raw_x_0_mmx_out6 ;
  wire \lm32_cpu/raw_x_0_mmx_out7 ;
  wire \lm32_cpu/raw_x_0_mmx_out8 ;
  wire \lm32_cpu/raw_x_0_mmx_out9 ;
  wire \lm32_cpu/raw_x_0_mmx_out10 ;
  wire \lm32_cpu/raw_x_0_mmx_out11 ;
  wire \lm32_cpu/raw_x_0_mmx_out12 ;
  wire \lm32_cpu/raw_x_0_mmx_out13 ;
  wire \lm32_cpu/raw_x_0_mmx_out14 ;
  wire \lm32_cpu/raw_x_0_mmx_out15 ;
  wire \lm32_cpu/raw_x_0_mmx_out16 ;
  wire \lm32_cpu/raw_x_0_mmx_out17 ;
  wire \lm32_cpu/raw_x_0_mmx_out18 ;
  wire \lm32_cpu/raw_x_0_mmx_out19 ;
  wire \lm32_cpu/raw_x_0_mmx_out20 ;
  wire \lm32_cpu/raw_x_0_mmx_out21 ;
  wire \lm32_cpu/raw_x_0_mmx_out22 ;
  wire \lm32_cpu/raw_x_0_mmx_out23 ;
  wire \lm32_cpu/raw_x_0_mmx_out24 ;
  wire \lm32_cpu/raw_x_0_mmx_out25 ;
  wire \lm32_cpu/raw_x_0_mmx_out26 ;
  wire \lm32_cpu/raw_x_0_mmx_out27 ;
  wire \lm32_cpu/raw_x_0_mmx_out28 ;
  wire \lm32_cpu/raw_x_0_mmx_out29 ;
  wire \lm32_cpu/stall_a ;
  wire \lm32_cpu/kill_x ;
  wire \lm32_cpu/kill_d_6615 ;
  wire \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ;
  wire \lm32_cpu/condition_met_x ;
  wire \lm32_cpu/raw_m_1 ;
  wire \lm32_cpu/raw_m_0 ;
  wire \lm32_cpu/raw_x_1_6652 ;
  wire \lm32_cpu/raw_x_0_6653 ;
  wire \lm32_cpu/kill_f ;
  wire \lm32_cpu/raw_w_1_6655 ;
  wire \lm32_cpu/raw_w_0_6656 ;
  wire \lm32_cpu/exception_x_stall_x_AND_1476_o ;
  wire \lm32_cpu/stall_x ;
  wire \lm32_cpu/branch_predict_taken_d ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<0> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<1> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<2> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<3> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<4> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<5> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<6> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<7> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<8> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<9> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<10> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<11> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<12> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<13> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<14> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<15> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<16> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<17> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<18> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<19> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<20> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<21> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<22> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<23> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<24> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<25> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<26> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<27> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<28> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<29> ;
  wire \lm32_cpu/modulus_q_d ;
  wire \lm32_cpu/divide_q_d_6691 ;
  wire \lm32_cpu/multiply_q_d_6692 ;
  wire \lm32_cpu/shift_right_q_d_6693 ;
  wire \lm32_cpu/shift_left_q_d_6694 ;
  wire \lm32_cpu/adder_op_d_INV_677_o ;
  wire \lm32_cpu/store_q_m ;
  wire \lm32_cpu/load_q_m ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<0> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<1> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<2> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<3> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<4> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<5> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<6> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<7> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<8> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<9> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<10> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<11> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<12> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<13> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<14> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<15> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<16> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<17> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<18> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<19> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<20> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<21> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<22> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<23> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<24> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<25> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<26> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<27> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<28> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<29> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<30> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<31> ;
  wire \lm32_cpu/branch_mispredict_taken_m ;
  wire \lm32_cpu/csr_write_enable_k_q_x ;
  wire \lm32_cpu/eret_k_q_x ;
  wire \lm32_cpu/load_q_x ;
  wire \lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<0> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<1> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<2> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<3> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<0> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<1> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<2> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<3> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<5> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<6> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<7> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<8> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<9> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<10> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<11> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<12> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<13> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<14> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<15> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<16> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<17> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<18> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<19> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<20> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<21> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<22> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<23> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<24> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<25> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<26> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<27> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<28> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<29> ;
  wire \lm32_cpu/cmp_zero ;
  wire \lm32_cpu/adder_result_x[0] ;
  wire \lm32_cpu/adder_result_x[1] ;
  wire \lm32_cpu/adder_result_x[31] ;
  wire \lm32_cpu/GND_22_o_valid_m_MUX_1812_o ;
  wire \lm32_cpu/write_enable_q_x ;
  wire \lm32_cpu/reg_write_enable_q_w ;
  wire \lm32_cpu/exception_q_w ;
  wire \lm32_cpu/exception_x ;
  wire \lm32_cpu/stall_m_6936 ;
  wire \lm32_cpu/csr_write_enable_d ;
  wire \lm32_cpu/eret_d ;
  wire \lm32_cpu/scall_d ;
  wire \lm32_cpu/bi_unconditional ;
  wire \lm32_cpu/bi_conditional ;
  wire \lm32_cpu/branch_reg_d ;
  wire \lm32_cpu/modulus_d ;
  wire \lm32_cpu/adder_op_d ;
  wire \lm32_cpu/store_d ;
  wire \lm32_cpu/load_d ;
  wire \lm32_cpu/write_enable_d ;
  wire \lm32_cpu/read_enable_1_d ;
  wire \lm32_cpu/read_enable_0_d ;
  wire \lm32_cpu/x_bypass_enable_d ;
  wire \lm32_cpu/x_result_sel_add_d ;
  wire \lm32_cpu/x_result_sel_sext_d ;
  wire \lm32_cpu/x_result_sel_mc_arith_d ;
  wire \lm32_cpu/x_result_sel_csr_d ;
  wire \lm32_cpu/d_result_sel_0_d ;
  wire \lm32_cpu/write_enable_m_7047 ;
  wire \lm32_cpu/valid_f_7048 ;
  wire \lm32_cpu/condition_met_m_7072 ;
  wire \lm32_cpu/store_m_7078 ;
  wire \lm32_cpu/load_m_7079 ;
  wire \lm32_cpu/exception_m_7080 ;
  wire \lm32_cpu/branch_predict_taken_m_7081 ;
  wire \lm32_cpu/branch_predict_m_7082 ;
  wire \lm32_cpu/branch_m_7083 ;
  wire \lm32_cpu/m_bypass_enable_m_7084 ;
  wire \lm32_cpu/w_result_sel_load_m ;
  wire \lm32_cpu/m_result_sel_compare_m_7086 ;
  wire \lm32_cpu/csr_write_enable_x_7149 ;
  wire \lm32_cpu/eret_x_7150 ;
  wire \lm32_cpu/scall_x_7151 ;
  wire \lm32_cpu/branch_predict_taken_x_7155 ;
  wire \lm32_cpu/branch_predict_x ;
  wire \lm32_cpu/branch_x ;
  wire \lm32_cpu/adder_op_x_n_7159 ;
  wire \lm32_cpu/store_x_7160 ;
  wire \lm32_cpu/load_x_7161 ;
  wire \lm32_cpu/write_enable_x_7170 ;
  wire \lm32_cpu/m_bypass_enable_x ;
  wire \lm32_cpu/x_bypass_enable_x_7172 ;
  wire \lm32_cpu/m_result_sel_compare_x ;
  wire \lm32_cpu/x_result_sel_add_x_7174 ;
  wire \lm32_cpu/x_result_sel_sext_x_7175 ;
  wire \lm32_cpu/x_result_sel_mc_arith_x_7176 ;
  wire \lm32_cpu/x_result_sel_csr_x_7177 ;
  wire \lm32_cpu/valid_m_7304 ;
  wire \lm32_cpu/valid_x_7305 ;
  wire \lm32_cpu/valid_d_7306 ;
  wire \lm32_cpu/exception_w_7307 ;
  wire \lm32_cpu/write_enable_w_7308 ;
  wire \lm32_cpu/w_result_sel_load_w_7314 ;
  wire \lm32_cpu/valid_w_7347 ;
  wire \lm32_cpu/mc_stall_request_x ;
  wire \lm32_cpu/mc_arithmetic/divide_by_zero_x_7381 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_7414 ;
  wire \lm32_cpu/interrupt_exception ;
  wire \lm32_cpu/interrupt_unit/_n0092_inv1 ;
  wire \lm32_cpu/interrupt_unit/_n0082_inv ;
  wire \lm32_cpu/interrupt_unit/eie_ie_MUX_1769_o ;
  wire \lm32_cpu/interrupt_unit/ie_7522 ;
  wire \lm32_cpu/interrupt_unit/eie_7523 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_7556 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_7557 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_7558 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_7559 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_7560 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_7561 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_7562 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_7563 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_7564 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_7565 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_7566 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_7567 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_7568 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_7569 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_7570 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_7571 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_7572 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_7573 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_7574 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_7575 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_7576 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_7577 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_7578 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_7579 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_7580 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_7581 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_7582 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_7583 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<0>_7584 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_lut<0> ;
  wire \lm32_cpu/instruction_unit/stall_m_inv ;
  wire \lm32_cpu/instruction_unit/stall_x_inv ;
  wire \lm32_cpu/instruction_unit/stall_d_inv ;
  wire \lm32_cpu/instruction_unit/_n0143_inv ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<29> ;
  wire \lm32_cpu/instruction_unit/_n0123 ;
  wire \lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ;
  wire \lm32_cpu/load_store_unit/_n0232_inv1 ;
  wire \lm32_cpu/load_store_unit/_n0270_inv1 ;
  wire \lm32_cpu/load_store_unit/load_data_w<17>111 ;
  wire \lm32_cpu/load_store_unit/load_data_w<18>3 ;
  wire \lm32_cpu/load_store_unit/load_data_w<9>2 ;
  wire \lm32_cpu/load_store_unit/load_data_w<10>2 ;
  wire \lm32_cpu/load_store_unit/_n0270_inv ;
  wire \lm32_cpu/load_store_unit/_n0242_inv ;
  wire \lm32_cpu/load_store_unit/_n0232_inv ;
  wire \lm32_cpu/load_store_unit/sign_extend_m_7759 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_7760 ;
  wire \lm32_cpu/load_store_unit/wb_select_m_7761 ;
  wire \lm32_cpu/load_store_unit/sign_extend_w_7762 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ;
  wire \lm32_cpu/mc_arithmetic/Msub_cycles[5]_GND_29_o_sub_54_OUT_cy<3> ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<31>_7900 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<30>_7901 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<30>_7902 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<29>_7903 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<29>_7904 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<28>_7905 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<28>_7906 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<27>_7907 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<27>_7908 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<26>_7909 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<26>_7910 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<25>_7911 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<25>_7912 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<24>_7913 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<24>_7914 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<23>_7915 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<23>_7916 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<22>_7917 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<22>_7918 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<21>_7919 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<21>_7920 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<20>_7921 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<20>_7922 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<19>_7923 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<19>_7924 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<18>_7925 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<18>_7926 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<17>_7927 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<17>_7928 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<16>_7929 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<16>_7930 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<15>_7931 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<15>_7932 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<14>_7933 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<14>_7934 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<13>_7935 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<13>_7936 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<12>_7937 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<12>_7938 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<11>_7939 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<11>_7940 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<10>_7941 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<10>_7942 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<9>_7943 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<9>_7944 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<8>_7945 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<8>_7946 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<7>_7947 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<7>_7948 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<6>_7949 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<6>_7950 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<5>_7951 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<5>_7952 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<4>_7953 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<4>_7954 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<3>_7955 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<3>_7956 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<2>_7957 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<2>_7958 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<1>_7959 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<1>_7960 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<0>_7961 ;
  wire \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<0>_7962 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In_7964 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd3-In ;
  wire \lm32_cpu/mc_arithmetic/_n0212_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0151_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0227_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0188_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0168_inv ;
  wire \lm32_cpu/mc_arithmetic/state[2]_GND_29_o_Mux_60_o ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<0> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<1> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<2> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<3> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<4> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<5> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<6> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<7> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<8> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<9> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<10> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<11> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<12> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<13> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<14> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<15> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<16> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<17> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<18> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<19> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<20> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<21> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<22> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<23> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<24> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<25> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<26> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<27> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<28> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<29> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<30> ;
  wire \lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<31> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<0> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<1> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<2> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<3> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<4> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<5> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<0> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<1> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<2> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<3> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<4> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<5> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<6> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<7> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<8> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<9> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<10> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<11> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<12> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<13> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<14> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<15> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<16> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<17> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<18> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<19> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<20> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<21> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<22> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<23> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<24> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<25> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<26> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<27> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<28> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<29> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<30> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<31> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<0> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<1> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<2> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<3> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<4> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<5> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<6> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<7> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<8> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<9> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<10> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<11> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<12> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<13> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<14> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<15> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<16> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<17> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<18> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<19> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<20> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<21> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<22> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<23> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<24> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<25> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<26> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<27> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<28> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<29> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<30> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<31> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<0> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<1> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<2> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<3> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<4> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<5> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<6> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<7> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<8> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<9> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<10> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<11> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<12> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<13> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<14> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<15> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<16> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<17> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<18> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<19> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<20> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<21> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<22> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<23> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<24> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<25> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<26> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<27> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<28> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<29> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<30> ;
  wire \lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<31> ;
  wire \lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_8171 ;
  wire \lm32_cpu/mc_arithmetic/sign_extend_x_8177 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ;
  wire \lm32_cpu/decoder/Mmux_d_result_sel_111 ;
  wire \lm32_cpu/decoder/Mmux_immediate103 ;
  wire \lm32_cpu/decoder/Mmux_immediate102 ;
  wire \lm32_cpu/decoder/Mmux_immediate101 ;
  wire vns_xilinxasyncresetsynchronizerimpl11_8281;
  wire vns_xilinxasyncresetsynchronizerimpl12_8282;
  wire \soc_front_panel_done<25>1_8284 ;
  wire \soc_front_panel_done<25>2_8285 ;
  wire \soc_front_panel_done<25>3_8286 ;
  wire \soc_basesoc_zero_trigger_INV_469_o<31>1_8288 ;
  wire \soc_basesoc_zero_trigger_INV_469_o<31>2_8289 ;
  wire \soc_basesoc_zero_trigger_INV_469_o<31>3_8290 ;
  wire \soc_basesoc_zero_trigger_INV_469_o<31>4_8291 ;
  wire \soc_basesoc_zero_trigger_INV_469_o<31>5_8292 ;
  wire N1108;
  wire \soc_basesoc_sdram_zqcs_timer_done1<25>1_8295 ;
  wire \soc_basesoc_sdram_zqcs_timer_done1<25>2_8296 ;
  wire \soc_basesoc_sdram_zqcs_timer_done1<25>3_8297 ;
  wire soc_basesoc_sdram_read_available1_8298;
  wire soc_basesoc_sdram_read_available2_8299;
  wire soc_basesoc_sdram_write_available1_8300;
  wire soc_basesoc_sdram_write_available2_8301;
  wire \vns_basesoc_done<19>1_8303 ;
  wire \vns_basesoc_done<19>2_8304 ;
  wire N1110;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<5>1_8307 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<6>1_8309 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<7>1_8311 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<8>1_8313 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<9>1_8315 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<10>1_8317 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>1_8319 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>2_8320 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>3_8321 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>1_8323 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>2_8324 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>3_8325 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>1_8327 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>2_8328 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>3_8329 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>1_8331 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>2_8332 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>3_8333 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>1_8335 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>2_8336 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>3_8337 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<3>1_8339 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<4>1_8341 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>1_8343 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>2_8344 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>3_8345 ;
  wire soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed9;
  wire soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed91_8347;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<5>1_8349 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<6>1_8351 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<7>1_8353 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<8>1_8355 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<9>1_8357 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<10>1_8359 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>1_8361 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>2_8362 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>3_8363 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>1_8365 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>2_8366 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>3_8367 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>1_8369 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>2_8370 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>3_8371 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>1_8373 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>2_8374 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>3_8375 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>1_8377 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>2_8378 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>3_8379 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<3>1_8381 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<4>1_8383 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>1_8385 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>2_8386 ;
  wire \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>3_8387 ;
  wire soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed6;
  wire soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed61_8389;
  wire soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed10;
  wire soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed101_8391;
  wire N1112;
  wire \vns_basesoc_slave_sel<0><28>12_8393 ;
  wire \vns_basesoc_slave_sel<0><28>13_8394 ;
  wire _n11294_inv1_8395;
  wire _n11294_inv2_8396;
  wire _n11294_inv3_8397;
  wire _n11294_inv4_8398;
  wire _n11294_inv5_8399;
  wire _n11294_inv6_8400;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o1_8401;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o2_8402;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o3_8403;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o4_8404;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o5_8405;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o7_8406;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o8_8407;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o1_8408;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o2_8409;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o3_8410;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o4_8411;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o5_8412;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o6_8413;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o7_8414;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o8_8415;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o2_8416;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o3_8417;
  wire soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o4_8418;
  wire soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o11_8419;
  wire soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o12_8420;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT1 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT11_8422 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT12_8423 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT1 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT11_8425 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8426 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8427 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8428 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8429 ;
  wire Mmux_vns_basesoc_shared_dat_r32_8430;
  wire Mmux_vns_basesoc_shared_dat_r321_8431;
  wire Mmux_vns_basesoc_shared_dat_r31_8432;
  wire Mmux_vns_basesoc_shared_dat_r311_8433;
  wire Mmux_vns_basesoc_shared_dat_r25;
  wire Mmux_vns_basesoc_shared_dat_r251_8435;
  wire Mmux_vns_basesoc_shared_dat_r24_8436;
  wire Mmux_vns_basesoc_shared_dat_r241_8437;
  wire Mmux_vns_basesoc_shared_dat_r22_8438;
  wire Mmux_vns_basesoc_shared_dat_r221_8439;
  wire Mmux_vns_basesoc_shared_dat_r21_8440;
  wire Mmux_vns_basesoc_shared_dat_r211_8441;
  wire Mmux_vns_basesoc_shared_dat_r20;
  wire Mmux_vns_basesoc_shared_dat_r201_8443;
  wire Mmux_vns_basesoc_shared_dat_r19;
  wire Mmux_vns_basesoc_shared_dat_r191_8445;
  wire Mmux_vns_basesoc_shared_dat_r18;
  wire Mmux_vns_basesoc_shared_dat_r181_8447;
  wire Mmux_vns_basesoc_shared_dat_r17;
  wire Mmux_vns_basesoc_shared_dat_r171_8449;
  wire Mmux_vns_basesoc_shared_dat_r16_8450;
  wire Mmux_vns_basesoc_shared_dat_r161_8451;
  wire Mmux_vns_basesoc_shared_dat_r15_8452;
  wire Mmux_vns_basesoc_shared_dat_r151_8453;
  wire Mmux_vns_basesoc_shared_dat_r14_8454;
  wire Mmux_vns_basesoc_shared_dat_r141_8455;
  wire Mmux_vns_basesoc_shared_dat_r13_8456;
  wire Mmux_vns_basesoc_shared_dat_r131_8457;
  wire Mmux_vns_basesoc_shared_dat_r11_8458;
  wire Mmux_vns_basesoc_shared_dat_r111_8459;
  wire Mmux_vns_basesoc_shared_dat_r10;
  wire Mmux_vns_basesoc_shared_dat_r101_8461;
  wire Mmux_vns_basesoc_shared_dat_r9;
  wire Mmux_vns_basesoc_shared_dat_r91_8463;
  wire Mmux_vns_basesoc_shared_dat_r8;
  wire Mmux_vns_basesoc_shared_dat_r81_8465;
  wire Mmux_vns_basesoc_shared_dat_r7;
  wire Mmux_vns_basesoc_shared_dat_r71_8467;
  wire Mmux_vns_basesoc_shared_dat_r6;
  wire Mmux_vns_basesoc_shared_dat_r61_8469;
  wire Mmux_vns_basesoc_shared_dat_r5;
  wire Mmux_vns_basesoc_shared_dat_r51_8471;
  wire Mmux_vns_basesoc_shared_dat_r4;
  wire Mmux_vns_basesoc_shared_dat_r41_8473;
  wire Mmux_vns_basesoc_shared_dat_r3;
  wire Mmux_vns_basesoc_shared_dat_r33_8475;
  wire Mmux_vns_basesoc_shared_dat_r2;
  wire Mmux_vns_basesoc_shared_dat_r23;
  wire N1114;
  wire N1116;
  wire N1118;
  wire N1120;
  wire N1122;
  wire N1124;
  wire N1126;
  wire N1128;
  wire N1130;
  wire N1132;
  wire N1134;
  wire N1136;
  wire N1138;
  wire N1140;
  wire Mmux_vns_basesoc_shared_dat_r12_8492;
  wire Mmux_vns_basesoc_shared_dat_r121_8493;
  wire Mmux_vns_basesoc_shared_dat_r122_8494;
  wire Mmux_vns_basesoc_shared_dat_r123_8495;
  wire Mmux_vns_basesoc_shared_dat_r124_8496;
  wire Mmux_vns_basesoc_shared_dat_r26;
  wire Mmux_vns_basesoc_shared_dat_r261_8498;
  wire Mmux_vns_basesoc_shared_dat_r262_8499;
  wire Mmux_vns_basesoc_shared_dat_r263_8500;
  wire Mmux_vns_basesoc_shared_dat_r264_8501;
  wire Mmux_vns_basesoc_shared_dat_r28;
  wire Mmux_vns_basesoc_shared_dat_r281_8503;
  wire Mmux_vns_basesoc_shared_dat_r282_8504;
  wire Mmux_vns_basesoc_shared_dat_r283_8505;
  wire Mmux_vns_basesoc_shared_dat_r29;
  wire Mmux_vns_basesoc_shared_dat_r291_8507;
  wire Mmux_vns_basesoc_shared_dat_r292_8508;
  wire Mmux_vns_basesoc_shared_dat_r293_8509;
  wire Mmux_vns_basesoc_shared_dat_r30;
  wire Mmux_vns_basesoc_shared_dat_r301_8511;
  wire Mmux_vns_basesoc_shared_dat_r302_8512;
  wire Mmux_vns_basesoc_shared_dat_r303_8513;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT12 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT13_8515 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT22 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT23_8517 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT32 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT33_8519 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT4 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT41_8521 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT42_8522 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT43_8523 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT5 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT51_8525 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT52_8526 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT53_8527 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT6 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT61_8529 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT62_8530 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT63_8531 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT7 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT71_8533 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT72_8534 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT73_8535 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT8 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT81_8537 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT82_8538 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT83_8539 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8540 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8543 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8544 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8545 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8546 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8547 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8548 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT12 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT13_8550 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT16 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT17_8552 ;
  wire N1142;
  wire N1144;
  wire N1146;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT2 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT21_8557 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT24 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT25_8559 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT3 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT31_8561 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT34 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT35_8563 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT4 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT41_8565 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT42_8566 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT43_8567 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT44_8568 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT45_8569 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT5 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT51_8571 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT52_8572 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT53_8573 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT54_8574 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT55_8575 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT6 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT61_8577 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT62_8578 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT63_8579 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT64_8580 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT65_8581 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT7 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT71_8583 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT72_8584 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT73_8585 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT74_8586 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT75_8587 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT8 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT81_8589 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT82_8590 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT83_8591 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT84_8592 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT85_8593 ;
  wire \soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o7 ;
  wire \soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o71_8595 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8597 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire N1148;
  wire N1150;
  wire N1152;
  wire N1154;
  wire N1156;
  wire N1158;
  wire N1160;
  wire N1162;
  wire N1164;
  wire N1166;
  wire N1168;
  wire N1170;
  wire N1172;
  wire N1174;
  wire N1176;
  wire N1178;
  wire N1180;
  wire N1182;
  wire N1184;
  wire N1186;
  wire N1188;
  wire N1190;
  wire N1192;
  wire N1194;
  wire N1196;
  wire N1198;
  wire N1200;
  wire N1202;
  wire N1204;
  wire N1206;
  wire N1208;
  wire N1210;
  wire N1212;
  wire N1214;
  wire N1216;
  wire N1218;
  wire N1220;
  wire N1222;
  wire N1224;
  wire N1226;
  wire N1228;
  wire N1230;
  wire N1232;
  wire N1234;
  wire N1236;
  wire N1238;
  wire N1240;
  wire N1242;
  wire N1244;
  wire N1246;
  wire N1248;
  wire N1250;
  wire N1252;
  wire N1254;
  wire N1256;
  wire N1258;
  wire N1260;
  wire N1262;
  wire N1264;
  wire N1266;
  wire N1268;
  wire N1270;
  wire N1272;
  wire N1274;
  wire \vns_opsisi2c_state_FSM_FFd4-In11_8664 ;
  wire \vns_opsisi2c_state_FSM_FFd4-In12_8665 ;
  wire \vns_opsisi2c_state_FSM_FFd4-In13_8666 ;
  wire \vns_opsisi2c_state_FSM_FFd1-In31_8667 ;
  wire \vns_opsisi2c_state_FSM_FFd1-In32_8668 ;
  wire \vns_opsisi2c_state_FSM_FFd1-In33_8669 ;
  wire \vns_opsisi2c_state_FSM_FFd1-In34_8670 ;
  wire \vns_opsisi2c_state_FSM_FFd2-In51_8671 ;
  wire \vns_opsisi2c_state_FSM_FFd2-In52_8672 ;
  wire \vns_opsisi2c_state_FSM_FFd2-In53_8673 ;
  wire \vns_opsisi2c_state_FSM_FFd2-In54_8674 ;
  wire N1276;
  wire N1278;
  wire N1280;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8678 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8679 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8680 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8681 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8682 ;
  wire N1282;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8684 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8685 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8686 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8687 ;
  wire \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8688 ;
  wire \vns_cache_state_FSM_FFd3-In1 ;
  wire \vns_cache_state_FSM_FFd3-In2_8690 ;
  wire \vns_multiplexer_state_FSM_FFd1-In11_8691 ;
  wire \vns_multiplexer_state_FSM_FFd1-In12_8692 ;
  wire \vns_multiplexer_state_FSM_FFd1-In13_8693 ;
  wire N1284;
  wire N1286;
  wire \vns_opsisi2c_state_FSM_FFd3-In31_8696 ;
  wire \vns_opsisi2c_state_FSM_FFd3-In32_8697 ;
  wire N1288;
  wire \vns_multiplexer_state_FSM_FFd2-In1_8699 ;
  wire \vns_multiplexer_state_FSM_FFd2-In2_8700 ;
  wire \vns_multiplexer_state_FSM_FFd2-In3_8701 ;
  wire \vns_multiplexer_state_FSM_FFd2-In4_8702 ;
  wire \vns_multiplexer_state_FSM_FFd2-In6_8703 ;
  wire \vns_multiplexer_state_FSM_FFd2-In7_8704 ;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o1_8705;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o2_8706;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o3_8707;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o4_8708;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o5_8709;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o6_8710;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o7_8711;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o8_8712;
  wire vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o9_8713;
  wire N1290;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT7 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT71_8716 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT72_8717 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT73_8718 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT75 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT61_8721 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT63 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT64_8723 ;
  wire N1294;
  wire N1296;
  wire N1298;
  wire N1300;
  wire N1302;
  wire N1304;
  wire N1306;
  wire Mmux_vns_basesoc_shared_dat_r1;
  wire Mmux_vns_basesoc_shared_dat_r110;
  wire Mmux_vns_basesoc_shared_dat_r112_8733;
  wire Mmux_vns_basesoc_shared_dat_r113_8734;
  wire Mmux_vns_basesoc_shared_dat_r114;
  wire Mmux_vns_basesoc_shared_dat_r231_8736;
  wire Mmux_vns_basesoc_shared_dat_r232_8737;
  wire Mmux_vns_basesoc_shared_dat_r233_8738;
  wire Mmux_vns_basesoc_shared_dat_r234_8739;
  wire Mmux_vns_basesoc_shared_dat_r235_8740;
  wire Mmux_vns_basesoc_shared_dat_r27;
  wire Mmux_vns_basesoc_shared_dat_r271_8742;
  wire Mmux_vns_basesoc_shared_dat_r272_8743;
  wire Mmux_vns_basesoc_shared_dat_r273_8744;
  wire \vns_bankmachine0_state_FSM_FFd3-In1_8745 ;
  wire N1310;
  wire N1312;
  wire \vns_bankmachine1_state_FSM_FFd3-In1_8748 ;
  wire N1314;
  wire N1316;
  wire \vns_bankmachine2_state_FSM_FFd3-In1_8751 ;
  wire N1318;
  wire N1320;
  wire \vns_bankmachine3_state_FSM_FFd3-In1_8754 ;
  wire N1322;
  wire N1324;
  wire \vns_bankmachine4_state_FSM_FFd3-In1_8757 ;
  wire N1326;
  wire N1328;
  wire \vns_bankmachine5_state_FSM_FFd3-In1_8760 ;
  wire N1330;
  wire N1332;
  wire \vns_bankmachine6_state_FSM_FFd3-In1_8763 ;
  wire N1334;
  wire N1336;
  wire \vns_bankmachine7_state_FSM_FFd3-In1_8766 ;
  wire N1338;
  wire N1340;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6112_8769 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT2 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT2 ;
  wire N1344;
  wire N1348;
  wire N1352;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT31 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT32_8776 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT33_8777 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT34_8778 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT35_8779 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT36_8780 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT37_8781 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In11_8782 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In12_8783 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In14_8784 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In15_8785 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In16_8786 ;
  wire \vns_litedramwishbone2native_state_FSM_FFd1-In17_8787 ;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we1_8789;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we2_8790;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we3_8791;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we4_8792;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we5_8793;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we6_8794;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we7_8795;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras1_8797;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras2_8798;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras3_8799;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras4_8800;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas1_8802;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas2_8803;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas3_8804;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas4_8805;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas5_8806;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas6_8807;
  wire soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas7_8808;
  wire soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed0;
  wire soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed01_8810;
  wire soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed02_8811;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In111_8814 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11_8816 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT12_8817 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT13_8818 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT15 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT4 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41_8821 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT42_8822 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT43_8823 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT44_8824 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT45_8825 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT2 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT21_8827 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT22_8828 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT23_8829 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT8 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT82 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT83_8832 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT5 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT51_8834 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT52_8835 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT54 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT55_8837 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT56_8838 ;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT57_8839 ;
  wire Mmux_vns_array_muxed211;
  wire Mmux_vns_array_muxed2111_8841;
  wire Mmux_vns_array_muxed2112_8842;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8843 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8844 ;
  wire \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8845 ;
  wire N1356;
  wire \lm32_cpu/Mmux_x_result93_8847 ;
  wire \lm32_cpu/Mmux_x_result931_8848 ;
  wire \lm32_cpu/Mmux_x_result932_8849 ;
  wire \lm32_cpu/Mmux_x_result933_8850 ;
  wire \lm32_cpu/Mmux_x_result96_8851 ;
  wire \lm32_cpu/Mmux_x_result961_8852 ;
  wire \lm32_cpu/Mmux_x_result962_8853 ;
  wire \lm32_cpu/Mmux_x_result963_8854 ;
  wire \lm32_cpu/Mmux_x_result964_8855 ;
  wire \lm32_cpu/Mmux_x_result9 ;
  wire \lm32_cpu/Mmux_x_result91_8857 ;
  wire \lm32_cpu/Mmux_x_result92_8858 ;
  wire \lm32_cpu/Mmux_x_result94_8859 ;
  wire \lm32_cpu/Mmux_x_result95_8860 ;
  wire \lm32_cpu/Mmux_x_result6 ;
  wire \lm32_cpu/Mmux_x_result61_8862 ;
  wire \lm32_cpu/Mmux_x_result62_8863 ;
  wire \lm32_cpu/Mmux_x_result63 ;
  wire \lm32_cpu/Mmux_x_result64_8865 ;
  wire \lm32_cpu/Mmux_x_result18 ;
  wire \lm32_cpu/Mmux_x_result181_8867 ;
  wire \lm32_cpu/Mmux_x_result182_8868 ;
  wire \lm32_cpu/Mmux_x_result183_8869 ;
  wire \lm32_cpu/Mmux_x_result184_8870 ;
  wire \lm32_cpu/Mmux_x_result15 ;
  wire \lm32_cpu/Mmux_x_result151_8872 ;
  wire \lm32_cpu/Mmux_x_result152_8873 ;
  wire \lm32_cpu/Mmux_x_result153_8874 ;
  wire \lm32_cpu/Mmux_x_result154_8875 ;
  wire \lm32_cpu/Mmux_x_result12 ;
  wire \lm32_cpu/Mmux_x_result121_8877 ;
  wire \lm32_cpu/Mmux_x_result122_8878 ;
  wire \lm32_cpu/Mmux_x_result123_8879 ;
  wire \lm32_cpu/Mmux_x_result124_8880 ;
  wire N1358;
  wire N1360;
  wire N1362;
  wire N1364;
  wire N1366;
  wire N1368;
  wire N1370;
  wire N1372;
  wire N1374;
  wire N1376;
  wire N1378;
  wire N1380;
  wire N1382;
  wire N1384;
  wire N1386;
  wire N1388;
  wire N1390;
  wire N1392;
  wire N1394;
  wire N1396;
  wire N1398;
  wire N1400;
  wire N1402;
  wire N1404;
  wire N1406;
  wire N1408;
  wire N1410;
  wire N1412;
  wire N1414;
  wire N1416;
  wire N1418;
  wire N1420;
  wire N1422;
  wire N1424;
  wire N1426;
  wire N1428;
  wire N1430;
  wire N1432;
  wire N1434;
  wire N1436;
  wire N1438;
  wire N1440;
  wire N1442;
  wire N1444;
  wire N1446;
  wire N1448;
  wire N1450;
  wire N1452;
  wire N1454;
  wire N1456;
  wire N1458;
  wire N1460;
  wire N1462;
  wire N1464;
  wire N1466;
  wire N1468;
  wire N1470;
  wire N1472;
  wire N1474;
  wire N1476;
  wire N1478;
  wire N1480;
  wire N1482;
  wire N1484;
  wire N1486;
  wire N1488;
  wire \lm32_cpu/Mmux_d_result_021_8947 ;
  wire \lm32_cpu/Mmux_bypass_data_11 ;
  wire \lm32_cpu/Mmux_bypass_data_111_8949 ;
  wire N1490;
  wire N1492;
  wire N1494;
  wire N1496;
  wire \lm32_cpu/Mmux_x_result75 ;
  wire \lm32_cpu/Mmux_x_result751_8955 ;
  wire \lm32_cpu/Mmux_x_result752_8956 ;
  wire \lm32_cpu/Mmux_x_result72 ;
  wire \lm32_cpu/Mmux_x_result721_8958 ;
  wire \lm32_cpu/Mmux_x_result722_8959 ;
  wire \lm32_cpu/Mmux_x_result723_8960 ;
  wire \lm32_cpu/Mmux_x_result66 ;
  wire \lm32_cpu/Mmux_x_result661_8962 ;
  wire \lm32_cpu/Mmux_x_result662_8963 ;
  wire \lm32_cpu/Mmux_x_result663_8964 ;
  wire \lm32_cpu/Mmux_x_result631_8965 ;
  wire \lm32_cpu/Mmux_x_result632_8966 ;
  wire \lm32_cpu/Mmux_x_result633_8967 ;
  wire \lm32_cpu/Mmux_x_result634_8968 ;
  wire \lm32_cpu/Mmux_x_result57 ;
  wire \lm32_cpu/Mmux_x_result571_8970 ;
  wire \lm32_cpu/Mmux_x_result572_8971 ;
  wire \lm32_cpu/Mmux_x_result573_8972 ;
  wire \lm32_cpu/Mmux_x_result54 ;
  wire \lm32_cpu/Mmux_x_result541_8974 ;
  wire \lm32_cpu/Mmux_x_result542_8975 ;
  wire \lm32_cpu/Mmux_x_result543_8976 ;
  wire \lm32_cpu/Mmux_x_result51 ;
  wire \lm32_cpu/Mmux_x_result511_8978 ;
  wire \lm32_cpu/Mmux_x_result512_8979 ;
  wire \lm32_cpu/Mmux_x_result513_8980 ;
  wire \lm32_cpu/Mmux_x_result48 ;
  wire \lm32_cpu/Mmux_x_result481_8982 ;
  wire \lm32_cpu/Mmux_x_result482_8983 ;
  wire \lm32_cpu/Mmux_x_result483_8984 ;
  wire \lm32_cpu/Mmux_x_result45 ;
  wire \lm32_cpu/Mmux_x_result451_8986 ;
  wire \lm32_cpu/Mmux_x_result452_8987 ;
  wire \lm32_cpu/Mmux_x_result453_8988 ;
  wire \lm32_cpu/Mmux_x_result42 ;
  wire \lm32_cpu/Mmux_x_result421_8990 ;
  wire \lm32_cpu/Mmux_x_result422_8991 ;
  wire \lm32_cpu/Mmux_x_result423_8992 ;
  wire \lm32_cpu/Mmux_x_result39 ;
  wire \lm32_cpu/Mmux_x_result391_8994 ;
  wire \lm32_cpu/Mmux_x_result392_8995 ;
  wire \lm32_cpu/Mmux_x_result393_8996 ;
  wire \lm32_cpu/Mmux_x_result33_8997 ;
  wire \lm32_cpu/Mmux_x_result331_8998 ;
  wire \lm32_cpu/Mmux_x_result332_8999 ;
  wire \lm32_cpu/Mmux_x_result333_9000 ;
  wire \lm32_cpu/Mmux_x_result30 ;
  wire \lm32_cpu/Mmux_x_result301_9002 ;
  wire \lm32_cpu/Mmux_x_result302_9003 ;
  wire \lm32_cpu/Mmux_x_result303_9004 ;
  wire \lm32_cpu/Mmux_x_result24 ;
  wire \lm32_cpu/Mmux_x_result241_9006 ;
  wire \lm32_cpu/Mmux_x_result242_9007 ;
  wire \lm32_cpu/Mmux_x_result243_9008 ;
  wire \lm32_cpu/Mmux_x_result21 ;
  wire \lm32_cpu/Mmux_x_result211_9010 ;
  wire \lm32_cpu/Mmux_x_result212_9011 ;
  wire \lm32_cpu/Mmux_x_result213_9012 ;
  wire \lm32_cpu/raw_m_11_9013 ;
  wire \lm32_cpu/raw_m_12_9014 ;
  wire \lm32_cpu/raw_m_01_9015 ;
  wire \lm32_cpu/raw_m_02_9016 ;
  wire \lm32_cpu/Mmux_x_result60 ;
  wire \lm32_cpu/Mmux_x_result601_9018 ;
  wire \lm32_cpu/Mmux_x_result602_9019 ;
  wire \lm32_cpu/Mmux_x_result603_9020 ;
  wire \lm32_cpu/Mmux_x_result27 ;
  wire \lm32_cpu/Mmux_x_result271_9022 ;
  wire \lm32_cpu/Mmux_x_result273_9023 ;
  wire \lm32_cpu/Mmux_x_result274_9024 ;
  wire N1498;
  wire \lm32_cpu/Mmux_x_result90 ;
  wire \lm32_cpu/Mmux_x_result901_9027 ;
  wire \lm32_cpu/Mmux_x_result902_9028 ;
  wire \lm32_cpu/Mmux_x_result903_9029 ;
  wire \lm32_cpu/Mmux_x_result87 ;
  wire \lm32_cpu/Mmux_x_result871_9031 ;
  wire \lm32_cpu/Mmux_x_result872_9032 ;
  wire \lm32_cpu/Mmux_x_result873_9033 ;
  wire \lm32_cpu/Mmux_x_result81 ;
  wire \lm32_cpu/Mmux_x_result811_9035 ;
  wire \lm32_cpu/Mmux_x_result812_9036 ;
  wire \lm32_cpu/Mmux_x_result813_9037 ;
  wire \lm32_cpu/Mmux_x_result842 ;
  wire \lm32_cpu/Mmux_x_result843_9039 ;
  wire \lm32_cpu/Mmux_x_result844_9040 ;
  wire \lm32_cpu/Mmux_x_result78 ;
  wire \lm32_cpu/Mmux_x_result781_9042 ;
  wire \lm32_cpu/Mmux_x_result782_9043 ;
  wire \lm32_cpu/Mmux_x_result783_9044 ;
  wire \lm32_cpu/Mmux_x_result784_9045 ;
  wire \lm32_cpu/Mmux_x_result69 ;
  wire \lm32_cpu/Mmux_x_result691_9047 ;
  wire \lm32_cpu/Mmux_x_result692_9048 ;
  wire \lm32_cpu/Mmux_x_result693_9049 ;
  wire \lm32_cpu/Mmux_x_result694_9050 ;
  wire \lm32_cpu/Mmux_x_result36_9051 ;
  wire \lm32_cpu/Mmux_x_result361_9052 ;
  wire \lm32_cpu/Mmux_x_result362_9053 ;
  wire \lm32_cpu/Mmux_x_result363_9054 ;
  wire \lm32_cpu/Mmux_x_result364_9055 ;
  wire \lm32_cpu/Mmux_x_result3 ;
  wire \lm32_cpu/Mmux_x_result31_9057 ;
  wire \lm32_cpu/Mmux_x_result32_9058 ;
  wire \lm32_cpu/Mmux_x_result35_9059 ;
  wire \lm32_cpu/stall_a1_9060 ;
  wire \lm32_cpu/stall_a2_9061 ;
  wire \lm32_cpu/stall_a3_9062 ;
  wire \lm32_cpu/stall_a4_9063 ;
  wire N1500;
  wire \lm32_cpu/mux32 ;
  wire \lm32_cpu/mux321_9066 ;
  wire \lm32_cpu/mux322_9067 ;
  wire N1502;
  wire N1504;
  wire N1506;
  wire N1508;
  wire N1510;
  wire \lm32_cpu/mux105 ;
  wire \lm32_cpu/mux1051_9074 ;
  wire \lm32_cpu/mux1011 ;
  wire \lm32_cpu/mux10111_9076 ;
  wire \lm32_cpu/mux10112 ;
  wire \lm32_cpu/mux1015 ;
  wire \lm32_cpu/mux10151_9079 ;
  wire \lm32_cpu/mux101121_9080 ;
  wire \lm32_cpu/mux101122_9081 ;
  wire \lm32_cpu/mux101123_9082 ;
  wire \lm32_cpu/mux10114 ;
  wire \lm32_cpu/mux101141_9084 ;
  wire \lm32_cpu/mux101142_9085 ;
  wire \lm32_cpu/mux10115 ;
  wire \lm32_cpu/mux101151_9087 ;
  wire \lm32_cpu/mux101152_9088 ;
  wire \lm32_cpu/mux10116 ;
  wire \lm32_cpu/mux101161_9090 ;
  wire \lm32_cpu/mux101162_9091 ;
  wire \lm32_cpu/mux10117 ;
  wire \lm32_cpu/mux101171_9093 ;
  wire \lm32_cpu/mux101172_9094 ;
  wire \lm32_cpu/mux10118 ;
  wire \lm32_cpu/mux101181_9096 ;
  wire \lm32_cpu/mux101182_9097 ;
  wire \lm32_cpu/mux10119 ;
  wire \lm32_cpu/mux101191_9099 ;
  wire N1512;
  wire N1514;
  wire \lm32_cpu/instruction_unit/pc_a<9>1_9102 ;
  wire \lm32_cpu/instruction_unit/pc_a<8>1_9103 ;
  wire \lm32_cpu/instruction_unit/pc_a<7>1_9104 ;
  wire \lm32_cpu/instruction_unit/pc_a<6>1_9105 ;
  wire \lm32_cpu/instruction_unit/pc_a<5>1_9106 ;
  wire \lm32_cpu/instruction_unit/pc_a<4>1_9107 ;
  wire \lm32_cpu/instruction_unit/pc_a<3>1_9108 ;
  wire \lm32_cpu/instruction_unit/pc_a<31>1_9109 ;
  wire \lm32_cpu/instruction_unit/pc_a<30>1_9110 ;
  wire \lm32_cpu/instruction_unit/pc_a<2>1_9111 ;
  wire \lm32_cpu/instruction_unit/pc_a<29>1_9112 ;
  wire \lm32_cpu/instruction_unit/pc_a<28>1_9113 ;
  wire \lm32_cpu/instruction_unit/pc_a<27>1_9114 ;
  wire \lm32_cpu/instruction_unit/pc_a<26>1_9115 ;
  wire \lm32_cpu/instruction_unit/pc_a<25>1_9116 ;
  wire \lm32_cpu/instruction_unit/pc_a<24>1_9117 ;
  wire \lm32_cpu/instruction_unit/pc_a<23>1_9118 ;
  wire \lm32_cpu/instruction_unit/pc_a<22>1_9119 ;
  wire \lm32_cpu/instruction_unit/pc_a<21>1_9120 ;
  wire \lm32_cpu/instruction_unit/pc_a<20>1_9121 ;
  wire \lm32_cpu/instruction_unit/pc_a<19>1_9122 ;
  wire \lm32_cpu/instruction_unit/pc_a<18>1_9123 ;
  wire \lm32_cpu/instruction_unit/pc_a<17>1_9124 ;
  wire \lm32_cpu/instruction_unit/pc_a<16>1_9125 ;
  wire \lm32_cpu/instruction_unit/pc_a<15>1_9126 ;
  wire \lm32_cpu/instruction_unit/pc_a<14>1_9127 ;
  wire \lm32_cpu/instruction_unit/pc_a<13>1_9128 ;
  wire \lm32_cpu/instruction_unit/pc_a<12>1_9129 ;
  wire \lm32_cpu/instruction_unit/pc_a<11>1_9130 ;
  wire \lm32_cpu/instruction_unit/pc_a<10>1_9131 ;
  wire N1516;
  wire N1518;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd3-In1_9134 ;
  wire N1520;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT25 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o1 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o11_9138 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o12_9139 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o13_9140 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o14_9141 ;
  wire \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o15_9142 ;
  wire N1522;
  wire N1524;
  wire N1530;
  wire base50_clk;
  wire N1532;
  wire N1533;
  wire N1534;
  wire N1535;
  wire N1536;
  wire N1537;
  wire soc_basesoc_sdram_cmd_payload_ras_glue_set_9187;
  wire soc_basesoc_sdram_cmd_payload_we_glue_set_9188;
  wire soc_opsis_i2c_data_drv_glue_set_9189;
  wire soc_basesoc_zero_pending_glue_set_9190;
  wire vns_wb2csr_state_glue_set;
  wire soc_suart_rx_busy_glue_set_9192;
  wire soc_suart_tx_busy_glue_set_9193;
  wire soc_suart_tx_pending_glue_set_9194;
  wire soc_suart_rx_pending_glue_set_9195;
  wire soc_spiflash_dq_oe_glue_set_9196;
  wire soc_suart_rx_fifo_readable_glue_set_9197;
  wire soc_spiflash_cs_n_glue_rst_9198;
  wire soc_spiflash_bus_ack_glue_set_9199;
  wire soc_basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9200;
  wire soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce_9201;
  wire soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9202;
  wire soc_basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9203;
  wire soc_basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9204;
  wire soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce_9205;
  wire soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9206;
  wire soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce_9207;
  wire soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9208;
  wire soc_basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9209;
  wire soc_basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9210;
  wire soc_basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9211;
  wire soc_basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9212;
  wire soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce_9213;
  wire soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9214;
  wire soc_basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9215;
  wire soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_ce_9216;
  wire soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9217;
  wire soc_basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9218;
  wire soc_basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9219;
  wire soc_basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9220;
  wire soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_ce_9221;
  wire soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9222;
  wire soc_basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9223;
  wire soc_basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9224;
  wire soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_ce_9225;
  wire soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9226;
  wire soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_ce_9227;
  wire soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9228;
  wire soc_basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9229;
  wire soc_basesoc_sdram_trrdcon_ready_glue_rst_9230;
  wire soc_basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9231;
  wire soc_basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9232;
  wire soc_basesoc_sdram_twtrcon_ready_glue_rst_9233;
  wire vns_basesoc_grant_glue_set_9234;
  wire soc_suart_tx_fifo_readable_glue_set_9235;
  wire soc_opsis_i2c_sda_drv_reg_glue_set_9236;
  wire soc_suart_tx_glue_rst_9237;
  wire soc_basesoc_sdram_bankmachine0_row_opened_glue_set_9238;
  wire soc_basesoc_sdram_bankmachine1_row_opened_glue_set_9239;
  wire soc_basesoc_sdram_bankmachine2_row_opened_glue_set_9240;
  wire soc_basesoc_sdram_bankmachine3_row_opened_glue_set_9241;
  wire soc_basesoc_sdram_bankmachine4_row_opened_glue_set_9242;
  wire soc_basesoc_sdram_bankmachine5_row_opened_glue_set_9243;
  wire soc_basesoc_sdram_bankmachine6_row_opened_glue_set_9244;
  wire soc_basesoc_sdram_bankmachine7_row_opened_glue_set_9245;
  wire soc_basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9246;
  wire soc_basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9247;
  wire soc_basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9248;
  wire soc_basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9249;
  wire soc_basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9250;
  wire soc_basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9251;
  wire soc_basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9252;
  wire soc_basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9253;
  wire soc_basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9254;
  wire soc_basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9255;
  wire soc_basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9256;
  wire soc_basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9257;
  wire soc_basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9258;
  wire soc_basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9259;
  wire soc_basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9260;
  wire soc_basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9261;
  wire soc_basesoc_sdram_trrdcon_count_glue_set_9262;
  wire soc_basesoc_sdram_time1_0_glue_set_9263;
  wire soc_basesoc_sdram_time1_1_glue_set_9264;
  wire soc_basesoc_sdram_time1_2_glue_set_9265;
  wire soc_basesoc_sdram_time1_3_glue_set_9266;
  wire soc_basesoc_sdram_time0_0_glue_set_9267;
  wire soc_basesoc_sdram_time0_1_glue_set_9268;
  wire soc_basesoc_sdram_time0_2_glue_set_9269;
  wire soc_basesoc_sdram_time0_3_glue_set_9270;
  wire soc_basesoc_sdram_time0_4_glue_set_9271;
  wire \lm32_cpu/write_enable_m_glue_set_9272 ;
  wire \lm32_cpu/valid_f_glue_set_9273 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_glue_set_9274 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_set_9275 ;
  wire \lm32_cpu/load_store_unit/d_we_o_glue_set_9276 ;
  wire \lm32_cpu/load_store_unit/d_stb_o_glue_set_9277 ;
  wire \lm32_cpu/load_store_unit/wb_select_m_glue_set_9278 ;
  wire \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_rt_9279 ;
  wire \Madd_n6326_cy<1>_rt_9280 ;
  wire \Madd_n6326_cy<2>_rt_9281 ;
  wire \Madd_n6326_cy<3>_rt_9282 ;
  wire \Madd_n6326_cy<4>_rt_9283 ;
  wire \Madd_n6326_cy<5>_rt_9284 ;
  wire \Madd_n6326_cy<6>_rt_9285 ;
  wire \Madd_n6326_cy<7>_rt_9286 ;
  wire \Madd_n6326_cy<8>_rt_9287 ;
  wire \Madd_n6326_cy<9>_rt_9288 ;
  wire \Madd_n6326_cy<10>_rt_9289 ;
  wire \Madd_n6326_cy<11>_rt_9290 ;
  wire \Madd_n6326_cy<12>_rt_9291 ;
  wire \Madd_n6326_cy<13>_rt_9292 ;
  wire \Madd_n6326_cy<14>_rt_9293 ;
  wire \Madd_n6326_cy<15>_rt_9294 ;
  wire \Madd_n6326_cy<16>_rt_9295 ;
  wire \Madd_n6326_cy<17>_rt_9296 ;
  wire \Madd_n6326_cy<18>_rt_9297 ;
  wire \Madd_n6326_cy<19>_rt_9298 ;
  wire \Madd_n6326_cy<20>_rt_9299 ;
  wire \Madd_n6326_cy<21>_rt_9300 ;
  wire \Madd_n6326_cy<22>_rt_9301 ;
  wire \Madd_n6326_cy<23>_rt_9302 ;
  wire \Madd_n6244_cy<3>_rt_9303 ;
  wire \Madd_n6244_cy<6>_rt_9304 ;
  wire \Madd_n6244_cy<8>_rt_9305 ;
  wire \Madd_n6244_cy<16>_rt_9306 ;
  wire \Madd_n6244_cy<19>_rt_9307 ;
  wire \Madd_n6244_cy<21>_rt_9308 ;
  wire \Madd_n6244_cy<22>_rt_9309 ;
  wire \Madd_n6244_cy<24>_rt_9310 ;
  wire \Madd_n6244_cy<25>_rt_9311 ;
  wire \Madd_n6244_cy<26>_rt_9312 ;
  wire \Madd_n6244_cy<27>_rt_9313 ;
  wire \Madd_n6244_cy<28>_rt_9314 ;
  wire \Madd_n6244_cy<29>_rt_9315 ;
  wire \Madd_n6244_cy<30>_rt_9316 ;
  wire \Madd_n6244_cy<31>_rt_9317 ;
  wire \Madd_n6248_cy<3>_rt_9318 ;
  wire \Madd_n6248_cy<6>_rt_9319 ;
  wire \Madd_n6248_cy<8>_rt_9320 ;
  wire \Madd_n6248_cy<16>_rt_9321 ;
  wire \Madd_n6248_cy<19>_rt_9322 ;
  wire \Madd_n6248_cy<21>_rt_9323 ;
  wire \Madd_n6248_cy<22>_rt_9324 ;
  wire \Madd_n6248_cy<24>_rt_9325 ;
  wire \Madd_n6248_cy<25>_rt_9326 ;
  wire \Madd_n6248_cy<26>_rt_9327 ;
  wire \Madd_n6248_cy<27>_rt_9328 ;
  wire \Madd_n6248_cy<28>_rt_9329 ;
  wire \Madd_n6248_cy<29>_rt_9330 ;
  wire \Madd_n6248_cy<30>_rt_9331 ;
  wire \Madd_n6248_cy<31>_rt_9332 ;
  wire \Mcount_soc_crg_por_cy<0>_rt_9333 ;
  wire \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<0>_rt_9334 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<1>_rt_9335 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<2>_rt_9336 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<3>_rt_9337 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<4>_rt_9338 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<5>_rt_9339 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<6>_rt_9340 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<7>_rt_9341 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<8>_rt_9342 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<9>_rt_9343 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<10>_rt_9344 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<11>_rt_9345 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<12>_rt_9346 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<13>_rt_9347 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<14>_rt_9348 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<15>_rt_9349 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<16>_rt_9350 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<17>_rt_9351 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<18>_rt_9352 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<19>_rt_9353 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<20>_rt_9354 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<21>_rt_9355 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<22>_rt_9356 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<23>_rt_9357 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<24>_rt_9358 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<25>_rt_9359 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<26>_rt_9360 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<27>_rt_9361 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<28>_rt_9362 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<29>_rt_9363 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_cy<30>_rt_9364 ;
  wire \lm32_cpu/Mcount_cc_cy<30>_rt_9365 ;
  wire \lm32_cpu/Mcount_cc_cy<29>_rt_9366 ;
  wire \lm32_cpu/Mcount_cc_cy<28>_rt_9367 ;
  wire \lm32_cpu/Mcount_cc_cy<27>_rt_9368 ;
  wire \lm32_cpu/Mcount_cc_cy<26>_rt_9369 ;
  wire \lm32_cpu/Mcount_cc_cy<25>_rt_9370 ;
  wire \lm32_cpu/Mcount_cc_cy<24>_rt_9371 ;
  wire \lm32_cpu/Mcount_cc_cy<23>_rt_9372 ;
  wire \lm32_cpu/Mcount_cc_cy<22>_rt_9373 ;
  wire \lm32_cpu/Mcount_cc_cy<21>_rt_9374 ;
  wire \lm32_cpu/Mcount_cc_cy<20>_rt_9375 ;
  wire \lm32_cpu/Mcount_cc_cy<19>_rt_9376 ;
  wire \lm32_cpu/Mcount_cc_cy<18>_rt_9377 ;
  wire \lm32_cpu/Mcount_cc_cy<17>_rt_9378 ;
  wire \lm32_cpu/Mcount_cc_cy<16>_rt_9379 ;
  wire \lm32_cpu/Mcount_cc_cy<15>_rt_9380 ;
  wire \lm32_cpu/Mcount_cc_cy<14>_rt_9381 ;
  wire \lm32_cpu/Mcount_cc_cy<13>_rt_9382 ;
  wire \lm32_cpu/Mcount_cc_cy<12>_rt_9383 ;
  wire \lm32_cpu/Mcount_cc_cy<11>_rt_9384 ;
  wire \lm32_cpu/Mcount_cc_cy<10>_rt_9385 ;
  wire \lm32_cpu/Mcount_cc_cy<9>_rt_9386 ;
  wire \lm32_cpu/Mcount_cc_cy<8>_rt_9387 ;
  wire \lm32_cpu/Mcount_cc_cy<7>_rt_9388 ;
  wire \lm32_cpu/Mcount_cc_cy<6>_rt_9389 ;
  wire \lm32_cpu/Mcount_cc_cy<5>_rt_9390 ;
  wire \lm32_cpu/Mcount_cc_cy<4>_rt_9391 ;
  wire \lm32_cpu/Mcount_cc_cy<3>_rt_9392 ;
  wire \lm32_cpu/Mcount_cc_cy<2>_rt_9393 ;
  wire \lm32_cpu/Mcount_cc_cy<1>_rt_9394 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_rt_9395 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_rt_9396 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_rt_9397 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_rt_9398 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_rt_9399 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_rt_9400 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_rt_9401 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_rt_9402 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_rt_9403 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_rt_9404 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_rt_9405 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_rt_9406 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_rt_9407 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_rt_9408 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_rt_9409 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_rt_9410 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_rt_9411 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_rt_9412 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_rt_9413 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_rt_9414 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_rt_9415 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_rt_9416 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_rt_9417 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_rt_9418 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_rt_9419 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_rt_9420 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_rt_9421 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_rt_9422 ;
  wire \Mcount_soc_basesoc_ctrl_bus_errors_xor<31>_rt_9423 ;
  wire Mmux_vns_rhs_array_muxed44241_9424;
  wire Mmux_vns_rhs_array_muxed44251_9425;
  wire Mmux_vns_rhs_array_muxed44261_9426;
  wire Mmux_vns_rhs_array_muxed44271_9427;
  wire Mmux_vns_rhs_array_muxed44281_9428;
  wire Mmux_vns_rhs_array_muxed44291_9429;
  wire Mmux_vns_rhs_array_muxed44301_9430;
  wire Mmux_vns_rhs_array_muxed4421_9431;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<9>_rt_9432 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<10>_rt_9433 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<11>_rt_9434 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<12>_rt_9435 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<13>_rt_9436 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<14>_rt_9437 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<15>_rt_9438 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<16>_rt_9439 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<17>_rt_9440 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<18>_rt_9441 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<19>_rt_9442 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<20>_rt_9443 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<21>_rt_9444 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<22>_rt_9445 ;
  wire \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<23>_rt_9446 ;
  wire \lm32_cpu/Mcount_cc_xor<31>_rt_9447 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<29>_rt_9448 ;
  wire soc_spiflash_clk_rstpot_9449;
  wire soc_opsis_i2c_fx2_reset_storage_rstpot_9450;
  wire vns_opsisi2c_storage_rstpot_9451;
  wire soc_spiflash_bitbang_en_storage_rstpot_9452;
  wire soc_basesoc_en_storage_rstpot_9453;
  wire soc_basesoc_update_value_storage_rstpot_9454;
  wire soc_basesoc_eventmanager_storage_rstpot_9455;
  wire soc_opsis_i2c_is_read_rstpot_9456;
  wire soc_opsis_i2c_data_bit_rstpot_9457;
  wire \lm32_cpu/valid_d_rstpot_9458 ;
  wire \lm32_cpu/valid_x_rstpot_9459 ;
  wire \lm32_cpu/interrupt_unit/ie_rstpot_9460 ;
  wire \lm32_cpu/interrupt_unit/eie_rstpot_9461 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_rstpot_9462 ;
  wire \lm32_cpu/mc_arithmetic/sign_extend_x_rstpot_9463 ;
  wire soc_basesoc_sram_bus_ack_rstpot_9464;
  wire soc_opsis_i2c_slave_addr_re_rstpot_9465;
  wire soc_basesoc_update_value_re_rstpot_9466;
  wire soc_suart_sink_ready_rstpot_9467;
  wire soc_half_rate_phy_phase_sel_rstpot_9468;
  wire N1573;
  wire N1583;
  wire N1584;
  wire N1592;
  wire N1594;
  wire N1596;
  wire N1598;
  wire N1606;
  wire N1611;
  wire N1616;
  wire N1621;
  wire N1627;
  wire N1633;
  wire N1639;
  wire soc_half_rate_phy_record0_odt_BRB0_9483;
  wire soc_half_rate_phy_record0_odt_BRB1_9484;
  wire soc_half_rate_phy_record0_reset_n_BRB0_9485;
  wire soc_half_rate_phy_record0_cke_BRB0_9486;
  wire ddram_ras_n_BRB0_9487;
  wire N1648;
  wire N1649;
  wire N1654;
  wire N1655;
  wire \lm32_cpu/w_result_sel_load_m_BRB0_9492 ;
  wire \lm32_cpu/w_result_sel_load_m_BRB1_9493 ;
  wire \lm32_cpu/branch_predict_x_BRB0_9494 ;
  wire \lm32_cpu/branch_predict_x_BRB1_9495 ;
  wire \lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ;
  wire \lm32_cpu/load_store_unit/byte_enable_m_3_BRB1_9497 ;
  wire \lm32_cpu/load_store_unit/byte_enable_m_3_BRB2_9498 ;
  wire \lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ;
  wire \lm32_cpu/load_store_unit/byte_enable_m_1_BRB1_9500 ;
  wire vns_new_master_wdata_ready0_BRB0_9501;
  wire vns_new_master_wdata_ready0_BRB1_9502;
  wire vns_new_master_wdata_ready0_BRB2_9503;
  wire vns_new_master_wdata_ready0_BRB3_9504;
  wire vns_new_master_wdata_ready0_BRB4_9505;
  wire vns_new_master_wdata_ready0_BRB5_9506;
  wire \lm32_cpu/branch_x_BRB0_9507 ;
  wire \lm32_cpu/branch_x_BRB1_9508 ;
  wire \lm32_cpu/branch_x_BRB2_9509 ;
  wire \lm32_cpu/branch_x_BRB3_9510 ;
  wire \lm32_cpu/branch_x_BRB4_9511 ;
  wire \lm32_cpu/load_store_unit/store_data_m_15_BRB2_9512 ;
  wire \lm32_cpu/load_store_unit/store_data_m_14_BRB2_9513 ;
  wire \lm32_cpu/load_store_unit/store_data_m_13_BRB2_9514 ;
  wire \lm32_cpu/load_store_unit/store_data_m_12_BRB2_9515 ;
  wire \lm32_cpu/load_store_unit/store_data_m_11_BRB2_9516 ;
  wire \lm32_cpu/load_store_unit/store_data_m_10_BRB2_9517 ;
  wire \lm32_cpu/load_store_unit/store_data_m_9_BRB2_9518 ;
  wire \lm32_cpu/load_store_unit/store_data_m_8_BRB2_9519 ;
  wire \lm32_cpu/load_store_unit/store_data_m_23_BRB3_9520 ;
  wire \lm32_cpu/load_store_unit/store_data_m_22_BRB3_9521 ;
  wire \lm32_cpu/load_store_unit/store_data_m_21_BRB3_9522 ;
  wire \lm32_cpu/load_store_unit/store_data_m_20_BRB3_9523 ;
  wire \lm32_cpu/load_store_unit/store_data_m_19_BRB3_9524 ;
  wire \lm32_cpu/load_store_unit/store_data_m_18_BRB3_9525 ;
  wire \lm32_cpu/load_store_unit/store_data_m_17_BRB3_9526 ;
  wire \lm32_cpu/load_store_unit/store_data_m_16_BRB3_9527 ;
  wire \lm32_cpu/m_result_sel_compare_x_BRB4_9528 ;
  wire \lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ;
  wire \lm32_cpu/load_store_unit/store_data_m_31_BRB3_9530 ;
  wire \lm32_cpu/load_store_unit/store_data_m_30_BRB3_9531 ;
  wire \lm32_cpu/load_store_unit/store_data_m_29_BRB3_9532 ;
  wire \lm32_cpu/load_store_unit/store_data_m_28_BRB3_9533 ;
  wire \lm32_cpu/load_store_unit/store_data_m_27_BRB3_9534 ;
  wire \lm32_cpu/load_store_unit/store_data_m_26_BRB3_9535 ;
  wire \lm32_cpu/load_store_unit/store_data_m_25_BRB3_9536 ;
  wire \lm32_cpu/load_store_unit/store_data_m_24_BRB3_9537 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB2_9538 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB5_9539 ;
  wire soc_half_rate_phy_dfi_p1_wrdata_en1_9540;
  wire soc_half_rate_phy_record1_ras_n_BRB12_9541;
  wire soc_half_rate_phy_record1_ras_n_BRB13_9542;
  wire ddram_ras_n_BRB3_9543;
  wire N1843;
  wire ddram_ras_n_BRB5_9545;
  wire ddram_ras_n_BRB6_9546;
  wire N1846;
  wire ddram_cas_n_BRB4_9548;
  wire ddram_cas_n_BRB5_9549;
  wire ddram_we_n_BRB4_9550;
  wire ddram_we_n_BRB5_9551;
  wire ddram_ras_n_BRB8_9552;
  wire N1859;
  wire N1860;
  wire ddram_ras_n_BRB11_9555;
  wire N1862;
  wire ddram_cas_n_BRB10_9557;
  wire N1868;
  wire ddram_we_n_BRB10_9559;
  wire N1874;
  wire vns_new_master_rdata_valid1_BRB0_9561;
  wire soc_half_rate_phy_drive_dq_n1_BRB0_9562;
  wire soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_9563;
  wire soc_half_rate_phy_record1_ras_n_BRB1_9564;
  wire Mmux_soc_basesoc_interface_we11_9565;
  wire soc_half_rate_phy_record0_ras_n_BRB14_9566;
  wire soc_half_rate_phy_record0_ras_n_BRB15_9567;
  wire N1901;
  wire N1907;
  wire N1913;
  wire vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571;
  wire soc_half_rate_phy_record0_ras_n_BRB10_9572;
  wire soc_half_rate_phy_record0_ras_n_BRB21_9573;
  wire soc_half_rate_phy_record0_ras_n_BRB22_9574;
  wire _n129961_9575;
  wire soc_half_rate_phy_record0_ras_n_BRB27_9576;
  wire soc_half_rate_phy_record0_ras_n_BRB28_9577;
  wire Mmux_soc_basesoc_interface_adr101_9578;
  wire \vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ;
  wire Mmux_soc_basesoc_interface_adr91_9580;
  wire soc_half_rate_phy_record0_ras_n_BRB0_9581;
  wire Mmux_soc_basesoc_interface_adr81_9582;
  wire soc_half_rate_phy_record0_ras_n_BRB8_9583;
  wire \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ;
  wire soc_half_rate_phy_r_drive_dq_0_BRB2_9585;
  wire soc_half_rate_phy_record1_ras_n_BRB23_9586;
  wire soc_half_rate_phy_record1_ras_n_BRB24_9587;
  wire soc_half_rate_phy_record1_cas_n_BRB1_9588;
  wire soc_half_rate_phy_record1_cas_n_BRB4_9589;
  wire soc_half_rate_phy_record1_we_n_BRB1_9590;
  wire soc_half_rate_phy_record1_we_n_BRB4_9591;
  wire soc_half_rate_phy_record0_ras_n_BRB44_9592;
  wire soc_half_rate_phy_record0_ras_n_BRB45_9593;
  wire soc_half_rate_phy_record0_cas_n_BRB8_9594;
  wire soc_half_rate_phy_record0_cas_n_BRB9_9595;
  wire soc_half_rate_phy_record0_we_n_BRB8_9596;
  wire soc_half_rate_phy_record0_we_n_BRB9_9597;
  wire ddram_ras_n_BRB1_9598;
  wire ddram_ras_n_BRB2_9599;
  wire N1983;
  wire N1986;
  wire N1987;
  wire N1988;
  wire ddram_ras_n_BRB18_9604;
  wire ddram_ras_n_BRB19_9605;
  wire N1991;
  wire N1995;
  wire N1996;
  wire N1997;
  wire N2003;
  wire N2009;
  wire N2047;
  wire vns_new_master_rdata_valid2_BRB0_9613;
  wire N2059;
  wire N2060;
  wire N2061;
  wire N2062;
  wire N2063;
  wire ddram_ras_n_BRB4_9619;
  wire ddram_ras_n_BRB12_9620;
  wire ddram_ras_n_BRB14_9621;
  wire ddram_ras_n_BRB15_9622;
  wire ddram_ras_n_BRB27_9623;
  wire ddram_ras_n_BRB28_9624;
  wire ddram_ras_n_BRB31_9625;
  wire ddram_ras_n_BRB32_9626;
  wire ddram_ras_n_BRB10_9627;
  wire ddram_ras_n_BRB34_9628;
  wire ddram_ras_n_BRB35_9629;
  wire ddram_ras_n_BRB36_9630;
  wire ddram_ras_n_BRB37_9631;
  wire ddram_ras_n_BRB38_9632;
  wire ddram_ras_n_BRB39_9633;
  wire ddram_ras_n_BRB41_9634;
  wire ddram_ras_n_BRB42_9635;
  wire ddram_ras_n_BRB56_9636;
  wire ddram_cas_n_BRB6_9637;
  wire ddram_we_n_BRB6_9638;
  wire N2124;
  wire N2125;
  wire N2126;
  wire N2127;
  wire N2143;
  wire N2144;
  wire vns_new_master_rdata_valid3_BRB0_9645;
  wire vns_new_master_rdata_valid3_BRB1_9646;
  wire vns_new_master_rdata_valid3_BRB2_9647;
  wire vns_new_master_rdata_valid3_BRB3_9648;
  wire vns_new_master_rdata_valid3_BRB4_9649;
  wire vns_new_master_rdata_valid3_BRB5_9650;
  wire soc_half_rate_phy_record0_ras_n_BRB3_9651;
  wire soc_half_rate_phy_record0_cas_n_BRB1_9652;
  wire soc_half_rate_phy_record0_we_n_BRB1_9653;
  wire N2216;
  wire vns_new_master_rdata_valid2_BRB6_9655;
  wire vns_new_master_rdata_valid2_BRB7_9656;
  wire vns_new_master_rdata_valid2_BRB8_9657;
  wire vns_new_master_rdata_valid2_BRB9_9658;
  wire N2225;
  wire soc_half_rate_phy_r_drive_dq_3_BRB0_9660;
  wire soc_half_rate_phy_r_drive_dq_3_BRB1_9661;
  wire soc_half_rate_phy_r_drive_dq_3_BRB2_9662;
  wire soc_half_rate_phy_r_drive_dq_3_BRB3_9663;
  wire soc_half_rate_phy_r_drive_dq_3_BRB4_9664;
  wire soc_half_rate_phy_r_drive_dq_3_BRB5_9665;
  wire soc_half_rate_phy_rddata_sr_1_BRB0_9666;
  wire soc_half_rate_phy_rddata_sr_1_BRB1_9667;
  wire soc_half_rate_phy_rddata_sr_1_BRB2_9668;
  wire soc_half_rate_phy_rddata_sr_1_BRB3_9669;
  wire soc_half_rate_phy_rddata_sr_1_BRB4_9670;
  wire soc_half_rate_phy_rddata_sr_1_BRB5_9671;
  wire ddram_ras_n_BRB23_9672;
  wire soc_half_rate_phy_r_drive_dq_1_BRB2_9673;
  wire soc_half_rate_phy_r_drive_dq_1_BRB8_9674;
  wire vns_new_master_rdata_valid2_BRB4_9675;
  wire vns_new_master_rdata_valid2_BRB10_9676;
  wire vns_new_master_rdata_valid2_BRB11_9677;
  wire vns_new_master_rdata_valid2_BRB12_9678;
  wire vns_new_master_rdata_valid2_BRB13_9679;
  wire vns_new_master_rdata_valid2_BRB14_9680;
  wire vns_new_master_rdata_valid2_BRB1_9681;
  wire vns_new_master_rdata_valid2_BRB15_9682;
  wire vns_new_master_rdata_valid2_BRB16_9683;
  wire vns_new_master_rdata_valid2_BRB17_9684;
  wire vns_new_master_rdata_valid2_BRB18_9685;
  wire vns_new_master_rdata_valid2_BRB19_9686;
  wire vns_new_master_rdata_valid2_BRB2_9687;
  wire vns_new_master_rdata_valid2_BRB20_9688;
  wire vns_new_master_rdata_valid2_BRB21_9689;
  wire vns_new_master_rdata_valid2_BRB22_9690;
  wire vns_new_master_rdata_valid2_BRB23_9691;
  wire vns_new_master_rdata_valid2_BRB24_9692;
  wire vns_new_master_rdata_valid2_BRB3_9693;
  wire vns_new_master_rdata_valid2_BRB25_9694;
  wire vns_new_master_rdata_valid2_BRB26_9695;
  wire vns_new_master_rdata_valid2_BRB27_9696;
  wire vns_new_master_rdata_valid2_BRB28_9697;
  wire vns_new_master_rdata_valid2_BRB29_9698;
  wire soc_half_rate_phy_rddata_sr_2_BRB6_9699;
  wire soc_half_rate_phy_rddata_sr_2_BRB7_9700;
  wire soc_half_rate_phy_rddata_sr_2_BRB8_9701;
  wire soc_half_rate_phy_rddata_sr_2_BRB5_9702;
  wire soc_half_rate_phy_rddata_sr_2_BRB10_9703;
  wire soc_half_rate_phy_rddata_sr_2_BRB11_9704;
  wire soc_half_rate_phy_rddata_sr_2_BRB12_9705;
  wire N2297;
  wire vns_new_master_rdata_valid1_BRB5_9707;
  wire vns_new_master_rdata_valid1_BRB30_9708;
  wire vns_new_master_rdata_valid1_BRB31_9709;
  wire vns_new_master_rdata_valid1_BRB32_9710;
  wire vns_new_master_rdata_valid1_BRB33_9711;
  wire vns_new_master_rdata_valid1_BRB34_9712;
  wire vns_new_master_rdata_valid1_BRB6_9713;
  wire vns_new_master_rdata_valid1_BRB35_9714;
  wire vns_new_master_rdata_valid1_BRB36_9715;
  wire vns_new_master_rdata_valid1_BRB37_9716;
  wire vns_new_master_rdata_valid1_BRB38_9717;
  wire vns_new_master_rdata_valid1_BRB39_9718;
  wire vns_new_master_rdata_valid1_BRB7_9719;
  wire vns_new_master_rdata_valid1_BRB40_9720;
  wire vns_new_master_rdata_valid1_BRB41_9721;
  wire vns_new_master_rdata_valid1_BRB42_9722;
  wire vns_new_master_rdata_valid1_BRB43_9723;
  wire vns_new_master_rdata_valid1_BRB44_9724;
  wire vns_new_master_rdata_valid1_BRB8_9725;
  wire vns_new_master_rdata_valid1_BRB45_9726;
  wire vns_new_master_rdata_valid1_BRB46_9727;
  wire vns_new_master_rdata_valid1_BRB47_9728;
  wire vns_new_master_rdata_valid1_BRB48_9729;
  wire vns_new_master_rdata_valid1_BRB49_9730;
  wire soc_half_rate_phy_rddata_sr_3_BRB4_9731;
  wire soc_half_rate_phy_rddata_sr_3_BRB9_9732;
  wire soc_half_rate_phy_rddata_sr_3_BRB13_9733;
  wire soc_half_rate_phy_rddata_sr_3_BRB14_9734;
  wire soc_half_rate_phy_rddata_sr_3_BRB15_9735;
  wire soc_half_rate_phy_rddata_sr_3_BRB10_9736;
  wire soc_half_rate_phy_rddata_sr_3_BRB16_9737;
  wire soc_half_rate_phy_rddata_sr_3_BRB17_9738;
  wire soc_half_rate_phy_rddata_sr_3_BRB18_9739;
  wire soc_half_rate_phy_rddata_sr_3_BRB19_9740;
  wire soc_half_rate_phy_rddata_sr_3_BRB20_9741;
  wire soc_half_rate_phy_rddata_sr_4_BRB6_9742;
  wire soc_half_rate_phy_rddata_sr_4_BRB21_9743;
  wire soc_half_rate_phy_rddata_sr_4_BRB22_9744;
  wire soc_half_rate_phy_rddata_sr_4_BRB23_9745;
  wire soc_half_rate_phy_rddata_sr_4_BRB24_9746;
  wire soc_half_rate_phy_rddata_sr_4_BRB25_9747;
  wire soc_wr_data_en_d_rstpot_9748;
  wire Mmux_vns_rhs_array_muxed44231_9749;
  wire Mmux_vns_rhs_array_muxed442411_9750;
  wire Mmux_vns_rhs_array_muxed442511_9751;
  wire Mmux_vns_rhs_array_muxed442611_9752;
  wire Mmux_vns_rhs_array_muxed442711_9753;
  wire Mmux_vns_rhs_array_muxed442811_9754;
  wire Mmux_vns_rhs_array_muxed442911_9755;
  wire Mmux_vns_rhs_array_muxed443011_9756;
  wire Mmux_vns_rhs_array_muxed44211_9757;
  wire N2348;
  wire N2349;
  wire N2350;
  wire N2351;
  wire N2352;
  wire N2353;
  wire N2354;
  wire N2355;
  wire N2356;
  wire N2357;
  wire N2358;
  wire N2359;
  wire N2360;
  wire N2361;
  wire N2362;
  wire N2363;
  wire N2364;
  wire N2366;
  wire N2368;
  wire N2370;
  wire N2372;
  wire N2374;
  wire N2376;
  wire N2378;
  wire N2380;
  wire N2382;
  wire N2384;
  wire N2386;
  wire N2388;
  wire N2390;
  wire N2392;
  wire N2394;
  wire N2396;
  wire N2398;
  wire N2400;
  wire N2402;
  wire N2404;
  wire N2406;
  wire N2408;
  wire N2410;
  wire N2412;
  wire N2414;
  wire N2416;
  wire \vns_basesoc_slave_sel<2><28>1_9801 ;
  wire soc_basesoc_sdram_storage_0_1_9802;
  wire soc_phase_sel_1_9803;
  wire soc_half_rate_phy_record0_bank_0_rstpot_9804;
  wire soc_half_rate_phy_record0_bank_1_rstpot_9805;
  wire soc_half_rate_phy_record0_bank_2_rstpot_9806;
  wire soc_half_rate_phy_record1_bank_0_rstpot_9807;
  wire soc_half_rate_phy_record1_bank_1_rstpot_9808;
  wire soc_half_rate_phy_record1_bank_2_rstpot_9809;
  wire vns_basesoc_grant_1_9810;
  wire vns_basesoc_grant_2_9811;
  wire soc_basesoc_sdram_storage_0_2_9812;
  wire soc_basesoc_sdram_storage_0_3_9813;
  wire soc_phase_sel_2_9814;
  wire soc_phase_sel_3_9815;
  wire Mmux_vns_rhs_array_muxed4411_9816;
  wire Mmux_vns_rhs_array_muxed44121_9817;
  wire Mmux_vns_rhs_array_muxed442311_9818;
  wire Mmux_vns_rhs_array_muxed442512;
  wire Mmux_vns_rhs_array_muxed4431_9820;
  wire Mmux_vns_rhs_array_muxed442412;
  wire Mmux_vns_rhs_array_muxed4441_9822;
  wire Mmux_vns_rhs_array_muxed443012;
  wire Mmux_vns_rhs_array_muxed442612;
  wire Mmux_vns_rhs_array_muxed4811_9825;
  wire vns_basesoc_grant_3_9826;
  wire N2418;
  wire N2419;
  wire N2420;
  wire N2421;
  wire N2422;
  wire N2423;
  wire N2424;
  wire N2425;
  wire N2426;
  wire N2427;
  wire N2428;
  wire N2429;
  wire N2430;
  wire N2431;
  wire N2432;
  wire N2433;
  wire N2434;
  wire N2435;
  wire N2436;
  wire N2437;
  wire N2438;
  wire N2439;
  wire N2440;
  wire N2441;
  wire N2442;
  wire N2443;
  wire N2444;
  wire N2445;
  wire N2446;
  wire N2447;
  wire N2448;
  wire N2449;
  wire N2450;
  wire N2451;
  wire N2452;
  wire N2453;
  wire N2454;
  wire N2455;
  wire Mshreg_ddram_ras_n_BRB5_9865;
  wire Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5_9866;
  wire Mshreg_ddram_ras_n_BRB3_9867;
  wire Mshreg_ddram_ras_n_BRB8_9868;
  wire Mshreg_ddram_cas_n_BRB4_9869;
  wire Mshreg_ddram_we_n_BRB4_9870;
  wire Mshreg_ddram_ras_n_BRB14_9871;
  wire Mshreg_ddram_ras_n_BRB2_9872;
  wire Mshreg_ddram_ras_n_BRB12_9873;
  wire Mshreg_ddram_ras_n_BRB34_9874;
  wire Mshreg_ddram_ras_n_BRB15_9875;
  wire Mshreg_ddram_ras_n_BRB27_9876;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB0_9877;
  wire Mshreg_ddram_ras_n_BRB37_9878;
  wire Mshreg_ddram_ras_n_BRB42_9879;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB3_9880;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB1_9881;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB2_9882;
  wire Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0_9883;
  wire soc_half_rate_phy_rddata_sr_1_BRB01_9884;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB4_9885;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB5_9886;
  wire Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3_9887;
  wire Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1_9888;
  wire soc_half_rate_phy_rddata_sr_1_BRB11_9889;
  wire Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2_9890;
  wire Mshreg_vns_new_master_rdata_valid2_BRB4_9891;
  wire Mshreg_ddram_ras_n_BRB23_9892;
  wire Mshreg_soc_half_rate_phy_r_drive_dq_1_BRB8_9893;
  wire Mshreg_vns_new_master_rdata_valid2_BRB12_9894;
  wire Mshreg_vns_new_master_rdata_valid2_BRB10_9895;
  wire Mshreg_vns_new_master_rdata_valid2_BRB11_9896;
  wire Mshreg_vns_new_master_rdata_valid2_BRB1_9897;
  wire Mshreg_vns_new_master_rdata_valid2_BRB13_9898;
  wire Mshreg_vns_new_master_rdata_valid2_BRB14_9899;
  wire Mshreg_vns_new_master_rdata_valid2_BRB17_9900;
  wire Mshreg_vns_new_master_rdata_valid2_BRB15_9901;
  wire Mshreg_vns_new_master_rdata_valid2_BRB16_9902;
  wire Mshreg_vns_new_master_rdata_valid2_BRB2_9903;
  wire Mshreg_vns_new_master_rdata_valid2_BRB18_9904;
  wire Mshreg_vns_new_master_rdata_valid2_BRB19_9905;
  wire Mshreg_vns_new_master_rdata_valid2_BRB22_9906;
  wire Mshreg_vns_new_master_rdata_valid2_BRB20_9907;
  wire Mshreg_vns_new_master_rdata_valid2_BRB21_9908;
  wire Mshreg_vns_new_master_rdata_valid2_BRB3_9909;
  wire Mshreg_vns_new_master_rdata_valid2_BRB23_9910;
  wire Mshreg_vns_new_master_rdata_valid2_BRB24_9911;
  wire Mshreg_vns_new_master_rdata_valid2_BRB27_9912;
  wire Mshreg_vns_new_master_rdata_valid2_BRB25_9913;
  wire Mshreg_vns_new_master_rdata_valid2_BRB26_9914;
  wire Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7_9915;
  wire Mshreg_vns_new_master_rdata_valid2_BRB28_9916;
  wire Mshreg_vns_new_master_rdata_valid2_BRB29_9917;
  wire Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11_9918;
  wire Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8_9919;
  wire Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5_9920;
  wire Mshreg_vns_new_master_rdata_valid1_BRB30_9921;
  wire Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12_9922;
  wire Mshreg_vns_new_master_rdata_valid1_BRB5_9923;
  wire Mshreg_vns_new_master_rdata_valid1_BRB33_9924;
  wire Mshreg_vns_new_master_rdata_valid1_BRB31_9925;
  wire Mshreg_vns_new_master_rdata_valid1_BRB32_9926;
  wire Mshreg_vns_new_master_rdata_valid1_BRB35_9927;
  wire Mshreg_vns_new_master_rdata_valid1_BRB34_9928;
  wire Mshreg_vns_new_master_rdata_valid1_BRB6_9929;
  wire Mshreg_vns_new_master_rdata_valid1_BRB38_9930;
  wire Mshreg_vns_new_master_rdata_valid1_BRB36_9931;
  wire Mshreg_vns_new_master_rdata_valid1_BRB37_9932;
  wire Mshreg_vns_new_master_rdata_valid1_BRB40_9933;
  wire Mshreg_vns_new_master_rdata_valid1_BRB39_9934;
  wire Mshreg_vns_new_master_rdata_valid1_BRB7_9935;
  wire Mshreg_vns_new_master_rdata_valid1_BRB43_9936;
  wire Mshreg_vns_new_master_rdata_valid1_BRB41_9937;
  wire Mshreg_vns_new_master_rdata_valid1_BRB42_9938;
  wire Mshreg_vns_new_master_rdata_valid1_BRB45_9939;
  wire Mshreg_vns_new_master_rdata_valid1_BRB44_9940;
  wire Mshreg_vns_new_master_rdata_valid1_BRB8_9941;
  wire Mshreg_vns_new_master_rdata_valid1_BRB48_9942;
  wire Mshreg_vns_new_master_rdata_valid1_BRB46_9943;
  wire Mshreg_vns_new_master_rdata_valid1_BRB47_9944;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9_9945;
  wire Mshreg_vns_new_master_rdata_valid1_BRB49_9946;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4_9947;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15_9948;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13_9949;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14_9950;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18_9951;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB10_9952;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16_9953;
  wire Mshreg_soc_half_rate_phy_rddata_sr_4_BRB6_9954;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB19_9955;
  wire Mshreg_soc_half_rate_phy_rddata_sr_3_BRB20_9956;
  wire Mshreg_soc_half_rate_phy_rddata_sr_4_BRB23_9957;
  wire Mshreg_soc_half_rate_phy_rddata_sr_4_BRB21_9958;
  wire Mshreg_soc_half_rate_phy_rddata_sr_4_BRB22_9959;
  wire Mshreg_soc_half_rate_phy_rddata_sr_4_BRB24_9960;
  wire Mshreg_soc_half_rate_phy_rddata_sr_4_BRB25_9961;
  wire sys2x_rst_shift1_9962;
  wire sys2x_rst_shift2_9963;
  wire sys2x_rst_shift3_9964;
  wire sys2x_rst_shift4_9965;
  wire soc_half_rate_phy_rddata_sr_1_BRB011_9966;
  wire soc_half_rate_phy_rddata_sr_1_BRB111_9967;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_lm32_cpu/Mram_registers141_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers140_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers138_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers137_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers139_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers135_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers134_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers136_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_ddram_ras_n_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_cas_n_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_we_n_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_r_drive_dq_1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_vns_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB25_Q15_UNCONNECTED;
  wire [25 : 0] soc_front_panel_count;
  wire [10 : 0] soc_crg_por;
  wire [7 : 0] soc_suart_rx_reg;
  wire [15 : 0] soc_half_rate_phy_dq_o;
  wire [15 : 0] soc_half_rate_phy_dq_t;
  wire [31 : 0] soc_half_rate_phy_record0_rddata;
  wire [31 : 0] soc_half_rate_phy_record1_rddata;
  wire [1 : 0] soc_half_rate_phy_dqs_o;
  wire [1 : 0] soc_half_rate_phy_dqs_t;
  wire [13 : 0] soc_half_rate_phy_record0_address;
  wire [13 : 0] soc_half_rate_phy_record1_address;
  wire [4 : 3] soc_half_rate_phy_r_drive_dq;
  wire [5 : 5] soc_half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] soc_half_rate_phy_record0_bank;
  wire [2 : 0] soc_half_rate_phy_record1_bank;
  wire [0 : 0] soc_rddata_valid;
  wire [31 : 0] soc_rddata0;
  wire [31 : 0] soc_rddata1;
  wire [31 : 0] soc_half_rate_phy_record2_wrdata;
  wire [0 : 0] soc_half_rate_phy_record2_wrdata_mask;
  wire [31 : 0] soc_half_rate_phy_record3_wrdata;
  wire [1 : 0] soc_half_rate_phy_rddata_sr;
  wire [31 : 2] \lm32_cpu/instruction_unit/i_adr_o ;
  wire [31 : 0] \lm32_cpu/load_store_unit/d_dat_o ;
  wire [31 : 2] \lm32_cpu/load_store_unit/d_adr_o ;
  wire [3 : 0] \lm32_cpu/load_store_unit/d_sel_o ;
  wire [31 : 0] soc_basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6507;
  wire [7 : 0] _n6508;
  wire [21 : 0] soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] soc_basesoc_dat_w;
  wire [23 : 0] _n6648;
  wire [31 : 0] memdat;
  wire [2 : 0] memadr_1;
  wire [31 : 0] soc_basesoc_value;
  wire [31 : 0] soc_spiflash_sr;
  wire [31 : 0] soc_dfi_dfi_p0_rddata;
  wire [31 : 0] soc_dfi_dfi_p1_rddata;
  wire [31 : 0] soc_dfi_dfi_p2_rddata;
  wire [31 : 0] soc_dfi_dfi_p3_rddata;
  wire [10 : 10] soc_basesoc_sdram_cmd_payload_a;
  wire [2 : 0] soc_basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] soc_basesoc_sdram_dfi_p0_address;
  wire [2 : 0] soc_basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] soc_basesoc_sdram_dfi_p1_address;
  wire [1 : 0] soc_basesoc_adr_offset_r;
  wire [4 : 0] vns_basesoc_slave_sel_r;
  wire [7 : 0] vns_basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] vns_basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] vns_basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] vns_basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] vns_basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] vns_basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] vns_basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] vns_basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 0] soc_basesoc_sdram_timer_count1;
  wire [25 : 0] soc_basesoc_sdram_zqcs_timer_count1;
  wire [2 : 0] vns_rhs_array_muxed2;
  wire [2 : 0] vns_rhs_array_muxed8;
  wire [7 : 0] memdat_2;
  wire [7 : 0] memdat_4;
  wire [31 : 0] soc_basesoc_ctrl_bus_errors;
  wire [31 : 0] soc_basesoc_value_status;
  wire [56 : 0] soc_dna_status;
  wire [7 : 0] soc_opsis_i2c_din;
  wire [7 : 0] soc_suart_tx_reg;
  wire [7 : 0] soc_suart_source_payload_data;
  wire [4 : 0] soc_suart_tx_fifo_level0;
  wire [4 : 0] soc_suart_rx_fifo_level0;
  wire [3 : 0] soc_spiflash_dqi;
  wire [31 : 0] soc_basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] soc_basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] soc_basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] soc_basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] soc_basesoc_sdram_bankmachine0_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine1_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine2_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine3_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine4_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine5_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine6_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] soc_basesoc_sdram_bankmachine7_row;
  wire [3 : 0] soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] soc_basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] soc_basesoc_sdram_twtrcon_count;
  wire [23 : 0] soc_basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] soc_basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] soc_basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] soc_basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] soc_basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] soc_basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] soc_front_panel_leds_storage;
  wire [7 : 0] soc_opsis_i2c_shift_reg_storage;
  wire [6 : 0] soc_opsis_i2c_slave_addr_storage;
  wire [3 : 0] soc_basesoc_sdram_storage;
  wire [5 : 0] soc_basesoc_sdram_phaseinjector0_command_storage;
  wire [2 : 0] soc_basesoc_sdram_phaseinjector0_baddress_storage;
  wire [5 : 0] soc_basesoc_sdram_phaseinjector1_command_storage;
  wire [2 : 0] soc_basesoc_sdram_phaseinjector1_baddress_storage;
  wire [5 : 0] soc_basesoc_sdram_phaseinjector2_command_storage;
  wire [2 : 0] soc_basesoc_sdram_phaseinjector2_baddress_storage;
  wire [5 : 0] soc_basesoc_sdram_phaseinjector3_command_storage;
  wire [2 : 0] soc_basesoc_sdram_phaseinjector3_baddress_storage;
  wire [3 : 0] soc_spiflash_bitbang_storage;
  wire [1 : 0] soc_suart_eventmanager_storage;
  wire [1 : 0] soc_basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] soc_basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] soc_basesoc_sdram_time0;
  wire [3 : 0] soc_basesoc_sdram_time1;
  wire [19 : 0] vns_basesoc_count;
  wire [7 : 0] soc_opsis_i2c_master_storage;
  wire [1 : 0] soc_opsis_i2c_status_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector0_address_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector0_wrdata_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector1_address_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector1_wrdata_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector2_address_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector2_wrdata_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector3_address_storage;
  wire [7 : 0] soc_basesoc_sdram_phaseinjector3_wrdata_storage;
  wire [15 : 0] soc_half_rate_phy_dq_i;
  wire [13 : 0] vns_array_muxed0;
  wire [2 : 0] vns_array_muxed1;
  wire [31 : 0] vns_rhs_array_muxed45;
  wire [31 : 0] soc_basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] soc_basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] soc_basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] soc_basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] vns_array_muxed9;
  wire [13 : 0] vns_array_muxed16;
  wire [13 : 0] vns_rhs_array_muxed1;
  wire [13 : 0] vns_rhs_array_muxed7;
  wire [2 : 0] vns_array_muxed15;
  wire [2 : 0] vns_array_muxed8;
  wire [3 : 0] soc_spiflash_o;
  wire [13 : 0] soc_half_rate_phy_dfi_p0_address;
  wire [31 : 0] soc_half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] soc_half_rate_phy_dfi_p1_address;
  wire [31 : 0] soc_half_rate_phy_dfi_p1_wrdata;
  wire [127 : 0] soc_basesoc_data_port_dat_w;
  wire [15 : 0] soc_basesoc_data_port_we;
  wire [10 : 3] soc_basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] soc_basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [0 : 0] soc_half_rate_phy_dfi_p0_wrdata_mask;
  wire [3 : 0] soc_basesoc_sram_we;
  wire [10 : 10] GND_1_o_GND_1_o_mux_1909_OUT;
  wire [4 : 0] vns_basesoc_slave_sel;
  wire [31 : 2] n6244;
  wire [31 : 2] n6248;
  wire [31 : 0] vns_basesoc_shared_dat_r;
  wire [25 : 0] Mcount_soc_front_panel_count_lut;
  wire [24 : 0] Mcount_soc_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [0 : 0] Mcount_soc_spiflash_i1_cy;
  wire [8 : 0] Mcount_soc_basesoc_sdram_timer_count1_lut;
  wire [7 : 0] Mcount_soc_basesoc_sdram_timer_count1_cy;
  wire [23 : 0] Mcount_soc_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_soc_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_vns_basesoc_count_lut;
  wire [18 : 0] Mcount_vns_basesoc_count_cy;
  wire [3 : 0] soc_opsis_i2c_counter;
  wire [4 : 0] soc_basesoc_sdram_zqcs_executer_counter;
  wire [7 : 0] soc_spiflash_counter;
  wire [5 : 0] soc_basesoc_sdram_sequencer_counter;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [0 : 0] Madd_n6326_lut;
  wire [23 : 0] Madd_n6326_cy;
  wire [2 : 2] Madd_n6238_cy;
  wire [31 : 2] Madd_n6244_cy;
  wire [31 : 2] Madd_n6248_cy;
  wire [9 : 0] Mcount_soc_crg_por_cy;
  wire [10 : 1] Mcount_soc_crg_por_lut;
  wire [3 : 0] soc_suart_tx_fifo_produce;
  wire [24 : 0] Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy;
  wire [25 : 1] Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut;
  wire [3 : 0] soc_suart_tx_fifo_consume;
  wire [0 : 0] Mcount_soc_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_soc_basesoc_ctrl_bus_errors_cy;
  wire [6 : 0] soc_dna_cnt;
  wire [4 : 4] Mcount_soc_dna_cnt_cy;
  wire [3 : 0] soc_suart_rx_fifo_produce;
  wire [2 : 2] Mcount_soc_suart_tx_fifo_level0_cy;
  wire [3 : 3] Mcount_soc_suart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_soc_suart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_soc_suart_rx_fifo_level0_lut;
  wire [3 : 0] soc_suart_rx_fifo_consume;
  wire [2 : 0] soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 0] soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [3 : 0] soc_suart_rx_bitcount;
  wire [3 : 0] soc_suart_tx_bitcount;
  wire [29 : 0] \lm32_cpu/Madd_branch_target_d_lut ;
  wire [28 : 0] \lm32_cpu/Madd_branch_target_d_cy ;
  wire [30 : 0] \lm32_cpu/Mcount_cc_cy ;
  wire [0 : 0] \lm32_cpu/Mcount_cc_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut ;
  wire [10 : 0] \lm32_cpu/Mcompar_cmp_zero_lut ;
  wire [9 : 0] \lm32_cpu/Mcompar_cmp_zero_cy ;
  wire [31 : 0] \lm32_cpu/Result ;
  wire [31 : 0] \lm32_cpu/adder/addsub/tmp_addResult ;
  wire [32 : 0] \lm32_cpu/adder/addsub/tmp_subResult ;
  wire [31 : 0] \lm32_cpu/bypass_data_1 ;
  wire [31 : 0] \lm32_cpu/d_result_1 ;
  wire [31 : 2] \lm32_cpu/branch_target_d ;
  wire [31 : 0] \lm32_cpu/d_result_0 ;
  wire [31 : 0] \lm32_cpu/x_result ;
  wire [31 : 0] \lm32_cpu/w_result ;
  wire [31 : 0] \lm32_cpu/instruction_unit/instruction_d ;
  wire [31 : 31] \lm32_cpu/immediate_d ;
  wire [4 : 0] \lm32_cpu/write_idx_d ;
  wire [1 : 0] \lm32_cpu/d_result_sel_1_d ;
  wire [31 : 0] \lm32_cpu/reg_data_1 ;
  wire [31 : 0] \lm32_cpu/reg_data_0 ;
  wire [31 : 9] \lm32_cpu/eba ;
  wire [4 : 0] \lm32_cpu/write_idx_m ;
  wire [31 : 2] \lm32_cpu/branch_target_m ;
  wire [31 : 0] \lm32_cpu/operand_m ;
  wire [2 : 0] \lm32_cpu/condition_x ;
  wire [3 : 3] \lm32_cpu/logic_op_x ;
  wire [2 : 0] \lm32_cpu/csr_x ;
  wire [4 : 0] \lm32_cpu/write_idx_x ;
  wire [31 : 2] \lm32_cpu/branch_target_x ;
  wire [31 : 0] \lm32_cpu/store_operand_x ;
  wire [31 : 0] \lm32_cpu/operand_1_x ;
  wire [31 : 0] \lm32_cpu/operand_0_x ;
  wire [4 : 0] \lm32_cpu/write_idx_w ;
  wire [31 : 0] \lm32_cpu/operand_w ;
  wire [31 : 0] \lm32_cpu/cc ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/result_x ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_d ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_f ;
  wire [31 : 0] \lm32_cpu/interrupt_unit/im ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_a ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_x ;
  wire [31 : 0] \lm32_cpu/instruction_unit/wb_data_f ;
  wire [31 : 0] \lm32_cpu/load_store_unit/store_data_m ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_w ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_w ;
  wire [31 : 0] \lm32_cpu/load_store_unit/wb_data_m ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_m ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_cy ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_lut ;
  wire [5 : 0] \lm32_cpu/mc_arithmetic/cycles ;
  wire [32 : 0] \lm32_cpu/mc_arithmetic/t ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0140 ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/b ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/a ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/p ;
  wire [25 : 25] soc_front_panel_done_12;
  wire [31 : 31] soc_basesoc_zero_trigger_INV_469_o_13;
  wire [25 : 25] soc_basesoc_sdram_zqcs_timer_done1_14;
  wire [19 : 19] vns_basesoc_done_15;
  wire [13 : 0] soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1;
  wire [13 : 0] soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7;
  VCC   XST_VCC (
    .P(soc_basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> )
  );
  FD #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(vns_xilinxmultiregimpl2_regs0_5)
  );
  FD #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(soc_front_panel_switches),
    .Q(vns_xilinxmultiregimpl3_regs0_12)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_r_drive_dq[3]),
    .Q(soc_half_rate_phy_r_drive_dq[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(vns_xilinxmultiregimpl2_regs0_5),
    .Q(vns_xilinxmultiregimpl2_regs1_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(vns_xilinxmultiregimpl3_regs0_12),
    .Q(vns_xilinxmultiregimpl3_regs1_25)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_rx_r (
    .C(sys_clk),
    .D(vns_xilinxmultiregimpl2_regs1_11),
    .R(sys_rst),
    .Q(soc_suart_rx_r_24)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[1]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[2]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[3]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[4]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[5]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[6]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(soc_suart_rx_reg[7]),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n11343_inv),
    .D(vns_xilinxmultiregimpl2_regs1_11),
    .R(sys_rst),
    .Q(soc_suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_phase_sys2x (
    .C(sys2x_clk),
    .D(soc_phase_sel_INV_35_o),
    .R(sys2x_rst),
    .Q(soc_phase_sys2x_254)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_phase_half_183),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_phase_sys_321)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata_en1_9540),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_wrdata_en_d_388)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(soc_basesoc_rom_bus_cyc_soc_basesoc_rom_bus_ack_AND_1282_o),
    .R(sys_rst),
    .Q(soc_basesoc_rom_bus_ack_905)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(soc_basesoc_zero_trigger),
    .R(sys_rst),
    .Q(soc_basesoc_zero_old_trigger_939)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_tx_old_trigger (
    .C(sys_clk),
    .D(soc_suart_tx_trigger),
    .R(sys_rst),
    .Q(soc_suart_tx_old_trigger_943)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_rx_old_trigger (
    .C(sys_clk),
    .D(soc_suart_rx_trigger),
    .R(sys_rst),
    .Q(soc_suart_rx_old_trigger_944)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_postponer_req_o (
    .C(sys_clk),
    .D(soc_basesoc_sdram_timer_done1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_postponer_req_o_1108)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_done1 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_PWR_1_o_equal_1895_o ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_done1_1111)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_mux_1909_OUT[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_cmd_payload_cas_1110)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_executer_done (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_zqcs_executer_counter[4]_PWR_1_o_equal_1909_o ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_executer_done_1112)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n6765),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_cmd_ready_1151)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(vns_basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(vns_basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(vns_basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(vns_basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(vns_basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(vns_basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(vns_basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(vns_basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(vns_basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(vns_basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<4> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<5> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<6> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<7> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(vns_basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_sel_r_1175)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(vns_array_muxed12_INV_574_o_3272),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_we_n_1226)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(vns_array_muxed10_INV_572_o_3270),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_cas_n_1224)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(vns_array_muxed11_INV_573_o_3271),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_ras_n_1225)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(vns_array_muxed19_INV_577_o),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_we_n_1229)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(vns_array_muxed17_INV_575_o),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_cas_n_1227)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(vns_array_muxed18_INV_576_o),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_ras_n_1228)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n11306_inv_3955),
    .D(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<0> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n11306_inv_3955),
    .D(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<1> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n11306_inv_3955),
    .D(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<2> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n11306_inv_3955),
    .D(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<3> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<0> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<1> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<2> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<3> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<4> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<5> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<6> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n11371_inv),
    .D(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<7> ),
    .R(sys_rst),
    .Q(soc_spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_counter_0 (
    .C(sys_clk),
    .CE(_n11392_inv),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<0> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_counter_1 (
    .C(sys_clk),
    .CE(_n11392_inv),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<1> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_counter_2 (
    .C(sys_clk),
    .CE(_n11392_inv),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<2> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_counter_3 (
    .C(sys_clk),
    .CE(_n11392_inv),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<3> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_counter_4 (
    .C(sys_clk),
    .CE(_n11392_inv),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<4> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_sequencer_counter_5 (
    .C(sys_clk),
    .CE(_n11392_inv),
    .D(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<5> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_sequencer_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_executer_counter_0 (
    .C(sys_clk),
    .CE(_n11396_inv),
    .D(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<0> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_executer_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_executer_counter_1 (
    .C(sys_clk),
    .CE(_n11396_inv),
    .D(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<1> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_executer_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_executer_counter_2 (
    .C(sys_clk),
    .CE(_n11396_inv),
    .D(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<2> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_executer_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_executer_counter_3 (
    .C(sys_clk),
    .CE(_n11396_inv),
    .D(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<3> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_executer_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_executer_counter_4 (
    .C(sys_clk),
    .CE(_n11396_inv),
    .D(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<4> ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_executer_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_period (
    .C(sys_clk),
    .D(\n6326[0] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_period_5529)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_1 (
    .C(sys_clk),
    .D(\n6326[2] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_1_5531)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(\n6326[3] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_2_2383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(\n6326[4] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_3_2382)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(\n6326[5] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_4_2381)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(\n6326[6] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_5_2380)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(\n6326[7] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_6_2379)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(\n6326[8] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_7_2378)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(\n6326[9] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_8_2377)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(\n6326[10] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_9_2376)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(\n6326[11] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_10_2375)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(\n6326[12] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_11_2374)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(\n6326[13] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_12_2373)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(\n6326[14] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_13_2372)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(\n6326[15] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_14_2371)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(\n6326[16] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_15_2370)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(\n6326[17] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_16_2369)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(\n6326[18] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_17_2368)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(\n6326[19] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_18_2367)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(\n6326[20] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_19_2366)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(\n6326[21] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_20_2365)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(\n6326[22] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_21_2364)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(\n6326[23] ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_22_2363)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6326_cy[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_counter_23_2384)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6238_cy[2]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_samp_count_2_2362)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata_valid_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(soc_rddata_valid[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_phase_sys (
    .C(sys_clk),
    .D(soc_phase_sys2x_254),
    .R(sys_rst),
    .Q(soc_phase_sys_977)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(soc_half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata_valid_1075)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_new_master_wdata_ready1 (
    .C(sys_clk),
    .D(vns_new_master_wdata_ready0),
    .R(sys_rst),
    .Q(vns_new_master_wdata_ready1_1155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(soc_opsis_i2c_samp_count_2_2362),
    .D(vns_xilinxmultiregimpl0_regs1_868),
    .R(sys_rst),
    .Q(soc_opsis_i2c_scl_i_1458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[0]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[1]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[2]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[3]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[4]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[5]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[6]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(_n11334_inv),
    .D(soc_suart_rx_reg[7]),
    .R(sys_rst),
    .Q(soc_suart_source_payload_data[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(n6244[2]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_1_2414)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(n6244[3]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_2_2413)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(n6244[4]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_3_2412)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(n6244[5]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_4_2411)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(n6244[6]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_5_2410)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(n6244[7]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_6_2409)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(n6244[8]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_7_2408)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(n6244[9]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_8_2407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(n6244[10]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_9_2406)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(n6244[11]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_10_2405)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(n6244[12]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_11_2404)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(n6244[13]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_12_2403)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(n6244[14]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_13_2402)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(n6244[15]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_14_2401)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(n6244[16]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_15_2400)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(n6244[17]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_16_2399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(n6244[18]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_17_2398)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(n6244[19]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_18_2397)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(n6244[20]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_19_2396)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(n6244[21]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_20_2395)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(n6244[22]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_21_2394)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(n6244[23]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_22_2393)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(n6244[24]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_23_2392)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(n6244[25]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_24_2391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(n6244[26]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_25_2390)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(n6244[27]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_26_2389)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(n6244[28]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_27_2388)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(n6244[29]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_28_2387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(n6244[30]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_29_2386)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(n6244[31]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_30_2385)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(Madd_n6244_cy[31]),
    .R(soc_suart_tx_busy_inv_0),
    .Q(soc_suart_phase_accumulator_tx_31_2415)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(n6248[2]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_1_2445)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(n6248[3]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_2_2444)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(n6248[4]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_3_2443)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(n6248[5]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_4_2442)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(n6248[6]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_5_2441)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(n6248[7]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_6_2440)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(n6248[8]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_7_2439)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(n6248[9]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_8_2438)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(n6248[10]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_9_2437)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(n6248[11]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_10_2436)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(n6248[12]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_11_2435)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(n6248[13]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_12_2434)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(n6248[14]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_13_2433)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(n6248[15]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_14_2432)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(n6248[16]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_15_2431)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(n6248[17]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_16_2430)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(n6248[18]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_17_2429)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(n6248[19]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_18_2428)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(n6248[20]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_19_2427)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(n6248[21]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_20_2426)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(n6248[22]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_21_2425)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(n6248[23]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_22_2424)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(n6248[24]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_23_2423)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(n6248[25]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_24_2422)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(n6248[26]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_25_2421)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(n6248[27]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_26_2420)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(n6248[28]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_27_2419)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(n6248[29]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_28_2418)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(n6248[30]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_29_2417)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(n6248[31]),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_phase_accumulator_rx_30_2416)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\n6248<32>1_3962 ),
    .R(sys_rst),
    .Q(soc_suart_phase_accumulator_rx_31_2446)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(soc_half_rate_phy_postamble_235)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_scl_r (
    .C(sys_clk),
    .D(soc_opsis_i2c_scl_i_1458),
    .R(sys_rst),
    .Q(soc_opsis_i2c_scl_r_941)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_valid (
    .C(sys_clk),
    .D(soc_rddata_valid[0]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata_valid_1010)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_adr_offset_r_0 (
    .C(sys_clk),
    .D(\vns_rhs_array_muxed44[0] ),
    .R(sys_rst),
    .Q(soc_basesoc_adr_offset_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_adr_offset_r_1 (
    .C(sys_clk),
    .D(\vns_rhs_array_muxed44[1] ),
    .R(sys_rst),
    .Q(soc_basesoc_adr_offset_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .D(soc_basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_31_2143)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_27_2146)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_30_2144)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_29_2145)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_23_2149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_26_2147)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_24_2148)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_17_2152)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_22_2150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_19_2151)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_13_2155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_16_2153)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_15_2154)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_11_2156)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_8_2157)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_1_2160)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_7_2158)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_2_2159)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_storage_0_2161)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_leds_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_front_panel_leds_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_leds_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_front_panel_leds_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_slave_addr_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage_13_2191)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_command_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_command_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_command_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_command_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_command_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_command_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_command_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_command_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_command_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_command_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_command_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_command_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage_10_2194)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage_12_2192)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage_11_2193)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_baddress_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_baddress_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_baddress_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_baddress_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_baddress_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_baddress_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage_9_2195)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage_8_2196)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage_12_2207)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_command_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_command_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_command_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_command_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_command_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_command_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_command_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_command_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_command_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_command_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_command_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_command_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage_13_2206)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage_11_2208)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage_10_2209)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_baddress_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_baddress_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_baddress_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_baddress_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_baddress_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_baddress_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage_9_2210)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage_8_2211)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage_12_2222)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_command_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_command_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_command_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_command_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_command_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_command_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_command_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_command_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_command_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_command_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_command_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_command_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage_13_2221)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage_9_2225)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage_11_2223)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage_10_2224)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_command_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_command_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_command_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_command_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_command_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_command_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_command_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_command_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_command_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_command_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_command_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_command_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage_8_2226)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_baddress_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_baddress_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_baddress_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_baddress_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_baddress_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_baddress_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage_11_2238)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage_13_2236)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage_12_2237)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage_8_2241)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage_10_2239)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage_9_2240)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_baddress_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_baddress_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_baddress_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_baddress_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_baddress_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_baddress_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_bitbang_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_spiflash_bitbang_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_bitbang_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_spiflash_bitbang_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_bitbang_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_spiflash_bitbang_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_bitbang_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_spiflash_bitbang_storage[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[4]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_28_2255)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_eventmanager_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_suart_eventmanager_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_eventmanager_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_suart_eventmanager_storage[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[4]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_20_2258)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(vns_rhs_array_muxed45[1]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_25_2256)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[5]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_21_2257)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[4]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_12_2261)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(vns_rhs_array_muxed45[2]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_18_2259)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[6]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_14_2260)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[6]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_6_2264)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[2]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_10_2262)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(vns_rhs_array_muxed45[1]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_9_2263)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[3]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_3_2267)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[5]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_5_2265)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_basesoc_ctrl_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(vns_rhs_array_muxed45[4]),
    .S(sys_rst),
    .Q(soc_basesoc_ctrl_storage_4_2266)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_opsis_i2c_master_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[0]),
    .S(sys_rst),
    .Q(soc_opsis_i2c_master_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_master_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_master_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_address_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_address_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_8_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_9_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_10_2476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_11_2475)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_12_2474)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_13_2473)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_14_2472)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_15_2471)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_24_2462)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_25_2461)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_26_2460)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_27_2459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_28_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_29_2457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_30_2456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_31_2455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_16_2470)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_17_2469)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_18_2468)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_19_2467)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_20_2466)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_21_2465)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_22_2464)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage_23_2463)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_24_2502)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_25_2501)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_26_2500)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_27_2499)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_28_2498)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_29_2497)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_30_2496)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_31_2495)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_wrdata_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_wrdata_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_address_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_address_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_16_2510)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_17_2509)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_18_2508)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_19_2507)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_20_2506)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_21_2505)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_22_2504)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_23_2503)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_8_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_9_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_10_2516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_11_2515)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_12_2514)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_13_2513)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_14_2512)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_wrdata_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_wrdata_storage_15_2511)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_16_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_17_2549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_18_2548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_19_2547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_20_2546)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_21_2545)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_22_2544)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_23_2543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_address_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_address_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_24_2542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_25_2541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_26_2540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_27_2539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_28_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_29_2537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_30_2536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_31_2535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_address_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_address_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_8_2558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_9_2557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_10_2556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_11_2555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_12_2554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_13_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_14_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage_15_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_wrdata_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_wrdata_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_8_2598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_9_2597)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_10_2596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_11_2595)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_12_2594)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_13_2593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_14_2592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_15_2591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_24_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_25_2581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_26_2580)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_27_2579)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_28_2578)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_29_2577)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_30_2576)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_31_2575)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_16_2590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_17_2589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_18_2588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_19_2587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_20_2586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_21_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_22_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage_23_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_16_2622)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_17_2621)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_18_2620)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_19_2619)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_20_2618)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_21_2617)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_22_2616)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_23_2615)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_wrdata_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_wrdata_storage[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_24_2614)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_25_2613)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_26_2612)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_27_2611)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_28_2610)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_29_2609)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_30_2608)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load3_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_31_2607)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_8_2630)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_9_2629)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_10_2628)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_11_2627)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_12_2626)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_13_2625)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_14_2624)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_15_2623)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_0_2638)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_1_2637)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_2_2636)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_3_2635)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_4_2634)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_5_2633)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_6_2632)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_load_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_load0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_load_storage_7_2631)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_8 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_8_2662)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_9 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_9_2661)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_10 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_10_2660)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_11 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_11_2659)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_12 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_12_2658)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_13 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_13_2657)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_14 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_14_2656)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_15 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload1_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_15_2655)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_24 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_24_2646)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_25 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_25_2645)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_26 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_26_2644)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_27 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_27_2643)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_28 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_28_2642)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_29 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_29_2641)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_30 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_30_2640)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_31 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload3_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_31_2639)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_16 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_16_2654)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_17 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_17_2653)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_18 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_18_2652)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_19 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_19_2651)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_20 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_20_2650)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_21 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_21_2649)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_22 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_22_2648)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_23 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload2_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_23_2647)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_0 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_0_2670)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_1_2669)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_2_2668)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_3_2667)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_4 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_4_2666)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_5 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_5_2665)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_6 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_6_2664)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_reload_storage_7 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank6_reload0_re),
    .D(vns_rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(soc_basesoc_reload_storage_7_2663)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_753_o),
    .R(soc_suart_rx_busy_inv1_0),
    .Q(soc_suart_source_valid_1270)
  );
  FDE   memdat_4_0 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[0]),
    .Q(memdat_4[0])
  );
  FDE   memdat_4_1 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[1]),
    .Q(memdat_4[1])
  );
  FDE   memdat_4_2 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[2]),
    .Q(memdat_4[2])
  );
  FDE   memdat_4_3 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[3]),
    .Q(memdat_4[3])
  );
  FDE   memdat_4_4 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[4]),
    .Q(memdat_4[4])
  );
  FDE   memdat_4_5 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[5]),
    .Q(memdat_4[5])
  );
  FDE   memdat_4_6 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[6]),
    .Q(memdat_4[6])
  );
  FDE   memdat_4_7 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(_n6508[7]),
    .Q(memdat_4[7])
  );
  FDE   memdat_2_0 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[0]),
    .Q(memdat_2[0])
  );
  FDE   memdat_2_1 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[1]),
    .Q(memdat_2[1])
  );
  FDE   memdat_2_2 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[2]),
    .Q(memdat_2[2])
  );
  FDE   memdat_2_3 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[3]),
    .Q(memdat_2[3])
  );
  FDE   memdat_2_4 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[4]),
    .Q(memdat_2[4])
  );
  FDE   memdat_2_5 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[5]),
    .Q(memdat_2[5])
  );
  FDE   memdat_2_6 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[6]),
    .Q(memdat_2[6])
  );
  FDE   memdat_2_7 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(_n6507[7]),
    .Q(memdat_2[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_0 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_do),
    .R(sys_rst),
    .Q(soc_dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_1 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[0]),
    .R(sys_rst),
    .Q(soc_dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_2 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[1]),
    .R(sys_rst),
    .Q(soc_dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_3 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[2]),
    .R(sys_rst),
    .Q(soc_dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_4 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[3]),
    .R(sys_rst),
    .Q(soc_dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_5 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[4]),
    .R(sys_rst),
    .Q(soc_dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_6 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[5]),
    .R(sys_rst),
    .Q(soc_dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_7 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[6]),
    .R(sys_rst),
    .Q(soc_dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_8 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[7]),
    .R(sys_rst),
    .Q(soc_dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_9 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[8]),
    .R(sys_rst),
    .Q(soc_dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_10 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[9]),
    .R(sys_rst),
    .Q(soc_dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_11 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[10]),
    .R(sys_rst),
    .Q(soc_dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_12 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[11]),
    .R(sys_rst),
    .Q(soc_dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_13 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[12]),
    .R(sys_rst),
    .Q(soc_dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_14 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[13]),
    .R(sys_rst),
    .Q(soc_dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_15 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[14]),
    .R(sys_rst),
    .Q(soc_dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_16 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[15]),
    .R(sys_rst),
    .Q(soc_dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_17 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[16]),
    .R(sys_rst),
    .Q(soc_dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_18 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[17]),
    .R(sys_rst),
    .Q(soc_dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_19 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[18]),
    .R(sys_rst),
    .Q(soc_dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_20 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[19]),
    .R(sys_rst),
    .Q(soc_dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_21 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[20]),
    .R(sys_rst),
    .Q(soc_dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_22 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[21]),
    .R(sys_rst),
    .Q(soc_dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_23 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[22]),
    .R(sys_rst),
    .Q(soc_dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_24 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[23]),
    .R(sys_rst),
    .Q(soc_dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_25 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[24]),
    .R(sys_rst),
    .Q(soc_dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_26 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[25]),
    .R(sys_rst),
    .Q(soc_dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_27 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[26]),
    .R(sys_rst),
    .Q(soc_dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_28 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[27]),
    .R(sys_rst),
    .Q(soc_dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_29 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[28]),
    .R(sys_rst),
    .Q(soc_dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_30 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[29]),
    .R(sys_rst),
    .Q(soc_dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_31 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[30]),
    .R(sys_rst),
    .Q(soc_dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_32 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[31]),
    .R(sys_rst),
    .Q(soc_dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_33 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[32]),
    .R(sys_rst),
    .Q(soc_dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_34 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[33]),
    .R(sys_rst),
    .Q(soc_dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_35 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[34]),
    .R(sys_rst),
    .Q(soc_dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_36 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[35]),
    .R(sys_rst),
    .Q(soc_dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_37 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[36]),
    .R(sys_rst),
    .Q(soc_dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_38 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[37]),
    .R(sys_rst),
    .Q(soc_dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_39 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[38]),
    .R(sys_rst),
    .Q(soc_dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_40 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[39]),
    .R(sys_rst),
    .Q(soc_dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_41 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[40]),
    .R(sys_rst),
    .Q(soc_dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_42 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[41]),
    .R(sys_rst),
    .Q(soc_dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_43 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[42]),
    .R(sys_rst),
    .Q(soc_dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_44 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[43]),
    .R(sys_rst),
    .Q(soc_dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_45 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[44]),
    .R(sys_rst),
    .Q(soc_dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_46 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[45]),
    .R(sys_rst),
    .Q(soc_dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_47 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[46]),
    .R(sys_rst),
    .Q(soc_dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_48 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[47]),
    .R(sys_rst),
    .Q(soc_dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_49 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[48]),
    .R(sys_rst),
    .Q(soc_dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_50 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[49]),
    .R(sys_rst),
    .Q(soc_dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_51 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[50]),
    .R(sys_rst),
    .Q(soc_dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_52 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[51]),
    .R(sys_rst),
    .Q(soc_dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_53 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[52]),
    .R(sys_rst),
    .Q(soc_dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_54 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[53]),
    .R(sys_rst),
    .Q(soc_dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_55 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[54]),
    .R(sys_rst),
    .Q(soc_dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_status_56 (
    .C(sys_clk),
    .CE(_n11300_inv),
    .D(soc_dna_status[55]),
    .R(sys_rst),
    .Q(soc_dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bandwidth_update_re),
    .D(soc_basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_status_storage_0 (
    .C(sys_clk),
    .CE(_n11996_inv_3965),
    .D(\soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT<0> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_status_storage[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_opsis_i2c_status_storage_1 (
    .C(sys_clk),
    .CE(_n11996_inv_3965),
    .D(\soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT<1> ),
    .S(sys_rst),
    .Q(soc_opsis_i2c_status_storage[1])
  );
  FD   ddram_cke_702 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_229)
  );
  FD   ddram_reset_n_703 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_233)
  );
  FD   ddram_odt_704 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_phase_sel (
    .C(sys2x_clk),
    .D(soc_phase_sel_GND_1_o_MUX_1639_o),
    .R(sys2x_rst),
    .Q(soc_phase_sel_253)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata_mask[0])
  );
  FD   memadr_1_0 (
    .C(sys_clk),
    .D(\soc_basesoc_interface_adr[0] ),
    .Q(memadr_1[0])
  );
  FD   memadr_1_1 (
    .C(sys_clk),
    .D(\soc_basesoc_interface_adr[1] ),
    .Q(memadr_1[1])
  );
  FD   memadr_1_2 (
    .C(sys_clk),
    .D(\soc_basesoc_interface_adr[2] ),
    .Q(memadr_1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(vns_array_muxed13),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_rddata_en_1130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(vns_array_muxed20),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_rddata_en_1148)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(vns_array_muxed21),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_wrdata_en_1149)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_new_master_rdata_valid4 (
    .C(sys_clk),
    .D(vns_new_master_rdata_valid3),
    .R(sys_rst),
    .Q(vns_new_master_rdata_valid4_1157)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_0 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<0> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_1 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<1> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_2 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<2> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_3 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<3> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_4 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<4> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_5 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<5> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_6 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<6> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_7 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<7> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_8 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<8> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_9 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<9> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_10 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<10> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_11 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<11> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_12 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<12> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_13 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<13> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_14 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<14> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_15 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<15> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_16 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<16> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_17 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<17> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_18 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<18> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_19 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<19> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_20 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<20> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_21 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<21> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_22 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<22> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_23 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<23> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_24 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<24> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_25 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<25> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_26 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<26> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_27 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<27> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_28 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<28> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_29 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<29> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_30 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<30> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_31 (
    .C(sys_clk),
    .D(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<31> ),
    .R(sys_rst),
    .Q(soc_basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N1537),
    .R(vns_opsisi2c_storage_inv),
    .Q(vns_xilinxmultiregimpl1_regs0_1223)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<0> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<1> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<2> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<3> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<4> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<5> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<6> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n11322_inv),
    .D(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<7> ),
    .R(sys_rst),
    .Q(soc_suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_soc_spiflash_i1_cy[0]),
    .D(N1535),
    .R(sys_rst),
    .Q(soc_spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_soc_spiflash_i1_cy[0]),
    .D(N1534),
    .R(sys_rst),
    .Q(soc_spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_dqi_2 (
    .C(sys_clk),
    .CE(Mcount_soc_spiflash_i1_cy[0]),
    .D(N1533),
    .R(sys_rst),
    .Q(soc_spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_spiflash_dqi_3 (
    .C(sys_clk),
    .CE(Mcount_soc_spiflash_i1_cy[0]),
    .D(N1532),
    .R(sys_rst),
    .Q(soc_spiflash_dqi[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(vns_xilinxmultiregimpl1_regs0_1223),
    .Q(vns_xilinxmultiregimpl1_regs1_869)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<4> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<5> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<6> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<7> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<4> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<5> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<6> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<7> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[0]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[1]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[2]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[3]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[4]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[5]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[6]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[7]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[8]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[9]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[10]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[11]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[12]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[13]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[14]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[15]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[16]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[17]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[18]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[19]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[20]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[21]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[22]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[23]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_24 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[24]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_25 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[25]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_26 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[26]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_27 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[27]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_28 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[28]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_29 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[29]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_30 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[30]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_value_status_31 (
    .C(sys_clk),
    .CE(soc_basesoc_update_value_re_1213),
    .D(soc_basesoc_value[31]),
    .R(sys_rst),
    .Q(soc_basesoc_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(soc_opsis_i2c_samp_count_2_2362),
    .D(vns_xilinxmultiregimpl1_regs1_869),
    .R(sys_rst),
    .Q(soc_opsis_i2c_sda_i_1459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_sda_r (
    .C(sys_clk),
    .D(soc_opsis_i2c_sda_i_1459),
    .R(sys_rst),
    .Q(soc_opsis_i2c_sda_r_942)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_sda_i_1459),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n11310_inv),
    .D(soc_opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(soc_opsis_i2c_din[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_row_open),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_row_open),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_row_open),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_row_open),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_row_open),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_row_open),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_row_open),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_row_open),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(soc_rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_1 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(soc_rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_2 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(soc_rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_3 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(soc_rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_4 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(soc_rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_5 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(soc_rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_6 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(soc_rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_7 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(soc_rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_8 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(soc_rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_9 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(soc_rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_10 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(soc_rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_11 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(soc_rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_12 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(soc_rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_13 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(soc_rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_14 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(soc_rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_15 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(soc_rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_16 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(soc_rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_17 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(soc_rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_18 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(soc_rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_19 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(soc_rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_20 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(soc_rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_21 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(soc_rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_22 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(soc_rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_23 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(soc_rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_24 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(soc_rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_25 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(soc_rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_26 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(soc_rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_27 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(soc_rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_28 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(soc_rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_29 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(soc_rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_30 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(soc_rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata0_31 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(soc_rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(soc_rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_1 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(soc_rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_2 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(soc_rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_3 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(soc_rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_4 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(soc_rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_5 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(soc_rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_6 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(soc_rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_7 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(soc_rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_8 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(soc_rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_9 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(soc_rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_10 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(soc_rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_11 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(soc_rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_12 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(soc_rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_13 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(soc_rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_14 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(soc_rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_15 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(soc_rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_16 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(soc_rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_17 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(soc_rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_18 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(soc_rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_19 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(soc_rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_20 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(soc_rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_21 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(soc_rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_22 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(soc_rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_23 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(soc_rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_24 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(soc_rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_25 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(soc_rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_26 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(soc_rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_27 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(soc_rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_28 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(soc_rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_29 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(soc_rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_30 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(soc_rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_rddata1_31 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(soc_rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_0 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<0> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_1 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<1> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_2 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<2> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_3 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<3> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_4 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<4> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_5 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<5> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_6 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<6> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_7 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<7> ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_8 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_GND_1_o_MUX_797_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_9 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_GND_1_o_MUX_796_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_10 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[0]_MUX_795_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_11 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[1]_MUX_794_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_12 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[2]_MUX_793_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_13 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[3]_MUX_792_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_14 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[4]_MUX_791_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_15 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[5]_MUX_790_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_16 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[6]_MUX_789_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_17 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[7]_MUX_788_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_18 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[8]_MUX_787_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_19 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[9]_MUX_786_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_20 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[10]_MUX_785_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_21 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[11]_MUX_784_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_22 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[12]_MUX_783_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_23 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[13]_MUX_782_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_24 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[14]_MUX_781_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_25 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[15]_MUX_780_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_26 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[16]_MUX_779_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_27 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[17]_MUX_778_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_28 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[18]_MUX_777_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_29 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[19]_MUX_776_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_30 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[20]_MUX_775_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_sr_31 (
    .C(sys_clk),
    .D(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[21]_MUX_774_o ),
    .R(sys_rst),
    .Q(soc_spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(soc_half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<4> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<5> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<6> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<7> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(soc_rddata0[0]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(soc_rddata0[1]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(soc_rddata0[2]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(soc_rddata0[3]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(soc_rddata0[4]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(soc_rddata0[5]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(soc_rddata0[6]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(soc_rddata0[7]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(soc_rddata0[8]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(soc_rddata0[9]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(soc_rddata0[10]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(soc_rddata0[11]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(soc_rddata0[12]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(soc_rddata0[13]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(soc_rddata0[14]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(soc_rddata0[15]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(soc_rddata0[16]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(soc_rddata0[17]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(soc_rddata0[18]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(soc_rddata0[19]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(soc_rddata0[20]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(soc_rddata0[21]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(soc_rddata0[22]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(soc_rddata0[23]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(soc_rddata0[24]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(soc_rddata0[25]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(soc_rddata0[26]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(soc_rddata0[27]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(soc_rddata0[28]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(soc_rddata0[29]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(soc_rddata0[30]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(soc_rddata0[31]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(soc_rddata1[0]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(soc_rddata1[1]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(soc_rddata1[2]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(soc_rddata1[3]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(soc_rddata1[4]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(soc_rddata1[5]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(soc_rddata1[6]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(soc_rddata1[7]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(soc_rddata1[8]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(soc_rddata1[9]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(soc_rddata1[10]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(soc_rddata1[11]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(soc_rddata1[12]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(soc_rddata1[13]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(soc_rddata1[14]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(soc_rddata1[15]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(soc_rddata1[16]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(soc_rddata1[17]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(soc_rddata1[18]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(soc_rddata1[19]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(soc_rddata1[20]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(soc_rddata1[21]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(soc_rddata1[22]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(soc_rddata1[23]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(soc_rddata1[24]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(soc_rddata1[25]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(soc_rddata1[26]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(soc_rddata1[27]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(soc_rddata1[28]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(soc_rddata1[29]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(soc_rddata1[30]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(soc_rddata1[31]),
    .R(sys_rst),
    .Q(soc_dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p2_rddata_valid),
    .D(soc_basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_inti_p0_rddata_valid),
    .D(soc_basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_0 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<0> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_1 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<1> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_2 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<2> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_3 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<3> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_4 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<4> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_5 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<5> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_6 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<6> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_shift_reg_storage_7 (
    .C(sys_clk),
    .CE(_n11586_inv),
    .D(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<7> ),
    .R(sys_rst),
    .Q(soc_opsis_i2c_shift_reg_storage[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(soc_opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(soc_opsis_i2c_scl_drv_reg_940)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<4> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<5> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<6> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<7> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<0> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<1> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<2> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<3> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<4> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<5> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<6> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<7> ),
    .R(sys_rst),
    .Q(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(soc_half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N1536),
    .R(vns_opsisi2c_storage_inv),
    .Q(vns_xilinxmultiregimpl0_regs0_1222)
  );
  FD #(
    .INIT ( 1'b0 ))
  vns_xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(vns_xilinxmultiregimpl0_regs0_1222),
    .Q(vns_xilinxmultiregimpl0_regs1_868)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(vns_array_muxed8[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(vns_array_muxed8[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(vns_array_muxed8[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(vns_array_muxed15[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(vns_array_muxed15[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(vns_array_muxed15[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(vns_rhs_array_muxed6),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_cmd_valid_1150)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(vns_rhs_array_muxed9),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_cmd_is_read_1152)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(vns_rhs_array_muxed10),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_cmd_is_write_1153)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(vns_array_muxed9[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(vns_array_muxed9[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(vns_array_muxed9[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(vns_array_muxed9[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(vns_array_muxed9[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(vns_array_muxed9[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(vns_array_muxed9[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(vns_array_muxed9[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(vns_array_muxed9[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(vns_array_muxed9[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(vns_array_muxed9[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(vns_array_muxed9[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(vns_array_muxed9[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(vns_array_muxed9[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(vns_array_muxed16[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(vns_array_muxed16[1]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(vns_array_muxed16[2]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(vns_array_muxed16[3]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(vns_array_muxed16[4]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(vns_array_muxed16[5]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(vns_array_muxed16[6]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(vns_array_muxed16[7]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(vns_array_muxed16[8]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(vns_array_muxed16[9]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(vns_array_muxed16[10]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(vns_array_muxed16[11]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(vns_array_muxed16[12]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(vns_array_muxed16[13]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[0]),
    .Q(soc_half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[1]),
    .Q(soc_half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[2]),
    .Q(soc_half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[3]),
    .Q(soc_half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[4]),
    .Q(soc_half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[5]),
    .Q(soc_half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[6]),
    .Q(soc_half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[7]),
    .Q(soc_half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[8]),
    .Q(soc_half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[9]),
    .Q(soc_half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[10]),
    .Q(soc_half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[11]),
    .Q(soc_half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[12]),
    .Q(soc_half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p0_address[13]),
    .Q(soc_half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[0]),
    .Q(soc_half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[1]),
    .Q(soc_half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[2]),
    .Q(soc_half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[3]),
    .Q(soc_half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[4]),
    .Q(soc_half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[5]),
    .Q(soc_half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[6]),
    .Q(soc_half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[7]),
    .Q(soc_half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[8]),
    .Q(soc_half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[9]),
    .Q(soc_half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[10]),
    .Q(soc_half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[11]),
    .Q(soc_half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[12]),
    .Q(soc_half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_dfi_p1_address[13]),
    .Q(soc_half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(vns_array_muxed1[0]),
    .Q(ddram_ba_0_228)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(vns_array_muxed1[1]),
    .Q(ddram_ba_1_227)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(vns_array_muxed1[2]),
    .Q(ddram_ba_2_226)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[0]),
    .Q(ddram_a_0_225)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[1]),
    .Q(ddram_a_1_224)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[2]),
    .Q(ddram_a_2_223)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[3]),
    .Q(ddram_a_3_222)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[4]),
    .Q(ddram_a_4_221)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[5]),
    .Q(ddram_a_5_220)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[6]),
    .Q(ddram_a_6_219)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[7]),
    .Q(ddram_a_7_218)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[8]),
    .Q(ddram_a_8_217)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[9]),
    .Q(ddram_a_9_216)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[10]),
    .Q(ddram_a_10_215)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[11]),
    .Q(ddram_a_11_214)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[12]),
    .Q(ddram_a_12_213)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(vns_array_muxed0[13]),
    .Q(ddram_a_13_212)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_8),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(vns_xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(vns_xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(vns_xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<0>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[0]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<0>  (
    .CI(pwrsw_IBUF_3),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[0]),
    .O(Mcount_soc_front_panel_count_cy[0])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<0>  (
    .CI(pwrsw_IBUF_3),
    .LI(Mcount_soc_front_panel_count_lut[0]),
    .O(Mcount_soc_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<1>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[1]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<1>  (
    .CI(Mcount_soc_front_panel_count_cy[0]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[1]),
    .O(Mcount_soc_front_panel_count_cy[1])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<1>  (
    .CI(Mcount_soc_front_panel_count_cy[0]),
    .LI(Mcount_soc_front_panel_count_lut[1]),
    .O(Mcount_soc_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<2>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[2]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<2>  (
    .CI(Mcount_soc_front_panel_count_cy[1]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[2]),
    .O(Mcount_soc_front_panel_count_cy[2])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<2>  (
    .CI(Mcount_soc_front_panel_count_cy[1]),
    .LI(Mcount_soc_front_panel_count_lut[2]),
    .O(Mcount_soc_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<3>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[3]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<3>  (
    .CI(Mcount_soc_front_panel_count_cy[2]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[3]),
    .O(Mcount_soc_front_panel_count_cy[3])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<3>  (
    .CI(Mcount_soc_front_panel_count_cy[2]),
    .LI(Mcount_soc_front_panel_count_lut[3]),
    .O(Mcount_soc_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<4>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[4]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<4>  (
    .CI(Mcount_soc_front_panel_count_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[4]),
    .O(Mcount_soc_front_panel_count_cy[4])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<4>  (
    .CI(Mcount_soc_front_panel_count_cy[3]),
    .LI(Mcount_soc_front_panel_count_lut[4]),
    .O(Mcount_soc_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<5>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[5]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<5>  (
    .CI(Mcount_soc_front_panel_count_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[5]),
    .O(Mcount_soc_front_panel_count_cy[5])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<5>  (
    .CI(Mcount_soc_front_panel_count_cy[4]),
    .LI(Mcount_soc_front_panel_count_lut[5]),
    .O(Mcount_soc_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<6>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[6]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<6>  (
    .CI(Mcount_soc_front_panel_count_cy[5]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[6]),
    .O(Mcount_soc_front_panel_count_cy[6])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<6>  (
    .CI(Mcount_soc_front_panel_count_cy[5]),
    .LI(Mcount_soc_front_panel_count_lut[6]),
    .O(Mcount_soc_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<7>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[7]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<7>  (
    .CI(Mcount_soc_front_panel_count_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[7]),
    .O(Mcount_soc_front_panel_count_cy[7])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<7>  (
    .CI(Mcount_soc_front_panel_count_cy[6]),
    .LI(Mcount_soc_front_panel_count_lut[7]),
    .O(Mcount_soc_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<8>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[8]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<8>  (
    .CI(Mcount_soc_front_panel_count_cy[7]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[8]),
    .O(Mcount_soc_front_panel_count_cy[8])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<8>  (
    .CI(Mcount_soc_front_panel_count_cy[7]),
    .LI(Mcount_soc_front_panel_count_lut[8]),
    .O(Mcount_soc_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<9>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[9]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<9>  (
    .CI(Mcount_soc_front_panel_count_cy[8]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[9]),
    .O(Mcount_soc_front_panel_count_cy[9])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<9>  (
    .CI(Mcount_soc_front_panel_count_cy[8]),
    .LI(Mcount_soc_front_panel_count_lut[9]),
    .O(Mcount_soc_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<10>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[10]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<10>  (
    .CI(Mcount_soc_front_panel_count_cy[9]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[10]),
    .O(Mcount_soc_front_panel_count_cy[10])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<10>  (
    .CI(Mcount_soc_front_panel_count_cy[9]),
    .LI(Mcount_soc_front_panel_count_lut[10]),
    .O(Mcount_soc_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<11>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[11]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<11>  (
    .CI(Mcount_soc_front_panel_count_cy[10]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[11]),
    .O(Mcount_soc_front_panel_count_cy[11])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<11>  (
    .CI(Mcount_soc_front_panel_count_cy[10]),
    .LI(Mcount_soc_front_panel_count_lut[11]),
    .O(Mcount_soc_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<12>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[12]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<12>  (
    .CI(Mcount_soc_front_panel_count_cy[11]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[12]),
    .O(Mcount_soc_front_panel_count_cy[12])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<12>  (
    .CI(Mcount_soc_front_panel_count_cy[11]),
    .LI(Mcount_soc_front_panel_count_lut[12]),
    .O(Mcount_soc_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<13>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[13]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<13>  (
    .CI(Mcount_soc_front_panel_count_cy[12]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[13]),
    .O(Mcount_soc_front_panel_count_cy[13])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<13>  (
    .CI(Mcount_soc_front_panel_count_cy[12]),
    .LI(Mcount_soc_front_panel_count_lut[13]),
    .O(Mcount_soc_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<14>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[14]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<14>  (
    .CI(Mcount_soc_front_panel_count_cy[13]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[14]),
    .O(Mcount_soc_front_panel_count_cy[14])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<14>  (
    .CI(Mcount_soc_front_panel_count_cy[13]),
    .LI(Mcount_soc_front_panel_count_lut[14]),
    .O(Mcount_soc_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<15>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[15]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<15>  (
    .CI(Mcount_soc_front_panel_count_cy[14]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[15]),
    .O(Mcount_soc_front_panel_count_cy[15])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<15>  (
    .CI(Mcount_soc_front_panel_count_cy[14]),
    .LI(Mcount_soc_front_panel_count_lut[15]),
    .O(Mcount_soc_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<16>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[16]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<16>  (
    .CI(Mcount_soc_front_panel_count_cy[15]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[16]),
    .O(Mcount_soc_front_panel_count_cy[16])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<16>  (
    .CI(Mcount_soc_front_panel_count_cy[15]),
    .LI(Mcount_soc_front_panel_count_lut[16]),
    .O(Mcount_soc_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<17>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[17]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<17>  (
    .CI(Mcount_soc_front_panel_count_cy[16]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[17]),
    .O(Mcount_soc_front_panel_count_cy[17])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<17>  (
    .CI(Mcount_soc_front_panel_count_cy[16]),
    .LI(Mcount_soc_front_panel_count_lut[17]),
    .O(Mcount_soc_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<18>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[18]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<18>  (
    .CI(Mcount_soc_front_panel_count_cy[17]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[18]),
    .O(Mcount_soc_front_panel_count_cy[18])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<18>  (
    .CI(Mcount_soc_front_panel_count_cy[17]),
    .LI(Mcount_soc_front_panel_count_lut[18]),
    .O(Mcount_soc_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<19>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[19]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<19>  (
    .CI(Mcount_soc_front_panel_count_cy[18]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[19]),
    .O(Mcount_soc_front_panel_count_cy[19])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<19>  (
    .CI(Mcount_soc_front_panel_count_cy[18]),
    .LI(Mcount_soc_front_panel_count_lut[19]),
    .O(Mcount_soc_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<20>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[20]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<20>  (
    .CI(Mcount_soc_front_panel_count_cy[19]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[20]),
    .O(Mcount_soc_front_panel_count_cy[20])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<20>  (
    .CI(Mcount_soc_front_panel_count_cy[19]),
    .LI(Mcount_soc_front_panel_count_lut[20]),
    .O(Mcount_soc_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<21>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[21]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<21>  (
    .CI(Mcount_soc_front_panel_count_cy[20]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[21]),
    .O(Mcount_soc_front_panel_count_cy[21])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<21>  (
    .CI(Mcount_soc_front_panel_count_cy[20]),
    .LI(Mcount_soc_front_panel_count_lut[21]),
    .O(Mcount_soc_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<22>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[22]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<22>  (
    .CI(Mcount_soc_front_panel_count_cy[21]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[22]),
    .O(Mcount_soc_front_panel_count_cy[22])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<22>  (
    .CI(Mcount_soc_front_panel_count_cy[21]),
    .LI(Mcount_soc_front_panel_count_lut[22]),
    .O(Mcount_soc_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<23>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[23]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<23>  (
    .CI(Mcount_soc_front_panel_count_cy[22]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[23]),
    .O(Mcount_soc_front_panel_count_cy[23])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<23>  (
    .CI(Mcount_soc_front_panel_count_cy[22]),
    .LI(Mcount_soc_front_panel_count_lut[23]),
    .O(Mcount_soc_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<24>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[24]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_soc_front_panel_count_cy<24>  (
    .CI(Mcount_soc_front_panel_count_cy[23]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_front_panel_count_lut[24]),
    .O(Mcount_soc_front_panel_count_cy[24])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<24>  (
    .CI(Mcount_soc_front_panel_count_cy[23]),
    .LI(Mcount_soc_front_panel_count_lut[24]),
    .O(Mcount_soc_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_front_panel_count_lut<25>  (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_count[25]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_front_panel_count_lut[25])
  );
  XORCY   \Mcount_soc_front_panel_count_xor<25>  (
    .CI(Mcount_soc_front_panel_count_cy[24]),
    .LI(Mcount_soc_front_panel_count_lut[25]),
    .O(Mcount_soc_front_panel_count25)
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<0>  (
    .CI(soc_basesoc_sdram_timer_done1),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[0]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[0])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<0>  (
    .CI(soc_basesoc_sdram_timer_done1),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[0]),
    .O(Mcount_soc_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<1>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[0]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[1]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[1])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<1>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[0]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[1]),
    .O(Mcount_soc_basesoc_sdram_timer_count11)
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<2>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[1]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[2]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[2])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<2>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[1]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[2]),
    .O(Mcount_soc_basesoc_sdram_timer_count12)
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<3>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[2]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[3]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[3])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<3>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[2]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[3]),
    .O(Mcount_soc_basesoc_sdram_timer_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<4>  (
    .I0(soc_basesoc_sdram_timer_done1),
    .I1(soc_basesoc_sdram_timer_count1[4]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[4])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<4>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[4]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[4])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<4>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[3]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[4]),
    .O(Mcount_soc_basesoc_sdram_timer_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<5>  (
    .I0(soc_basesoc_sdram_timer_done1),
    .I1(soc_basesoc_sdram_timer_count1[5]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[5])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<5>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[5]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[5])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<5>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[4]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[5]),
    .O(Mcount_soc_basesoc_sdram_timer_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<6>  (
    .I0(soc_basesoc_sdram_timer_done1),
    .I1(soc_basesoc_sdram_timer_count1[6]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[6])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<6>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[5]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[6]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[6])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<6>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[5]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[6]),
    .O(Mcount_soc_basesoc_sdram_timer_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<7>  (
    .I0(soc_basesoc_sdram_timer_done1),
    .I1(soc_basesoc_sdram_timer_count1[7]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[7])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_timer_count1_cy<7>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_timer_count1_lut[7]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_cy[7])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<7>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[6]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[7]),
    .O(Mcount_soc_basesoc_sdram_timer_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<8>  (
    .I0(soc_basesoc_sdram_timer_done1),
    .I1(soc_basesoc_sdram_timer_count1[8]),
    .I2(soc_basesoc_sdram_tfawcon_ready),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[8])
  );
  XORCY   \Mcount_soc_basesoc_sdram_timer_count1_xor<8>  (
    .CI(Mcount_soc_basesoc_sdram_timer_count1_cy[7]),
    .LI(Mcount_soc_basesoc_sdram_timer_count1_lut[8]),
    .O(Mcount_soc_basesoc_sdram_timer_count18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[0]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[1]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[2]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[3]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[4]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[5]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[6]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[7]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[8]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[9]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[10]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[11]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[12]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[13]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[14]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[15]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[16]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[17]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[18]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[19]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[20]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[21]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[22]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nreads[23]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[0]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[1]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[2]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[3]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[4]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[5]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[6]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[7]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[8]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[9]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[10]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[11]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[12]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[13]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[14]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[15]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[16]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[17]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[18]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[19]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[20]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[21]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[22]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .I1(soc_basesoc_sdram_bandwidth_nwrites[23]),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_soc_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_soc_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_soc_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<0>  (
    .CI(vns_basesoc_wait_inv),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[0]),
    .O(Mcount_vns_basesoc_count_cy[0])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<0>  (
    .CI(vns_basesoc_wait_inv),
    .LI(Mcount_vns_basesoc_count_lut[0]),
    .O(Mcount_vns_basesoc_count)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<1>  (
    .CI(Mcount_vns_basesoc_count_cy[0]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[1]),
    .O(Mcount_vns_basesoc_count_cy[1])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<1>  (
    .CI(Mcount_vns_basesoc_count_cy[0]),
    .LI(Mcount_vns_basesoc_count_lut[1]),
    .O(Mcount_vns_basesoc_count1)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<2>  (
    .CI(Mcount_vns_basesoc_count_cy[1]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[2]),
    .O(Mcount_vns_basesoc_count_cy[2])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<2>  (
    .CI(Mcount_vns_basesoc_count_cy[1]),
    .LI(Mcount_vns_basesoc_count_lut[2]),
    .O(Mcount_vns_basesoc_count2)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<3>  (
    .CI(Mcount_vns_basesoc_count_cy[2]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[3]),
    .O(Mcount_vns_basesoc_count_cy[3])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<3>  (
    .CI(Mcount_vns_basesoc_count_cy[2]),
    .LI(Mcount_vns_basesoc_count_lut[3]),
    .O(Mcount_vns_basesoc_count3)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<4>  (
    .CI(Mcount_vns_basesoc_count_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[4]),
    .O(Mcount_vns_basesoc_count_cy[4])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<4>  (
    .CI(Mcount_vns_basesoc_count_cy[3]),
    .LI(Mcount_vns_basesoc_count_lut[4]),
    .O(Mcount_vns_basesoc_count4)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<5>  (
    .CI(Mcount_vns_basesoc_count_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[5]),
    .O(Mcount_vns_basesoc_count_cy[5])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<5>  (
    .CI(Mcount_vns_basesoc_count_cy[4]),
    .LI(Mcount_vns_basesoc_count_lut[5]),
    .O(Mcount_vns_basesoc_count5)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<6>  (
    .CI(Mcount_vns_basesoc_count_cy[5]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[6]),
    .O(Mcount_vns_basesoc_count_cy[6])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<6>  (
    .CI(Mcount_vns_basesoc_count_cy[5]),
    .LI(Mcount_vns_basesoc_count_lut[6]),
    .O(Mcount_vns_basesoc_count6)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<7>  (
    .CI(Mcount_vns_basesoc_count_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[7]),
    .O(Mcount_vns_basesoc_count_cy[7])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<7>  (
    .CI(Mcount_vns_basesoc_count_cy[6]),
    .LI(Mcount_vns_basesoc_count_lut[7]),
    .O(Mcount_vns_basesoc_count7)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<8>  (
    .CI(Mcount_vns_basesoc_count_cy[7]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[8]),
    .O(Mcount_vns_basesoc_count_cy[8])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<8>  (
    .CI(Mcount_vns_basesoc_count_cy[7]),
    .LI(Mcount_vns_basesoc_count_lut[8]),
    .O(Mcount_vns_basesoc_count8)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<9>  (
    .CI(Mcount_vns_basesoc_count_cy[8]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[9]),
    .O(Mcount_vns_basesoc_count_cy[9])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<9>  (
    .CI(Mcount_vns_basesoc_count_cy[8]),
    .LI(Mcount_vns_basesoc_count_lut[9]),
    .O(Mcount_vns_basesoc_count9)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<10>  (
    .CI(Mcount_vns_basesoc_count_cy[9]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[10]),
    .O(Mcount_vns_basesoc_count_cy[10])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<10>  (
    .CI(Mcount_vns_basesoc_count_cy[9]),
    .LI(Mcount_vns_basesoc_count_lut[10]),
    .O(Mcount_vns_basesoc_count10)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<11>  (
    .CI(Mcount_vns_basesoc_count_cy[10]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[11]),
    .O(Mcount_vns_basesoc_count_cy[11])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<11>  (
    .CI(Mcount_vns_basesoc_count_cy[10]),
    .LI(Mcount_vns_basesoc_count_lut[11]),
    .O(Mcount_vns_basesoc_count11)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<12>  (
    .CI(Mcount_vns_basesoc_count_cy[11]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[12]),
    .O(Mcount_vns_basesoc_count_cy[12])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<12>  (
    .CI(Mcount_vns_basesoc_count_cy[11]),
    .LI(Mcount_vns_basesoc_count_lut[12]),
    .O(Mcount_vns_basesoc_count12)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<13>  (
    .CI(Mcount_vns_basesoc_count_cy[12]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[13]),
    .O(Mcount_vns_basesoc_count_cy[13])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<13>  (
    .CI(Mcount_vns_basesoc_count_cy[12]),
    .LI(Mcount_vns_basesoc_count_lut[13]),
    .O(Mcount_vns_basesoc_count13)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<14>  (
    .CI(Mcount_vns_basesoc_count_cy[13]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[14]),
    .O(Mcount_vns_basesoc_count_cy[14])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<14>  (
    .CI(Mcount_vns_basesoc_count_cy[13]),
    .LI(Mcount_vns_basesoc_count_lut[14]),
    .O(Mcount_vns_basesoc_count14)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<15>  (
    .CI(Mcount_vns_basesoc_count_cy[14]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[15]),
    .O(Mcount_vns_basesoc_count_cy[15])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<15>  (
    .CI(Mcount_vns_basesoc_count_cy[14]),
    .LI(Mcount_vns_basesoc_count_lut[15]),
    .O(Mcount_vns_basesoc_count15)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<16>  (
    .CI(Mcount_vns_basesoc_count_cy[15]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[16]),
    .O(Mcount_vns_basesoc_count_cy[16])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<16>  (
    .CI(Mcount_vns_basesoc_count_cy[15]),
    .LI(Mcount_vns_basesoc_count_lut[16]),
    .O(Mcount_vns_basesoc_count16)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<17>  (
    .CI(Mcount_vns_basesoc_count_cy[16]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[17]),
    .O(Mcount_vns_basesoc_count_cy[17])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<17>  (
    .CI(Mcount_vns_basesoc_count_cy[16]),
    .LI(Mcount_vns_basesoc_count_lut[17]),
    .O(Mcount_vns_basesoc_count17)
  );
  MUXCY   \Mcount_vns_basesoc_count_cy<18>  (
    .CI(Mcount_vns_basesoc_count_cy[17]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_vns_basesoc_count_lut[18]),
    .O(Mcount_vns_basesoc_count_cy[18])
  );
  XORCY   \Mcount_vns_basesoc_count_xor<18>  (
    .CI(Mcount_vns_basesoc_count_cy[17]),
    .LI(Mcount_vns_basesoc_count_lut[18]),
    .O(Mcount_vns_basesoc_count18)
  );
  XORCY   \Mcount_vns_basesoc_count_xor<19>  (
    .CI(Mcount_vns_basesoc_count_cy[18]),
    .LI(Mcount_vns_basesoc_count_lut[19]),
    .O(Mcount_vns_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[0]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6508[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[3]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6508[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[1]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6508[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[2]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6508[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[4]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6508[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[5]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6508[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[6]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6508[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(soc_suart_rx_fifo_produce[0]),
    .A1(soc_suart_rx_fifo_produce[1]),
    .A2(soc_suart_rx_fifo_produce[2]),
    .A3(soc_suart_rx_fifo_produce[3]),
    .D(soc_suart_source_payload_data[7]),
    .DPRA0(soc_suart_rx_fifo_consume[0]),
    .DPRA1(soc_suart_rx_fifo_consume[1]),
    .DPRA2(soc_suart_rx_fifo_consume[2]),
    .DPRA3(soc_suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6508[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_basesoc_port_cmd_payload_we),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[0]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6507[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[3]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6507[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[1]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6507[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[2]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6507[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[4]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6507[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[5]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6507[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[6]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6507[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(soc_suart_tx_fifo_produce[0]),
    .A1(soc_suart_tx_fifo_produce[1]),
    .A2(soc_suart_tx_fifo_produce[2]),
    .A3(soc_suart_tx_fifo_produce[3]),
    .D(vns_rhs_array_muxed45[7]),
    .DPRA0(soc_suart_tx_fifo_consume[0]),
    .DPRA1(soc_suart_tx_fifo_consume[1]),
    .DPRA2(soc_suart_tx_fifo_consume[2]),
    .DPRA3(soc_suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(soc_suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6507[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(\soc_basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .WCLK(sys_clk),
    .WE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_opsisi2c_state_FSM_FFd2-In5 ),
    .R(soc_opsis_i2c_slave_addr_re_0),
    .Q(vns_opsisi2c_state_FSM_FFd2_1272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\vns_opsisi2c_state_FSM_FFd4-In1 ),
    .R(soc_opsis_i2c_slave_addr_re_0),
    .Q(vns_opsisi2c_state_FSM_FFd4_1274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_opsisi2c_state_FSM_FFd3-In3 ),
    .R(soc_opsis_i2c_slave_addr_re_0),
    .Q(vns_opsisi2c_state_FSM_FFd3_1273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_multiplexer_state_FSM_FFd2_1316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_opsisi2c_state_FSM_FFd1-In3 ),
    .R(soc_opsis_i2c_slave_addr_re_0),
    .Q(vns_opsisi2c_state_FSM_FFd1_1271)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_multiplexer_state_FSM_FFd3_1317)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_1 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count1),
    .R(sys_rst),
    .Q(soc_front_panel_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_multiplexer_state_FSM_FFd1-In_3982 ),
    .R(sys_rst),
    .Q(vns_multiplexer_state_FSM_FFd1_1315)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_0 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count),
    .R(sys_rst),
    .Q(soc_front_panel_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_4 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count4),
    .R(sys_rst),
    .Q(soc_front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_2 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count2),
    .R(sys_rst),
    .Q(soc_front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_3 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count3),
    .R(sys_rst),
    .Q(soc_front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_5 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count5),
    .R(sys_rst),
    .Q(soc_front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_6 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count6),
    .R(sys_rst),
    .Q(soc_front_panel_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_9 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count9),
    .R(sys_rst),
    .Q(soc_front_panel_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_7 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count7),
    .S(sys_rst),
    .Q(soc_front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_8 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count8),
    .R(sys_rst),
    .Q(soc_front_panel_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_12 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count12),
    .S(sys_rst),
    .Q(soc_front_panel_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_10 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count10),
    .R(sys_rst),
    .Q(soc_front_panel_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_11 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count11),
    .R(sys_rst),
    .Q(soc_front_panel_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_15 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count15),
    .S(sys_rst),
    .Q(soc_front_panel_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_13 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count13),
    .S(sys_rst),
    .Q(soc_front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_14 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count14),
    .S(sys_rst),
    .Q(soc_front_panel_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_18 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count18),
    .R(sys_rst),
    .Q(soc_front_panel_count[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_16 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count16),
    .R(sys_rst),
    .Q(soc_front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_17 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count17),
    .S(sys_rst),
    .Q(soc_front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_21 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count21),
    .S(sys_rst),
    .Q(soc_front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_19 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count19),
    .S(sys_rst),
    .Q(soc_front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_20 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count20),
    .S(sys_rst),
    .Q(soc_front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_front_panel_count_24 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count24),
    .R(sys_rst),
    .Q(soc_front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_22 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count22),
    .S(sys_rst),
    .Q(soc_front_panel_count[22])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_23 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count23),
    .S(sys_rst),
    .Q(soc_front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_front_panel_count_25 (
    .C(sys_clk),
    .CE(_n11990_inv),
    .D(Mcount_soc_front_panel_count25),
    .S(sys_rst),
    .Q(soc_front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_0 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(soc_crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_1 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(soc_crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_2 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(soc_crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_3 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(soc_crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_4 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(soc_crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_5 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(soc_crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_6 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(soc_crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_7 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(soc_crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_8 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(soc_crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_9 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(soc_crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_crg_por_10 (
    .C(sys_clk),
    .CE(n2071_inv_4061),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(soc_crg_por[10])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_0 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_0),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(soc_half_rate_phy_phase_half_183)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_3 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_3),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_1 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_1),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_2 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_2),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_6 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_6),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_4 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_4),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_5 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_5),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_9 (
    .C(sys_clk),
    .D(\Result<9>1 ),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_7 (
    .C(sys_clk),
    .D(\Result<7>1 ),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_8 (
    .C(sys_clk),
    .D(\Result<8>1 ),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[8])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_12 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_12),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_10 (
    .C(sys_clk),
    .D(\Result<10>1 ),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_11 (
    .C(sys_clk),
    .D(Result_11[11]),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[11])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_15 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_15),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[15])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_13 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_13),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[13])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_14 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_14),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_18 (
    .C(sys_clk),
    .D(Result_11[18]),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_16 (
    .C(sys_clk),
    .D(Result_11[16]),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[16])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_17 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_17),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[17])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_19 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_19),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[19])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_20 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_20),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[20])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_23 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_23),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[23])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_21 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_21),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[21])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_22 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_22),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_zqcs_timer_count1_24 (
    .C(sys_clk),
    .D(Result_11[24]),
    .R(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[24])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_zqcs_timer_count1_25 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_25),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_zqcs_timer_count1[25])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_timer_count1_2 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count12),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_timer_count1_0 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[0])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_timer_count1_1 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count11),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_timer_count1_5 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count15),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_timer_count1_3 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count13),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_timer_count1_4 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count14),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_timer_count1_8 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count18),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_timer_count1_6 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count16),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_timer_count1_7 (
    .C(sys_clk),
    .D(Mcount_soc_basesoc_sdram_timer_count17),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_timer_count1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_wrport_we),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_wrport_we),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_wrport_we),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_wrport_we),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<7>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<8>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<9>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<10>2 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<11>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<12>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<13>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<14>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<15>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<16>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<17>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<18>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<19>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<20>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<21>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<22>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<23>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<24>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(\Result<25>1 ),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n11294_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(soc_basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_0 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_1 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_2 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_3 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_4 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_5 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<5>3 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_dna_cnt_6 (
    .C(sys_clk),
    .CE(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .D(\Result<6>3 ),
    .R(sys_rst),
    .Q(soc_dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(soc_suart_tx_fifo_do_read),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n11357_inv),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n11357_inv),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n11357_inv),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n11357_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n11357_inv),
    .D(\Result<4>5 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n11350_inv),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n11350_inv),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n11350_inv),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n11350_inv),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n11350_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_wrport_we),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_wrport_we),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_wrport_we),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_wrport_we),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(soc_suart_rx_fifo_do_read),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11412_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11412_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11412_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11407_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11407_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11407_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11407_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11414_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11414_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11430_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11430_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11430_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11425_inv),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11425_inv),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11425_inv),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11425_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11432_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11432_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11450_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11450_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11448_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11448_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11448_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11443_inv),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11443_inv),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11443_inv),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11443_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>21 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11468_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11468_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11461_inv),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11461_inv),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11461_inv),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11461_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11466_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11466_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11466_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11479_inv),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11479_inv),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11479_inv),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11479_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11484_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11484_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11484_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11486_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11486_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11504_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11504_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11502_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11502_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11502_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11497_inv),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11497_inv),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11497_inv),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11497_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11515_inv),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11515_inv),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11515_inv),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11515_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11520_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11520_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11520_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11522_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11522_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n11533_inv),
    .D(\Result<0>34 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n11533_inv),
    .D(\Result<1>34 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n11533_inv),
    .D(\Result<2>34 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n11533_inv),
    .D(\Result<3>18 ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n11540_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n11540_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n11542_inv),
    .D(Mcount_soc_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n11542_inv),
    .D(Mcount_soc_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n11542_inv),
    .D(Mcount_soc_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n11538_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n11538_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n11538_inv),
    .D(Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n11550_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n11556_inv),
    .D(Mcount_soc_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_2 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count2),
    .R(sys_rst),
    .Q(vns_basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_0 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count),
    .R(sys_rst),
    .Q(vns_basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_1 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count1),
    .R(sys_rst),
    .Q(vns_basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_5 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count5),
    .R(sys_rst),
    .Q(vns_basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_3 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count3),
    .R(sys_rst),
    .Q(vns_basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_4 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count4),
    .R(sys_rst),
    .Q(vns_basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_8 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count8),
    .R(sys_rst),
    .Q(vns_basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_6 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count6),
    .S(sys_rst),
    .Q(vns_basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_7 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count7),
    .R(sys_rst),
    .Q(vns_basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_11 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count11),
    .R(sys_rst),
    .Q(vns_basesoc_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_9 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count9),
    .S(sys_rst),
    .Q(vns_basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_10 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count10),
    .R(sys_rst),
    .Q(vns_basesoc_count[10])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_14 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count14),
    .S(sys_rst),
    .Q(vns_basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_12 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count12),
    .R(sys_rst),
    .Q(vns_basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_13 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count13),
    .R(sys_rst),
    .Q(vns_basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_17 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count17),
    .S(sys_rst),
    .Q(vns_basesoc_count[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  vns_basesoc_count_15 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count15),
    .R(sys_rst),
    .Q(vns_basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_16 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count16),
    .S(sys_rst),
    .Q(vns_basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_18 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count18),
    .S(sys_rst),
    .Q(vns_basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  vns_basesoc_count_19 (
    .C(sys_clk),
    .CE(_n11992_inv),
    .D(Mcount_vns_basesoc_count19),
    .S(sys_rst),
    .Q(vns_basesoc_count[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n12000_inv),
    .D(\Result<0>43 ),
    .R(Mcount_soc_suart_rx_bitcount_val),
    .Q(soc_suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n12000_inv),
    .D(\Result<1>43 ),
    .R(Mcount_soc_suart_rx_bitcount_val),
    .Q(soc_suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n12000_inv),
    .D(\Result<2>35 ),
    .R(Mcount_soc_suart_rx_bitcount_val),
    .Q(soc_suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o),
    .D(\Result<0>44 ),
    .R(Mcount_soc_suart_tx_bitcount_val),
    .Q(soc_suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n12000_inv),
    .D(\Result<3>19 ),
    .R(Mcount_soc_suart_rx_bitcount_val),
    .Q(soc_suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o),
    .D(\Result<3>20 ),
    .R(Mcount_soc_suart_tx_bitcount_val),
    .Q(soc_suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o),
    .D(\Result<1>44 ),
    .R(Mcount_soc_suart_tx_bitcount_val),
    .Q(soc_suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o),
    .D(\Result<2>36 ),
    .R(Mcount_soc_suart_tx_bitcount_val),
    .Q(soc_suart_tx_bitcount[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_cache_state_FSM_FFd3_5173)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_refresher_state_FSM_FFd2_5169)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_refresher_state_FSM_FFd1-In_5168 ),
    .R(sys_rst),
    .Q(vns_refresher_state_FSM_FFd1_1276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_litedramwishbone2native_state_FSM_FFd2_1319)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_cache_state_FSM_FFd2_5174)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_cache_state_FSM_FFd1_1318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine0_state_FSM_FFd2_5182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_litedramwishbone2native_state_FSM_FFd1_1320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine0_state_FSM_FFd3_5181)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine1_state_FSM_FFd2_5187)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine0_state_FSM_FFd1_1277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine1_state_FSM_FFd3_5186)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine4_state_FSM_FFd2_5192)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine1_state_FSM_FFd1_1279)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine4_state_FSM_FFd3_5191)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine2_state_FSM_FFd2_5197)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine4_state_FSM_FFd1_1285)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine2_state_FSM_FFd3_5196)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine3_state_FSM_FFd2_5202)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine2_state_FSM_FFd1_1281)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine3_state_FSM_FFd3_5201)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine7_state_FSM_FFd2_5207)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine3_state_FSM_FFd1_1283)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine7_state_FSM_FFd3_5206)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine5_state_FSM_FFd2_5212)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine7_state_FSM_FFd1_1291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine5_state_FSM_FFd3_5211)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\vns_bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(vns_bankmachine6_state_FSM_FFd2_5217)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine5_state_FSM_FFd1_1287)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\vns_bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(vns_bankmachine6_state_FSM_FFd3_5216)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\vns_bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(vns_bankmachine6_state_FSM_FFd1_1289)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(Mmux_vns_rhs_array_muxed44301_9430),
    .Q(inst_LPM_FF_3_5163)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(Mmux_vns_rhs_array_muxed4421_9431),
    .Q(inst_LPM_FF_2_5164)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(\vns_rhs_array_muxed44[11] ),
    .Q(inst_LPM_FF_1_5165)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(\vns_rhs_array_muxed44[12] ),
    .Q(inst_LPM_FF_0_5166)
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_rt_9279 ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_5263 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_rt_9279 ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<0> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<1>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_5263 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<1> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<1>_5265 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<1>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_5263 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<1> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<1> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<2>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<1>_5265 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<2> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<2>_5267 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<2>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<1>_5265 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<2> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<2> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<3>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<2>_5267 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<3> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<3>_5269 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<3>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<2>_5267 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<3> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<3> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<4>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<3>_5269 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<4> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<4>_5271 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<4>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<3>_5269 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<4> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<4> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<5>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<4>_5271 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<5> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<5>_5273 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<5>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<4>_5271 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<5> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<5> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<6>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<5>_5273 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<6> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<6>_5275 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<6>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<5>_5273 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<6> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<6> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<7>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<6>_5275 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<7> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<7>_5277 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<7>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<6>_5275 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<7> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<7> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<8>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<7>_5277 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<8> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<8>_5279 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<8>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<7>_5277 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<8> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<8> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<9>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<8>_5279 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<9> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<9>_5281 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<9>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<8>_5279 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<9> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<9> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<10>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<9>_5281 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<10> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<10>_5283 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<10>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<9>_5281 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<10> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<10> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<11>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<10>_5283 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<11> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<11>_5285 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<11>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<10>_5283 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<11> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<11> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<12>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<11>_5285 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<12> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<12>_5287 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<12>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<11>_5285 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<12> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<12> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<13>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<12>_5287 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<13> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<13>_5289 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<13>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<12>_5287 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<13> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<13> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<14>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<13>_5289 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<14> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<14>_5291 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<14>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<13>_5289 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<14> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<14> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<15>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<14>_5291 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<15> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<15>_5293 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<15>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<14>_5291 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<15> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<15> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<16>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<15>_5293 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<16> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<16>_5295 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<16>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<15>_5293 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<16> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<16> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<17>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<16>_5295 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<17> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<17>_5297 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<17>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<16>_5295 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<17> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<17> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<18>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<17>_5297 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<18> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<18>_5299 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<18>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<17>_5297 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<18> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<18> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<19>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<18>_5299 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<19> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<19>_5301 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<19>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<18>_5299 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<19> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<19> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<20>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<19>_5301 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<20> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<20>_5303 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<20>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<19>_5301 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<20> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<20> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<21>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<20>_5303 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<21> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<21>_5305 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<21>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<20>_5303 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<21> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<21> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<22>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<21>_5305 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<22> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<22>_5307 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<22>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<21>_5305 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<22> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<22> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<23>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<22>_5307 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<23> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<23>_5309 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<23>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<22>_5307 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<23> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<23> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<24>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<23>_5309 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<24> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<24>_5311 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<24>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<23>_5309 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<24> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<24> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<25>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<24>_5311 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<25> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<25>_5313 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<25>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<24>_5311 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<25> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<25> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<26>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<25>_5313 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<26> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<26>_5315 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<26>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<25>_5313 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<26> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<26> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<27>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<26>_5315 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<27> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<27>_5317 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<27>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<26>_5315 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<27> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<27> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<28>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<27>_5317 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<28> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<28>_5319 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<28>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<27>_5317 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<28> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<28> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<29>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<28>_5319 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<29> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<29>_5321 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<29>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<28>_5319 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<29> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<29> )
  );
  MUXCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<30>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<29>_5321 ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<30> ),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<30>_5323 )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<30>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<29>_5321 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<30> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<30> )
  );
  XORCY   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_xor<31>  (
    .CI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<30>_5323 ),
    .LI(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<31> ),
    .O(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine0_row[0]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine0_row[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine0_row[2]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine0_row[3]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine0_row[4]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine0_row[5]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine0_row[6]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine0_row[7]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine0_row[8]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine0_row[9]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine0_row[10]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine0_row[11]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine0_row[12]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine0_row[13]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine1_row[0]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine1_row[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine1_row[2]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine1_row[3]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine1_row[4]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine1_row[5]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine1_row[6]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine1_row[7]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine1_row[8]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine1_row[9]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine1_row[10]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine1_row[11]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine1_row[12]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine1_row[13]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine2_row[0]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine2_row[1]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine2_row[2]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine2_row[3]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine2_row[4]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine2_row[5]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine2_row[6]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine2_row[7]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine2_row[8]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine2_row[9]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine2_row[10]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine2_row[11]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine2_row[12]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine2_row[13]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine3_row[0]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine3_row[1]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine3_row[2]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine3_row[3]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine3_row[4]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine3_row[5]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine3_row[6]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine3_row[7]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine3_row[8]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine3_row[9]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine3_row[10]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine3_row[11]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine3_row[12]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine3_row[13]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine4_row[0]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine4_row[1]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine4_row[2]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine4_row[3]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine4_row[4]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine4_row[5]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine4_row[6]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine4_row[7]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine4_row[8]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine4_row[9]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine4_row[10]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine4_row[11]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine4_row[12]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine4_row[13]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine5_row[0]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine5_row[1]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine5_row[2]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine5_row[3]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine5_row[4]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine5_row[5]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine5_row[6]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine5_row[7]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine5_row[8]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine5_row[9]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine5_row[10]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine5_row[11]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine5_row[12]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine5_row[13]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine6_row[0]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine6_row[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine6_row[2]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine6_row[3]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine6_row[4]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine6_row[5]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine6_row[6]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine6_row[7]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine6_row[8]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine6_row[9]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine6_row[10]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine6_row[11]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine6_row[12]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine6_row[13]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine7_row[0]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine7_row[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine7_row[2]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine7_row[3]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine7_row[4]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine7_row[5]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine7_row[6]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine7_row[7]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine7_row[8]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine7_row[9]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine7_row[10]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine7_row[11]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine7_row[12]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine7_row[13]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(Mcompar_soc_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(soc_basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<0>_5430 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<0>_5430 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<0>_5431 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<1>_5432 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<0>_5431 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<1>_5432 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<1>_5433 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<2>_5434 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<1>_5433 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<2>_5434 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<2>_5435 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<3>_5436 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<2>_5435 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<3>_5436 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<3>_5437 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<4>_5438 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_cy<3>_5437 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o_lut<4>_5438 )
,
    .O
(\soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<0>_5439 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<0>_5439 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<0>_5440 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<1>_5441 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<0>_5440 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<1>_5441 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<1>_5442 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<2>_5443 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<1>_5442 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<2>_5443 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<2>_5444 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<3>_5445 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<2>_5444 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<3>_5445 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<3>_5446 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<4>_5447 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_cy<3>_5446 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o_lut<4>_5447 )
,
    .O
(\soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<0>_5448 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<0>_5448 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<0>_5449 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<1>_5450 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<0>_5449 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<1>_5450 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<1>_5451 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<2>_5452 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<1>_5451 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<2>_5452 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<2>_5453 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<3>_5454 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<2>_5453 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<3>_5454 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<3>_5455 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<4>_5456 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_cy<3>_5455 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o_lut<4>_5456 )
,
    .O
(\soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<0>_5457 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<0>_5457 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<0>_5458 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<1>_5459 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<0>_5458 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<1>_5459 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<1>_5460 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<2>_5461 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<1>_5460 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<2>_5461 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<2>_5462 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<3>_5463 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<2>_5462 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<3>_5463 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<3>_5464 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<4>_5465 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_cy<3>_5464 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o_lut<4>_5465 )
,
    .O
(\soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<0>_5466 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<0>_5466 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<0>_5467 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<1>_5468 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<0>_5467 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<1>_5468 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<1>_5469 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<2>_5470 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<1>_5469 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<2>_5470 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<2>_5471 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<3>_5472 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<2>_5471 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<3>_5472 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<3>_5473 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<4>_5474 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_cy<3>_5473 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o_lut<4>_5474 )
,
    .O
(\soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<0>_5475 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<0>_5475 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<0>_5476 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<1>_5477 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<0>_5476 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<1>_5477 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<1>_5478 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<2>_5479 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<1>_5478 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<2>_5479 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<2>_5480 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<3>_5481 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<2>_5480 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<3>_5481 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<3>_5482 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<4>_5483 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_cy<3>_5482 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o_lut<4>_5483 )
,
    .O
(\soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<0>_5484 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<0>_5484 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<0>_5485 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<1>_5486 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<0>_5485 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<1>_5486 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<1>_5487 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<2>_5488 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<1>_5487 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<2>_5488 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<2>_5489 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<3>_5490 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<2>_5489 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<3>_5490 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<3>_5491 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<4>_5492 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_cy<3>_5491 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o_lut<4>_5492 )
,
    .O
(\soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<0>  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<0>_5493 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<0>_5493 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<0>_5494 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<1>  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<1>_5495 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<1>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<0>_5494 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<1>_5495 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<1>_5496 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<2>  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<2>_5497 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<2>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<1>_5496 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<2>_5497 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<2>_5498 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<3>  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<3>_5499 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<3>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<2>_5498 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<3>_5499 )
,
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<3>_5500 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<4>  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<4>_5501 )

  );
  MUXCY 
  \Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<4>  (
    .CI
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_cy<3>_5500 )
,
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o_lut<4>_5501 )
,
    .O
(\soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o )

  );
  MUXF7   Mmux__n11097_2_f7 (
    .I0(Mmux__n11097_4_5502),
    .I1(Mmux__n11097_3_5503),
    .S(soc_opsis_i2c_counter[2]),
    .O(_n11097)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n11097_4 (
    .I0(soc_opsis_i2c_counter[1]),
    .I1(soc_opsis_i2c_counter[0]),
    .I2(soc_opsis_i2c_shift_reg_storage[5]),
    .I3(soc_opsis_i2c_shift_reg_storage[4]),
    .I4(soc_opsis_i2c_shift_reg_storage[6]),
    .I5(soc_opsis_i2c_shift_reg_storage[7]),
    .O(Mmux__n11097_4_5502)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n11097_3 (
    .I0(soc_opsis_i2c_counter[1]),
    .I1(soc_opsis_i2c_counter[0]),
    .I2(soc_opsis_i2c_shift_reg_storage[1]),
    .I3(soc_opsis_i2c_shift_reg_storage[0]),
    .I4(soc_opsis_i2c_shift_reg_storage[2]),
    .I5(soc_opsis_i2c_shift_reg_storage[3]),
    .O(Mmux__n11097_3_5503)
  );
  MUXCY   \Madd_n6326_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Madd_n6326_lut[0]),
    .O(Madd_n6326_cy[0])
  );
  XORCY   \Madd_n6326_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Madd_n6326_lut[0]),
    .O(\n6326[0] )
  );
  MUXCY   \Madd_n6326_cy<1>  (
    .CI(Madd_n6326_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<1>_rt_9280 ),
    .O(Madd_n6326_cy[1])
  );
  MUXCY   \Madd_n6326_cy<2>  (
    .CI(Madd_n6326_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<2>_rt_9281 ),
    .O(Madd_n6326_cy[2])
  );
  XORCY   \Madd_n6326_xor<2>  (
    .CI(Madd_n6326_cy[1]),
    .LI(\Madd_n6326_cy<2>_rt_9281 ),
    .O(\n6326[2] )
  );
  MUXCY   \Madd_n6326_cy<3>  (
    .CI(Madd_n6326_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<3>_rt_9282 ),
    .O(Madd_n6326_cy[3])
  );
  XORCY   \Madd_n6326_xor<3>  (
    .CI(Madd_n6326_cy[2]),
    .LI(\Madd_n6326_cy<3>_rt_9282 ),
    .O(\n6326[3] )
  );
  MUXCY   \Madd_n6326_cy<4>  (
    .CI(Madd_n6326_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<4>_rt_9283 ),
    .O(Madd_n6326_cy[4])
  );
  XORCY   \Madd_n6326_xor<4>  (
    .CI(Madd_n6326_cy[3]),
    .LI(\Madd_n6326_cy<4>_rt_9283 ),
    .O(\n6326[4] )
  );
  MUXCY   \Madd_n6326_cy<5>  (
    .CI(Madd_n6326_cy[4]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<5>_rt_9284 ),
    .O(Madd_n6326_cy[5])
  );
  XORCY   \Madd_n6326_xor<5>  (
    .CI(Madd_n6326_cy[4]),
    .LI(\Madd_n6326_cy<5>_rt_9284 ),
    .O(\n6326[5] )
  );
  MUXCY   \Madd_n6326_cy<6>  (
    .CI(Madd_n6326_cy[5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<6>_rt_9285 ),
    .O(Madd_n6326_cy[6])
  );
  XORCY   \Madd_n6326_xor<6>  (
    .CI(Madd_n6326_cy[5]),
    .LI(\Madd_n6326_cy<6>_rt_9285 ),
    .O(\n6326[6] )
  );
  MUXCY   \Madd_n6326_cy<7>  (
    .CI(Madd_n6326_cy[6]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<7>_rt_9286 ),
    .O(Madd_n6326_cy[7])
  );
  XORCY   \Madd_n6326_xor<7>  (
    .CI(Madd_n6326_cy[6]),
    .LI(\Madd_n6326_cy<7>_rt_9286 ),
    .O(\n6326[7] )
  );
  MUXCY   \Madd_n6326_cy<8>  (
    .CI(Madd_n6326_cy[7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<8>_rt_9287 ),
    .O(Madd_n6326_cy[8])
  );
  XORCY   \Madd_n6326_xor<8>  (
    .CI(Madd_n6326_cy[7]),
    .LI(\Madd_n6326_cy<8>_rt_9287 ),
    .O(\n6326[8] )
  );
  MUXCY   \Madd_n6326_cy<9>  (
    .CI(Madd_n6326_cy[8]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<9>_rt_9288 ),
    .O(Madd_n6326_cy[9])
  );
  XORCY   \Madd_n6326_xor<9>  (
    .CI(Madd_n6326_cy[8]),
    .LI(\Madd_n6326_cy<9>_rt_9288 ),
    .O(\n6326[9] )
  );
  MUXCY   \Madd_n6326_cy<10>  (
    .CI(Madd_n6326_cy[9]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<10>_rt_9289 ),
    .O(Madd_n6326_cy[10])
  );
  XORCY   \Madd_n6326_xor<10>  (
    .CI(Madd_n6326_cy[9]),
    .LI(\Madd_n6326_cy<10>_rt_9289 ),
    .O(\n6326[10] )
  );
  MUXCY   \Madd_n6326_cy<11>  (
    .CI(Madd_n6326_cy[10]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<11>_rt_9290 ),
    .O(Madd_n6326_cy[11])
  );
  XORCY   \Madd_n6326_xor<11>  (
    .CI(Madd_n6326_cy[10]),
    .LI(\Madd_n6326_cy<11>_rt_9290 ),
    .O(\n6326[11] )
  );
  MUXCY   \Madd_n6326_cy<12>  (
    .CI(Madd_n6326_cy[11]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<12>_rt_9291 ),
    .O(Madd_n6326_cy[12])
  );
  XORCY   \Madd_n6326_xor<12>  (
    .CI(Madd_n6326_cy[11]),
    .LI(\Madd_n6326_cy<12>_rt_9291 ),
    .O(\n6326[12] )
  );
  MUXCY   \Madd_n6326_cy<13>  (
    .CI(Madd_n6326_cy[12]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<13>_rt_9292 ),
    .O(Madd_n6326_cy[13])
  );
  XORCY   \Madd_n6326_xor<13>  (
    .CI(Madd_n6326_cy[12]),
    .LI(\Madd_n6326_cy<13>_rt_9292 ),
    .O(\n6326[13] )
  );
  MUXCY   \Madd_n6326_cy<14>  (
    .CI(Madd_n6326_cy[13]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<14>_rt_9293 ),
    .O(Madd_n6326_cy[14])
  );
  XORCY   \Madd_n6326_xor<14>  (
    .CI(Madd_n6326_cy[13]),
    .LI(\Madd_n6326_cy<14>_rt_9293 ),
    .O(\n6326[14] )
  );
  MUXCY   \Madd_n6326_cy<15>  (
    .CI(Madd_n6326_cy[14]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<15>_rt_9294 ),
    .O(Madd_n6326_cy[15])
  );
  XORCY   \Madd_n6326_xor<15>  (
    .CI(Madd_n6326_cy[14]),
    .LI(\Madd_n6326_cy<15>_rt_9294 ),
    .O(\n6326[15] )
  );
  MUXCY   \Madd_n6326_cy<16>  (
    .CI(Madd_n6326_cy[15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<16>_rt_9295 ),
    .O(Madd_n6326_cy[16])
  );
  XORCY   \Madd_n6326_xor<16>  (
    .CI(Madd_n6326_cy[15]),
    .LI(\Madd_n6326_cy<16>_rt_9295 ),
    .O(\n6326[16] )
  );
  MUXCY   \Madd_n6326_cy<17>  (
    .CI(Madd_n6326_cy[16]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<17>_rt_9296 ),
    .O(Madd_n6326_cy[17])
  );
  XORCY   \Madd_n6326_xor<17>  (
    .CI(Madd_n6326_cy[16]),
    .LI(\Madd_n6326_cy<17>_rt_9296 ),
    .O(\n6326[17] )
  );
  MUXCY   \Madd_n6326_cy<18>  (
    .CI(Madd_n6326_cy[17]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<18>_rt_9297 ),
    .O(Madd_n6326_cy[18])
  );
  XORCY   \Madd_n6326_xor<18>  (
    .CI(Madd_n6326_cy[17]),
    .LI(\Madd_n6326_cy<18>_rt_9297 ),
    .O(\n6326[18] )
  );
  MUXCY   \Madd_n6326_cy<19>  (
    .CI(Madd_n6326_cy[18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<19>_rt_9298 ),
    .O(Madd_n6326_cy[19])
  );
  XORCY   \Madd_n6326_xor<19>  (
    .CI(Madd_n6326_cy[18]),
    .LI(\Madd_n6326_cy<19>_rt_9298 ),
    .O(\n6326[19] )
  );
  MUXCY   \Madd_n6326_cy<20>  (
    .CI(Madd_n6326_cy[19]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<20>_rt_9299 ),
    .O(Madd_n6326_cy[20])
  );
  XORCY   \Madd_n6326_xor<20>  (
    .CI(Madd_n6326_cy[19]),
    .LI(\Madd_n6326_cy<20>_rt_9299 ),
    .O(\n6326[20] )
  );
  MUXCY   \Madd_n6326_cy<21>  (
    .CI(Madd_n6326_cy[20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<21>_rt_9300 ),
    .O(Madd_n6326_cy[21])
  );
  XORCY   \Madd_n6326_xor<21>  (
    .CI(Madd_n6326_cy[20]),
    .LI(\Madd_n6326_cy<21>_rt_9300 ),
    .O(\n6326[21] )
  );
  MUXCY   \Madd_n6326_cy<22>  (
    .CI(Madd_n6326_cy[21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<22>_rt_9301 ),
    .O(Madd_n6326_cy[22])
  );
  XORCY   \Madd_n6326_xor<22>  (
    .CI(Madd_n6326_cy[21]),
    .LI(\Madd_n6326_cy<22>_rt_9301 ),
    .O(\n6326[22] )
  );
  MUXCY   \Madd_n6326_cy<23>  (
    .CI(Madd_n6326_cy[22]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6326_cy<23>_rt_9302 ),
    .O(Madd_n6326_cy[23])
  );
  XORCY   \Madd_n6326_xor<23>  (
    .CI(Madd_n6326_cy[22]),
    .LI(\Madd_n6326_cy<23>_rt_9302 ),
    .O(\n6326[23] )
  );
  MUXCY   \Madd_n6244_cy<2>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[2] ),
    .O(Madd_n6244_cy[2])
  );
  XORCY   \Madd_n6244_xor<2>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_n6244_lut[2] ),
    .O(n6244[2])
  );
  MUXCY   \Madd_n6244_cy<3>  (
    .CI(Madd_n6244_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<3>_rt_9303 ),
    .O(Madd_n6244_cy[3])
  );
  XORCY   \Madd_n6244_xor<3>  (
    .CI(Madd_n6244_cy[2]),
    .LI(\Madd_n6244_cy<3>_rt_9303 ),
    .O(n6244[3])
  );
  MUXCY   \Madd_n6244_cy<4>  (
    .CI(Madd_n6244_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[4] ),
    .O(Madd_n6244_cy[4])
  );
  XORCY   \Madd_n6244_xor<4>  (
    .CI(Madd_n6244_cy[3]),
    .LI(\Madd_n6244_lut[4] ),
    .O(n6244[4])
  );
  MUXCY   \Madd_n6244_cy<5>  (
    .CI(Madd_n6244_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[5] ),
    .O(Madd_n6244_cy[5])
  );
  XORCY   \Madd_n6244_xor<5>  (
    .CI(Madd_n6244_cy[4]),
    .LI(\Madd_n6244_lut[5] ),
    .O(n6244[5])
  );
  MUXCY   \Madd_n6244_cy<6>  (
    .CI(Madd_n6244_cy[5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<6>_rt_9304 ),
    .O(Madd_n6244_cy[6])
  );
  XORCY   \Madd_n6244_xor<6>  (
    .CI(Madd_n6244_cy[5]),
    .LI(\Madd_n6244_cy<6>_rt_9304 ),
    .O(n6244[6])
  );
  MUXCY   \Madd_n6244_cy<7>  (
    .CI(Madd_n6244_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[7] ),
    .O(Madd_n6244_cy[7])
  );
  XORCY   \Madd_n6244_xor<7>  (
    .CI(Madd_n6244_cy[6]),
    .LI(\Madd_n6244_lut[7] ),
    .O(n6244[7])
  );
  MUXCY   \Madd_n6244_cy<8>  (
    .CI(Madd_n6244_cy[7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<8>_rt_9305 ),
    .O(Madd_n6244_cy[8])
  );
  XORCY   \Madd_n6244_xor<8>  (
    .CI(Madd_n6244_cy[7]),
    .LI(\Madd_n6244_cy<8>_rt_9305 ),
    .O(n6244[8])
  );
  MUXCY   \Madd_n6244_cy<9>  (
    .CI(Madd_n6244_cy[8]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[9] ),
    .O(Madd_n6244_cy[9])
  );
  XORCY   \Madd_n6244_xor<9>  (
    .CI(Madd_n6244_cy[8]),
    .LI(\Madd_n6244_lut[9] ),
    .O(n6244[9])
  );
  MUXCY   \Madd_n6244_cy<10>  (
    .CI(Madd_n6244_cy[9]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[10] ),
    .O(Madd_n6244_cy[10])
  );
  XORCY   \Madd_n6244_xor<10>  (
    .CI(Madd_n6244_cy[9]),
    .LI(\Madd_n6244_lut[10] ),
    .O(n6244[10])
  );
  MUXCY   \Madd_n6244_cy<11>  (
    .CI(Madd_n6244_cy[10]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[11] ),
    .O(Madd_n6244_cy[11])
  );
  XORCY   \Madd_n6244_xor<11>  (
    .CI(Madd_n6244_cy[10]),
    .LI(\Madd_n6244_lut[11] ),
    .O(n6244[11])
  );
  MUXCY   \Madd_n6244_cy<12>  (
    .CI(Madd_n6244_cy[11]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[12] ),
    .O(Madd_n6244_cy[12])
  );
  XORCY   \Madd_n6244_xor<12>  (
    .CI(Madd_n6244_cy[11]),
    .LI(\Madd_n6244_lut[12] ),
    .O(n6244[12])
  );
  MUXCY   \Madd_n6244_cy<13>  (
    .CI(Madd_n6244_cy[12]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[13] ),
    .O(Madd_n6244_cy[13])
  );
  XORCY   \Madd_n6244_xor<13>  (
    .CI(Madd_n6244_cy[12]),
    .LI(\Madd_n6244_lut[13] ),
    .O(n6244[13])
  );
  MUXCY   \Madd_n6244_cy<14>  (
    .CI(Madd_n6244_cy[13]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[14] ),
    .O(Madd_n6244_cy[14])
  );
  XORCY   \Madd_n6244_xor<14>  (
    .CI(Madd_n6244_cy[13]),
    .LI(\Madd_n6244_lut[14] ),
    .O(n6244[14])
  );
  MUXCY   \Madd_n6244_cy<15>  (
    .CI(Madd_n6244_cy[14]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[15] ),
    .O(Madd_n6244_cy[15])
  );
  XORCY   \Madd_n6244_xor<15>  (
    .CI(Madd_n6244_cy[14]),
    .LI(\Madd_n6244_lut[15] ),
    .O(n6244[15])
  );
  MUXCY   \Madd_n6244_cy<16>  (
    .CI(Madd_n6244_cy[15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<16>_rt_9306 ),
    .O(Madd_n6244_cy[16])
  );
  XORCY   \Madd_n6244_xor<16>  (
    .CI(Madd_n6244_cy[15]),
    .LI(\Madd_n6244_cy<16>_rt_9306 ),
    .O(n6244[16])
  );
  MUXCY   \Madd_n6244_cy<17>  (
    .CI(Madd_n6244_cy[16]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[17] ),
    .O(Madd_n6244_cy[17])
  );
  XORCY   \Madd_n6244_xor<17>  (
    .CI(Madd_n6244_cy[16]),
    .LI(\Madd_n6244_lut[17] ),
    .O(n6244[17])
  );
  MUXCY   \Madd_n6244_cy<18>  (
    .CI(Madd_n6244_cy[17]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[18] ),
    .O(Madd_n6244_cy[18])
  );
  XORCY   \Madd_n6244_xor<18>  (
    .CI(Madd_n6244_cy[17]),
    .LI(\Madd_n6244_lut[18] ),
    .O(n6244[18])
  );
  MUXCY   \Madd_n6244_cy<19>  (
    .CI(Madd_n6244_cy[18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<19>_rt_9307 ),
    .O(Madd_n6244_cy[19])
  );
  XORCY   \Madd_n6244_xor<19>  (
    .CI(Madd_n6244_cy[18]),
    .LI(\Madd_n6244_cy<19>_rt_9307 ),
    .O(n6244[19])
  );
  MUXCY   \Madd_n6244_cy<20>  (
    .CI(Madd_n6244_cy[19]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[20] ),
    .O(Madd_n6244_cy[20])
  );
  XORCY   \Madd_n6244_xor<20>  (
    .CI(Madd_n6244_cy[19]),
    .LI(\Madd_n6244_lut[20] ),
    .O(n6244[20])
  );
  MUXCY   \Madd_n6244_cy<21>  (
    .CI(Madd_n6244_cy[20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<21>_rt_9308 ),
    .O(Madd_n6244_cy[21])
  );
  XORCY   \Madd_n6244_xor<21>  (
    .CI(Madd_n6244_cy[20]),
    .LI(\Madd_n6244_cy<21>_rt_9308 ),
    .O(n6244[21])
  );
  MUXCY   \Madd_n6244_cy<22>  (
    .CI(Madd_n6244_cy[21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<22>_rt_9309 ),
    .O(Madd_n6244_cy[22])
  );
  XORCY   \Madd_n6244_xor<22>  (
    .CI(Madd_n6244_cy[21]),
    .LI(\Madd_n6244_cy<22>_rt_9309 ),
    .O(n6244[22])
  );
  MUXCY   \Madd_n6244_cy<23>  (
    .CI(Madd_n6244_cy[22]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6244_lut[23] ),
    .O(Madd_n6244_cy[23])
  );
  XORCY   \Madd_n6244_xor<23>  (
    .CI(Madd_n6244_cy[22]),
    .LI(\Madd_n6244_lut[23] ),
    .O(n6244[23])
  );
  MUXCY   \Madd_n6244_cy<24>  (
    .CI(Madd_n6244_cy[23]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<24>_rt_9310 ),
    .O(Madd_n6244_cy[24])
  );
  XORCY   \Madd_n6244_xor<24>  (
    .CI(Madd_n6244_cy[23]),
    .LI(\Madd_n6244_cy<24>_rt_9310 ),
    .O(n6244[24])
  );
  MUXCY   \Madd_n6244_cy<25>  (
    .CI(Madd_n6244_cy[24]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<25>_rt_9311 ),
    .O(Madd_n6244_cy[25])
  );
  XORCY   \Madd_n6244_xor<25>  (
    .CI(Madd_n6244_cy[24]),
    .LI(\Madd_n6244_cy<25>_rt_9311 ),
    .O(n6244[25])
  );
  MUXCY   \Madd_n6244_cy<26>  (
    .CI(Madd_n6244_cy[25]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<26>_rt_9312 ),
    .O(Madd_n6244_cy[26])
  );
  XORCY   \Madd_n6244_xor<26>  (
    .CI(Madd_n6244_cy[25]),
    .LI(\Madd_n6244_cy<26>_rt_9312 ),
    .O(n6244[26])
  );
  MUXCY   \Madd_n6244_cy<27>  (
    .CI(Madd_n6244_cy[26]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<27>_rt_9313 ),
    .O(Madd_n6244_cy[27])
  );
  XORCY   \Madd_n6244_xor<27>  (
    .CI(Madd_n6244_cy[26]),
    .LI(\Madd_n6244_cy<27>_rt_9313 ),
    .O(n6244[27])
  );
  MUXCY   \Madd_n6244_cy<28>  (
    .CI(Madd_n6244_cy[27]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<28>_rt_9314 ),
    .O(Madd_n6244_cy[28])
  );
  XORCY   \Madd_n6244_xor<28>  (
    .CI(Madd_n6244_cy[27]),
    .LI(\Madd_n6244_cy<28>_rt_9314 ),
    .O(n6244[28])
  );
  MUXCY   \Madd_n6244_cy<29>  (
    .CI(Madd_n6244_cy[28]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<29>_rt_9315 ),
    .O(Madd_n6244_cy[29])
  );
  XORCY   \Madd_n6244_xor<29>  (
    .CI(Madd_n6244_cy[28]),
    .LI(\Madd_n6244_cy<29>_rt_9315 ),
    .O(n6244[29])
  );
  MUXCY   \Madd_n6244_cy<30>  (
    .CI(Madd_n6244_cy[29]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<30>_rt_9316 ),
    .O(Madd_n6244_cy[30])
  );
  XORCY   \Madd_n6244_xor<30>  (
    .CI(Madd_n6244_cy[29]),
    .LI(\Madd_n6244_cy<30>_rt_9316 ),
    .O(n6244[30])
  );
  MUXCY   \Madd_n6244_cy<31>  (
    .CI(Madd_n6244_cy[30]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6244_cy<31>_rt_9317 ),
    .O(Madd_n6244_cy[31])
  );
  XORCY   \Madd_n6244_xor<31>  (
    .CI(Madd_n6244_cy[30]),
    .LI(\Madd_n6244_cy<31>_rt_9317 ),
    .O(n6244[31])
  );
  MUXCY   \Madd_n6248_cy<2>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[2] ),
    .O(Madd_n6248_cy[2])
  );
  XORCY   \Madd_n6248_xor<2>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_n6248_lut[2] ),
    .O(n6248[2])
  );
  MUXCY   \Madd_n6248_cy<3>  (
    .CI(Madd_n6248_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<3>_rt_9318 ),
    .O(Madd_n6248_cy[3])
  );
  XORCY   \Madd_n6248_xor<3>  (
    .CI(Madd_n6248_cy[2]),
    .LI(\Madd_n6248_cy<3>_rt_9318 ),
    .O(n6248[3])
  );
  MUXCY   \Madd_n6248_cy<4>  (
    .CI(Madd_n6248_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[4] ),
    .O(Madd_n6248_cy[4])
  );
  XORCY   \Madd_n6248_xor<4>  (
    .CI(Madd_n6248_cy[3]),
    .LI(\Madd_n6248_lut[4] ),
    .O(n6248[4])
  );
  MUXCY   \Madd_n6248_cy<5>  (
    .CI(Madd_n6248_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[5] ),
    .O(Madd_n6248_cy[5])
  );
  XORCY   \Madd_n6248_xor<5>  (
    .CI(Madd_n6248_cy[4]),
    .LI(\Madd_n6248_lut[5] ),
    .O(n6248[5])
  );
  MUXCY   \Madd_n6248_cy<6>  (
    .CI(Madd_n6248_cy[5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<6>_rt_9319 ),
    .O(Madd_n6248_cy[6])
  );
  XORCY   \Madd_n6248_xor<6>  (
    .CI(Madd_n6248_cy[5]),
    .LI(\Madd_n6248_cy<6>_rt_9319 ),
    .O(n6248[6])
  );
  MUXCY   \Madd_n6248_cy<7>  (
    .CI(Madd_n6248_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[7] ),
    .O(Madd_n6248_cy[7])
  );
  XORCY   \Madd_n6248_xor<7>  (
    .CI(Madd_n6248_cy[6]),
    .LI(\Madd_n6248_lut[7] ),
    .O(n6248[7])
  );
  MUXCY   \Madd_n6248_cy<8>  (
    .CI(Madd_n6248_cy[7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<8>_rt_9320 ),
    .O(Madd_n6248_cy[8])
  );
  XORCY   \Madd_n6248_xor<8>  (
    .CI(Madd_n6248_cy[7]),
    .LI(\Madd_n6248_cy<8>_rt_9320 ),
    .O(n6248[8])
  );
  MUXCY   \Madd_n6248_cy<9>  (
    .CI(Madd_n6248_cy[8]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[9] ),
    .O(Madd_n6248_cy[9])
  );
  XORCY   \Madd_n6248_xor<9>  (
    .CI(Madd_n6248_cy[8]),
    .LI(\Madd_n6248_lut[9] ),
    .O(n6248[9])
  );
  MUXCY   \Madd_n6248_cy<10>  (
    .CI(Madd_n6248_cy[9]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[10] ),
    .O(Madd_n6248_cy[10])
  );
  XORCY   \Madd_n6248_xor<10>  (
    .CI(Madd_n6248_cy[9]),
    .LI(\Madd_n6248_lut[10] ),
    .O(n6248[10])
  );
  MUXCY   \Madd_n6248_cy<11>  (
    .CI(Madd_n6248_cy[10]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[11] ),
    .O(Madd_n6248_cy[11])
  );
  XORCY   \Madd_n6248_xor<11>  (
    .CI(Madd_n6248_cy[10]),
    .LI(\Madd_n6248_lut[11] ),
    .O(n6248[11])
  );
  MUXCY   \Madd_n6248_cy<12>  (
    .CI(Madd_n6248_cy[11]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[12] ),
    .O(Madd_n6248_cy[12])
  );
  XORCY   \Madd_n6248_xor<12>  (
    .CI(Madd_n6248_cy[11]),
    .LI(\Madd_n6248_lut[12] ),
    .O(n6248[12])
  );
  MUXCY   \Madd_n6248_cy<13>  (
    .CI(Madd_n6248_cy[12]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[13] ),
    .O(Madd_n6248_cy[13])
  );
  XORCY   \Madd_n6248_xor<13>  (
    .CI(Madd_n6248_cy[12]),
    .LI(\Madd_n6248_lut[13] ),
    .O(n6248[13])
  );
  MUXCY   \Madd_n6248_cy<14>  (
    .CI(Madd_n6248_cy[13]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[14] ),
    .O(Madd_n6248_cy[14])
  );
  XORCY   \Madd_n6248_xor<14>  (
    .CI(Madd_n6248_cy[13]),
    .LI(\Madd_n6248_lut[14] ),
    .O(n6248[14])
  );
  MUXCY   \Madd_n6248_cy<15>  (
    .CI(Madd_n6248_cy[14]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[15] ),
    .O(Madd_n6248_cy[15])
  );
  XORCY   \Madd_n6248_xor<15>  (
    .CI(Madd_n6248_cy[14]),
    .LI(\Madd_n6248_lut[15] ),
    .O(n6248[15])
  );
  MUXCY   \Madd_n6248_cy<16>  (
    .CI(Madd_n6248_cy[15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<16>_rt_9321 ),
    .O(Madd_n6248_cy[16])
  );
  XORCY   \Madd_n6248_xor<16>  (
    .CI(Madd_n6248_cy[15]),
    .LI(\Madd_n6248_cy<16>_rt_9321 ),
    .O(n6248[16])
  );
  MUXCY   \Madd_n6248_cy<17>  (
    .CI(Madd_n6248_cy[16]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[17] ),
    .O(Madd_n6248_cy[17])
  );
  XORCY   \Madd_n6248_xor<17>  (
    .CI(Madd_n6248_cy[16]),
    .LI(\Madd_n6248_lut[17] ),
    .O(n6248[17])
  );
  MUXCY   \Madd_n6248_cy<18>  (
    .CI(Madd_n6248_cy[17]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[18] ),
    .O(Madd_n6248_cy[18])
  );
  XORCY   \Madd_n6248_xor<18>  (
    .CI(Madd_n6248_cy[17]),
    .LI(\Madd_n6248_lut[18] ),
    .O(n6248[18])
  );
  MUXCY   \Madd_n6248_cy<19>  (
    .CI(Madd_n6248_cy[18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<19>_rt_9322 ),
    .O(Madd_n6248_cy[19])
  );
  XORCY   \Madd_n6248_xor<19>  (
    .CI(Madd_n6248_cy[18]),
    .LI(\Madd_n6248_cy<19>_rt_9322 ),
    .O(n6248[19])
  );
  MUXCY   \Madd_n6248_cy<20>  (
    .CI(Madd_n6248_cy[19]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[20] ),
    .O(Madd_n6248_cy[20])
  );
  XORCY   \Madd_n6248_xor<20>  (
    .CI(Madd_n6248_cy[19]),
    .LI(\Madd_n6248_lut[20] ),
    .O(n6248[20])
  );
  MUXCY   \Madd_n6248_cy<21>  (
    .CI(Madd_n6248_cy[20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<21>_rt_9323 ),
    .O(Madd_n6248_cy[21])
  );
  XORCY   \Madd_n6248_xor<21>  (
    .CI(Madd_n6248_cy[20]),
    .LI(\Madd_n6248_cy<21>_rt_9323 ),
    .O(n6248[21])
  );
  MUXCY   \Madd_n6248_cy<22>  (
    .CI(Madd_n6248_cy[21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<22>_rt_9324 ),
    .O(Madd_n6248_cy[22])
  );
  XORCY   \Madd_n6248_xor<22>  (
    .CI(Madd_n6248_cy[21]),
    .LI(\Madd_n6248_cy<22>_rt_9324 ),
    .O(n6248[22])
  );
  MUXCY   \Madd_n6248_cy<23>  (
    .CI(Madd_n6248_cy[22]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6248_lut[23] ),
    .O(Madd_n6248_cy[23])
  );
  XORCY   \Madd_n6248_xor<23>  (
    .CI(Madd_n6248_cy[22]),
    .LI(\Madd_n6248_lut[23] ),
    .O(n6248[23])
  );
  MUXCY   \Madd_n6248_cy<24>  (
    .CI(Madd_n6248_cy[23]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<24>_rt_9325 ),
    .O(Madd_n6248_cy[24])
  );
  XORCY   \Madd_n6248_xor<24>  (
    .CI(Madd_n6248_cy[23]),
    .LI(\Madd_n6248_cy<24>_rt_9325 ),
    .O(n6248[24])
  );
  MUXCY   \Madd_n6248_cy<25>  (
    .CI(Madd_n6248_cy[24]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<25>_rt_9326 ),
    .O(Madd_n6248_cy[25])
  );
  XORCY   \Madd_n6248_xor<25>  (
    .CI(Madd_n6248_cy[24]),
    .LI(\Madd_n6248_cy<25>_rt_9326 ),
    .O(n6248[25])
  );
  MUXCY   \Madd_n6248_cy<26>  (
    .CI(Madd_n6248_cy[25]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<26>_rt_9327 ),
    .O(Madd_n6248_cy[26])
  );
  XORCY   \Madd_n6248_xor<26>  (
    .CI(Madd_n6248_cy[25]),
    .LI(\Madd_n6248_cy<26>_rt_9327 ),
    .O(n6248[26])
  );
  MUXCY   \Madd_n6248_cy<27>  (
    .CI(Madd_n6248_cy[26]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<27>_rt_9328 ),
    .O(Madd_n6248_cy[27])
  );
  XORCY   \Madd_n6248_xor<27>  (
    .CI(Madd_n6248_cy[26]),
    .LI(\Madd_n6248_cy<27>_rt_9328 ),
    .O(n6248[27])
  );
  MUXCY   \Madd_n6248_cy<28>  (
    .CI(Madd_n6248_cy[27]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<28>_rt_9329 ),
    .O(Madd_n6248_cy[28])
  );
  XORCY   \Madd_n6248_xor<28>  (
    .CI(Madd_n6248_cy[27]),
    .LI(\Madd_n6248_cy<28>_rt_9329 ),
    .O(n6248[28])
  );
  MUXCY   \Madd_n6248_cy<29>  (
    .CI(Madd_n6248_cy[28]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<29>_rt_9330 ),
    .O(Madd_n6248_cy[29])
  );
  XORCY   \Madd_n6248_xor<29>  (
    .CI(Madd_n6248_cy[28]),
    .LI(\Madd_n6248_cy<29>_rt_9330 ),
    .O(n6248[29])
  );
  MUXCY   \Madd_n6248_cy<30>  (
    .CI(Madd_n6248_cy[29]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<30>_rt_9331 ),
    .O(Madd_n6248_cy[30])
  );
  XORCY   \Madd_n6248_xor<30>  (
    .CI(Madd_n6248_cy[29]),
    .LI(\Madd_n6248_cy<30>_rt_9331 ),
    .O(n6248[30])
  );
  MUXCY   \Madd_n6248_cy<31>  (
    .CI(Madd_n6248_cy[30]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_n6248_cy<31>_rt_9332 ),
    .O(Madd_n6248_cy[31])
  );
  XORCY   \Madd_n6248_xor<31>  (
    .CI(Madd_n6248_cy[30]),
    .LI(\Madd_n6248_cy<31>_rt_9332 ),
    .O(n6248[31])
  );
  MUXCY   \Mcount_soc_crg_por_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_crg_por_cy<0>_rt_9333 ),
    .O(Mcount_soc_crg_por_cy[0])
  );
  XORCY   \Mcount_soc_crg_por_xor<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_soc_crg_por_cy<0>_rt_9333 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_soc_crg_por_cy<1>  (
    .CI(Mcount_soc_crg_por_cy[0]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[1]),
    .O(Mcount_soc_crg_por_cy[1])
  );
  XORCY   \Mcount_soc_crg_por_xor<1>  (
    .CI(Mcount_soc_crg_por_cy[0]),
    .LI(Mcount_soc_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_soc_crg_por_cy<2>  (
    .CI(Mcount_soc_crg_por_cy[1]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[2]),
    .O(Mcount_soc_crg_por_cy[2])
  );
  XORCY   \Mcount_soc_crg_por_xor<2>  (
    .CI(Mcount_soc_crg_por_cy[1]),
    .LI(Mcount_soc_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_soc_crg_por_cy<3>  (
    .CI(Mcount_soc_crg_por_cy[2]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[3]),
    .O(Mcount_soc_crg_por_cy[3])
  );
  XORCY   \Mcount_soc_crg_por_xor<3>  (
    .CI(Mcount_soc_crg_por_cy[2]),
    .LI(Mcount_soc_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_soc_crg_por_cy<4>  (
    .CI(Mcount_soc_crg_por_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[4]),
    .O(Mcount_soc_crg_por_cy[4])
  );
  XORCY   \Mcount_soc_crg_por_xor<4>  (
    .CI(Mcount_soc_crg_por_cy[3]),
    .LI(Mcount_soc_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_soc_crg_por_cy<5>  (
    .CI(Mcount_soc_crg_por_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[5]),
    .O(Mcount_soc_crg_por_cy[5])
  );
  XORCY   \Mcount_soc_crg_por_xor<5>  (
    .CI(Mcount_soc_crg_por_cy[4]),
    .LI(Mcount_soc_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_soc_crg_por_cy<6>  (
    .CI(Mcount_soc_crg_por_cy[5]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[6]),
    .O(Mcount_soc_crg_por_cy[6])
  );
  XORCY   \Mcount_soc_crg_por_xor<6>  (
    .CI(Mcount_soc_crg_por_cy[5]),
    .LI(Mcount_soc_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_soc_crg_por_cy<7>  (
    .CI(Mcount_soc_crg_por_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[7]),
    .O(Mcount_soc_crg_por_cy[7])
  );
  XORCY   \Mcount_soc_crg_por_xor<7>  (
    .CI(Mcount_soc_crg_por_cy[6]),
    .LI(Mcount_soc_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_soc_crg_por_cy<8>  (
    .CI(Mcount_soc_crg_por_cy[7]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[8]),
    .O(Mcount_soc_crg_por_cy[8])
  );
  XORCY   \Mcount_soc_crg_por_xor<8>  (
    .CI(Mcount_soc_crg_por_cy[7]),
    .LI(Mcount_soc_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_soc_crg_por_cy<9>  (
    .CI(Mcount_soc_crg_por_cy[8]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_crg_por_lut[9]),
    .O(Mcount_soc_crg_por_cy[9])
  );
  XORCY   \Mcount_soc_crg_por_xor<9>  (
    .CI(Mcount_soc_crg_por_cy[8]),
    .LI(Mcount_soc_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_soc_crg_por_xor<10>  (
    .CI(Mcount_soc_crg_por_cy[9]),
    .LI(Mcount_soc_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<0>_rt_9334 ),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[0])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<0>_rt_9334 ),
    .O(\Result<0>2 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<1>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[0]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[1]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[1])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<1>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[0]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[1]),
    .O(\Result<1>2 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<2>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[1]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[2]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[2])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<2>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[1]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[2]),
    .O(\Result<2>2 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<3>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[2]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[3]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[3])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<3>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[2]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[3]),
    .O(\Result<3>2 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<4>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[3]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[4]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[4])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<4>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[3]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[4]),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<5>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[4]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[5]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[5])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<5>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[4]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[5]),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<6>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[5]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[6]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[6])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<6>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[5]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[6]),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<7>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[6]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[7]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[7])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<7>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[6]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[7]),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<8>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[7]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[8]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[8])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<8>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[7]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[8]),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<9>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[8]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[9]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[9])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<9>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[8]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[9]),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<10>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[9]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[10]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[10])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<10>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[9]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[10]),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<11>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[10]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[11]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[11])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<11>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[10]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[11]),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<12>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[11]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[12]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[12])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<12>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[11]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[12]),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<13>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[12]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[13]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[13])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<13>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[12]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[13]),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<14>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[13]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[14]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[14])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<14>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[13]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[14]),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<15>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[14]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[15]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[15])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<15>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[14]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[15]),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<16>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[15]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[16]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[16])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<16>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[15]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[16]),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<17>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[16]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[17]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[17])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<17>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[16]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[17]),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<18>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[17]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[18]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[18])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<18>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[17]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[18]),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<19>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[18]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[19]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[19])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<19>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[18]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[19]),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<20>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[19]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[20]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[20])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<20>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[19]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[20]),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<21>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[20]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[21]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[21])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<21>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[20]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[21]),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<22>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[21]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[22]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[22])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<22>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[21]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[22]),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<23>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[22]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[23]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[23])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<23>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[22]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[23]),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<24>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[23]),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[24]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[24])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<24>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[23]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[24]),
    .O(Result_11[24])
  );
  XORCY   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_xor<25>  (
    .CI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy[24]),
    .LI(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[25]),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(Mcount_soc_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mcount_soc_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>4 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<1>_rt_9335 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<1>_rt_9335 ),
    .O(\Result<1>4 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<2>_rt_9336 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<2>_rt_9336 ),
    .O(\Result<2>4 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<3>_rt_9337 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<3>_rt_9337 ),
    .O(\Result<3>4 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<4>_rt_9338 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<4>_rt_9338 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[4]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<5>_rt_9339 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<5>_rt_9339 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<6>_rt_9340 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<6>_rt_9340 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[6]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<7>_rt_9341 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<7>_rt_9341 ),
    .O(\Result<7>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<8>_rt_9342 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<8>_rt_9342 ),
    .O(\Result<8>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[8]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<9>_rt_9343 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<9>_rt_9343 ),
    .O(\Result<9>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[9]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<10>_rt_9344 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<10>_rt_9344 ),
    .O(\Result<10>2 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[10]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<11>_rt_9345 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<11>_rt_9345 ),
    .O(\Result<11>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[11]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<12>_rt_9346 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<12>_rt_9346 ),
    .O(\Result<12>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[12]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<13>_rt_9347 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<13>_rt_9347 ),
    .O(\Result<13>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[13]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<14>_rt_9348 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<14>_rt_9348 ),
    .O(\Result<14>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[14]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<15>_rt_9349 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<15>_rt_9349 ),
    .O(\Result<15>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<16>_rt_9350 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<16>_rt_9350 ),
    .O(\Result<16>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[16]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<17>_rt_9351 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<17>_rt_9351 ),
    .O(\Result<17>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[17]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<18>_rt_9352 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<18>_rt_9352 ),
    .O(\Result<18>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<19>_rt_9353 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<19>_rt_9353 ),
    .O(\Result<19>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[19]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<20>_rt_9354 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<20>_rt_9354 ),
    .O(\Result<20>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<21>_rt_9355 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<21>_rt_9355 ),
    .O(\Result<21>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<22>_rt_9356 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<22>_rt_9356 ),
    .O(\Result<22>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[22]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<23>_rt_9357 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<23>_rt_9357 ),
    .O(\Result<23>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[23]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<24>_rt_9358 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<24>_rt_9358 ),
    .O(\Result<24>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[24]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<25>_rt_9359 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<25>_rt_9359 ),
    .O(\Result<25>1 )
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[25]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<26>_rt_9360 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<26>_rt_9360 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[26]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<27>_rt_9361 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<27>_rt_9361 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[27]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<28>_rt_9362 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<28>_rt_9362 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[28]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<29>_rt_9363 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<29>_rt_9363 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_soc_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[29]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcount_soc_basesoc_ctrl_bus_errors_cy<30>_rt_9364 ),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_cy<30>_rt_9364 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_soc_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_soc_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_soc_basesoc_ctrl_bus_errors_xor<31>_rt_9423 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5822),
    .I1(inst_LPM_MUX_3_f7_5825),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5823),
    .I1(inst_LPM_MUX_51_5824),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX_4_f7_5822)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5823)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5824)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5826),
    .I1(inst_LPM_MUX_4_5827),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX_3_f7_5825)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5826)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5827)
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5828),
    .I1(inst_LPM_MUX1_3_f7_5831),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5829),
    .I1(inst_LPM_MUX1_51_5830),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX1_4_f7_5828)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5829)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5830)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5832),
    .I1(inst_LPM_MUX1_4_5833),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX1_3_f7_5831)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5832)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5833)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5834),
    .I1(inst_LPM_MUX4_3_f7_5837),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5835),
    .I1(inst_LPM_MUX4_51_5836),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX4_4_f7_5834)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5835)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5836)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5838),
    .I1(inst_LPM_MUX4_4_5839),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX4_3_f7_5837)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5838)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5839)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5840),
    .I1(inst_LPM_MUX2_3_f7_5843),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5841),
    .I1(inst_LPM_MUX2_51_5842),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX2_4_f7_5840)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5841)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5842)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5844),
    .I1(inst_LPM_MUX2_4_5845),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX2_3_f7_5843)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5844)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5845)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5846),
    .I1(inst_LPM_MUX3_3_f7_5849),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5847),
    .I1(inst_LPM_MUX3_51_5848),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX3_4_f7_5846)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5847)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5848)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5850),
    .I1(inst_LPM_MUX3_4_5851),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX3_3_f7_5849)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5850)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5851)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5852),
    .I1(inst_LPM_MUX5_3_f7_5855),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5853),
    .I1(inst_LPM_MUX5_51_5854),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX5_4_f7_5852)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5853)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5854)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5856),
    .I1(inst_LPM_MUX5_4_5857),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX5_3_f7_5855)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5856)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5857)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5858),
    .I1(inst_LPM_MUX6_3_f7_5861),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5859),
    .I1(inst_LPM_MUX6_51_5860),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX6_4_f7_5858)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5859)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5860)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5862),
    .I1(inst_LPM_MUX6_4_5863),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX6_3_f7_5861)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5862)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5863)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5864),
    .I1(inst_LPM_MUX9_3_f7_5867),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5865),
    .I1(inst_LPM_MUX9_51_5866),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX9_4_f7_5864)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5865)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5866)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5868),
    .I1(inst_LPM_MUX9_4_5869),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX9_3_f7_5867)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5868)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5869)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5870),
    .I1(inst_LPM_MUX7_3_f7_5873),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5871),
    .I1(inst_LPM_MUX7_51_5872),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX7_4_f7_5870)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5871)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5872)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5874),
    .I1(inst_LPM_MUX7_4_5875),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX7_3_f7_5873)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5874)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5875)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5876),
    .I1(inst_LPM_MUX8_3_f7_5879),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5877),
    .I1(inst_LPM_MUX8_51_5878),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX8_4_f7_5876)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5877)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5878)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5880),
    .I1(inst_LPM_MUX8_4_5881),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX8_3_f7_5879)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5880)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5881)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5882),
    .I1(inst_LPM_MUX10_3_f7_5885),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5883),
    .I1(inst_LPM_MUX10_51_5884),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX10_4_f7_5882)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5883)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5884)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5886),
    .I1(inst_LPM_MUX10_4_5887),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX10_3_f7_5885)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5886)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5887)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5888),
    .I1(inst_LPM_MUX11_3_f7_5891),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5889),
    .I1(inst_LPM_MUX11_51_5890),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX11_4_f7_5888)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5889)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5890)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5892),
    .I1(inst_LPM_MUX11_4_5893),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX11_3_f7_5891)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5892)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5893)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_5894),
    .I1(inst_LPM_MUX14_3_f7_5897),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_5895),
    .I1(inst_LPM_MUX14_51_5896),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX14_4_f7_5894)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_5895)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_5896)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_5898),
    .I1(inst_LPM_MUX14_4_5899),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX14_3_f7_5897)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_5898)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_5899)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5900),
    .I1(inst_LPM_MUX12_3_f7_5903),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5901),
    .I1(inst_LPM_MUX12_51_5902),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX12_4_f7_5900)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5901)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5902)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_5904),
    .I1(inst_LPM_MUX12_4_5905),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX12_3_f7_5903)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_5904)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_5905)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_5906),
    .I1(inst_LPM_MUX13_3_f7_5909),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_5907),
    .I1(inst_LPM_MUX13_51_5908),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX13_4_f7_5906)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_5907)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_5908)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_5910),
    .I1(inst_LPM_MUX13_4_5911),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX13_3_f7_5909)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_5910)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_5911)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_5912),
    .I1(inst_LPM_MUX15_3_f7_5915),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_5913),
    .I1(inst_LPM_MUX15_51_5914),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX15_4_f7_5912)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_5913)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_5914)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_5916),
    .I1(inst_LPM_MUX15_4_5917),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX15_3_f7_5915)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_5916)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_5917)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_5918),
    .I1(inst_LPM_MUX16_3_f7_5921),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_5919),
    .I1(inst_LPM_MUX16_51_5920),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX16_4_f7_5918)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_5919)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_5920)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_5922),
    .I1(inst_LPM_MUX16_4_5923),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX16_3_f7_5921)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_5922)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_5923)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_5924),
    .I1(inst_LPM_MUX19_3_f7_5927),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_5925),
    .I1(inst_LPM_MUX19_51_5926),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX19_4_f7_5924)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_5925)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_5926)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_5928),
    .I1(inst_LPM_MUX19_4_5929),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX19_3_f7_5927)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_5928)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_5929)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_5930),
    .I1(inst_LPM_MUX17_3_f7_5933),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_5931),
    .I1(inst_LPM_MUX17_51_5932),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX17_4_f7_5930)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_5931)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_5932)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_5934),
    .I1(inst_LPM_MUX17_4_5935),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX17_3_f7_5933)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_5934)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_5935)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_5936),
    .I1(inst_LPM_MUX18_3_f7_5939),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_5937),
    .I1(inst_LPM_MUX18_51_5938),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX18_4_f7_5936)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_5937)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_5938)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_5940),
    .I1(inst_LPM_MUX18_4_5941),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX18_3_f7_5939)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_5940)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_5941)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_5942),
    .I1(inst_LPM_MUX20_3_f7_5945),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_5943),
    .I1(inst_LPM_MUX20_51_5944),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX20_4_f7_5942)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_5943)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_5944)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_5946),
    .I1(inst_LPM_MUX20_4_5947),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX20_3_f7_5945)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_5946)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_5947)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_5948),
    .I1(inst_LPM_MUX21_3_f7_5951),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_5949),
    .I1(inst_LPM_MUX21_51_5950),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX21_4_f7_5948)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_5949)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_5950)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_5952),
    .I1(inst_LPM_MUX21_4_5953),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX21_3_f7_5951)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_5952)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_5953)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_5954),
    .I1(inst_LPM_MUX24_3_f7_5957),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_5955),
    .I1(inst_LPM_MUX24_51_5956),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX24_4_f7_5954)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_5955)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_5956)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_5958),
    .I1(inst_LPM_MUX24_4_5959),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX24_3_f7_5957)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_5958)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_5959)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_5960),
    .I1(inst_LPM_MUX22_3_f7_5963),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_5961),
    .I1(inst_LPM_MUX22_51_5962),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX22_4_f7_5960)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_5961)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_5962)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_5964),
    .I1(inst_LPM_MUX22_4_5965),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX22_3_f7_5963)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_5964)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_5965)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_5966),
    .I1(inst_LPM_MUX23_3_f7_5969),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_5967),
    .I1(inst_LPM_MUX23_51_5968),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX23_4_f7_5966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_5967)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_5968)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_5970),
    .I1(inst_LPM_MUX23_4_5971),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX23_3_f7_5969)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_5970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_5971)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_5972),
    .I1(inst_LPM_MUX25_3_f7_5975),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_5973),
    .I1(inst_LPM_MUX25_51_5974),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX25_4_f7_5972)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_5973)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_5974)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_5976),
    .I1(inst_LPM_MUX25_4_5977),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX25_3_f7_5975)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_5976)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_5977)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_5978),
    .I1(inst_LPM_MUX26_3_f7_5981),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_5979),
    .I1(inst_LPM_MUX26_51_5980),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX26_4_f7_5978)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_5979)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_5980)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_5982),
    .I1(inst_LPM_MUX26_4_5983),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX26_3_f7_5981)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_5982)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_5983)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_5984),
    .I1(inst_LPM_MUX29_3_f7_5987),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_5985),
    .I1(inst_LPM_MUX29_51_5986),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX29_4_f7_5984)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_5985)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_5986)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_5988),
    .I1(inst_LPM_MUX29_4_5989),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX29_3_f7_5987)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_5988)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_5989)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_5990),
    .I1(inst_LPM_MUX27_3_f7_5993),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_5991),
    .I1(inst_LPM_MUX27_51_5992),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX27_4_f7_5990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_5991)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_5992)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_5994),
    .I1(inst_LPM_MUX27_4_5995),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX27_3_f7_5993)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_5994)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_5995)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_5996),
    .I1(inst_LPM_MUX28_3_f7_5999),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_5997),
    .I1(inst_LPM_MUX28_51_5998),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX28_4_f7_5996)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_5997)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_5998)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_6000),
    .I1(inst_LPM_MUX28_4_6001),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX28_3_f7_5999)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_6000)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_6001)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_6002),
    .I1(inst_LPM_MUX30_3_f7_6005),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_6003),
    .I1(inst_LPM_MUX30_51_6004),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX30_4_f7_6002)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_6003)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_6004)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_6006),
    .I1(inst_LPM_MUX30_4_6007),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX30_3_f7_6005)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_6006)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_6007)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_6008),
    .I1(inst_LPM_MUX31_3_f7_6011),
    .S(inst_LPM_FF_0_5166),
    .O(soc_basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_6009),
    .I1(inst_LPM_MUX31_51_6010),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX31_4_f7_6008)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_6009)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_6010)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_6012),
    .I1(inst_LPM_MUX31_4_6013),
    .S(inst_LPM_FF_1_5165),
    .O(inst_LPM_MUX31_3_f7_6011)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_6012)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_5164),
    .I1(inst_LPM_FF_3_5163),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_6013)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<0>  (
    .I0(_n6648[0]),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(_n6648[1]),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(_n6648[2]),
    .I5(\vns_rhs_array_muxed44[13] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<0>_6014 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<0>_6014 ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<0>_6015 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<1>  (
    .I0(_n6648[3]),
    .I1(\vns_rhs_array_muxed44[14] ),
    .I2(_n6648[4]),
    .I3(\vns_rhs_array_muxed44[15] ),
    .I4(_n6648[5]),
    .I5(\vns_rhs_array_muxed44[16] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<1>_6016 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<1>  (
    .CI(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<0>_6015 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<1>_6016 ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<1>_6017 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<2>  (
    .I0(_n6648[6]),
    .I1(\vns_rhs_array_muxed44[17] ),
    .I2(_n6648[7]),
    .I3(\vns_rhs_array_muxed44[18] ),
    .I4(_n6648[8]),
    .I5(\vns_rhs_array_muxed44[19] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<2>_6018 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<2>  (
    .CI(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<1>_6017 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<2>_6018 ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<2>_6019 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<3>  (
    .I0(_n6648[9]),
    .I1(\vns_rhs_array_muxed44[20] ),
    .I2(_n6648[10]),
    .I3(\vns_rhs_array_muxed44[21] ),
    .I4(_n6648[11]),
    .I5(\vns_rhs_array_muxed44[22] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<3>_6020 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<3>  (
    .CI(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<2>_6019 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<3>_6020 ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<3>_6021 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<4>  (
    .I0(_n6648[12]),
    .I1(\vns_rhs_array_muxed44[23] ),
    .I2(_n6648[13]),
    .I3(\vns_rhs_array_muxed44[24] ),
    .I4(_n6648[14]),
    .I5(\vns_rhs_array_muxed44[25] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<4>_6022 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<4>  (
    .CI(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<3>_6021 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<4>_6022 ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<4>_6023 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<5>  (
    .I0(_n6648[15]),
    .I1(\vns_rhs_array_muxed44[26] ),
    .I2(_n6648[16]),
    .I3(\vns_rhs_array_muxed44[27] ),
    .I4(_n6648[17]),
    .I5(\vns_rhs_array_muxed44[28] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<5>_6024 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<5>  (
    .CI(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<4>_6023 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<5>_6024 ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<5>_6025 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<6>  (
    .I0(_n6648[19]),
    .I1(_n6648[20]),
    .I2(_n6648[21]),
    .I3(_n6648[22]),
    .I4(_n6648[18]),
    .I5(\vns_rhs_array_muxed44[29] ),
    .O(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<6>_6026 )
  );
  MUXCY   \Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<6>  (
    .CI(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_cy<5>_6025 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Mcompar_soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o_lut<6>_6026 ),
    .O(\soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed44231_9749),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<0> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<1>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed442411_9750),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<1> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<2>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed442511_9751),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<2> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<3>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed442611_9752),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<3> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<4>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed442711_9753),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<4> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<5>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed442811_9754),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<5> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<6>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed442911_9755),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<6> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<7>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed443011_9756),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<8>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(Mmux_vns_rhs_array_muxed44211_9757),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<9>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<9>_rt_9432 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<10>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<10>_rt_9433 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<10> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<11>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<11>_rt_9434 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<11> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<12>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<12>_rt_9435 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<12> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<13>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<13>_rt_9436 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<13> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<14>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<14>_rt_9437 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<14> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<15>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<15>_rt_9438 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<15> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<16>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<16>_rt_9439 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<16> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<17>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<17>_rt_9440 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<17> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<18>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<18>_rt_9441 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<18> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<19>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<19>_rt_9442 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<19> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<20>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<20>_rt_9443 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<20> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<21>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<21>_rt_9444 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<21> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<22>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<22>_rt_9445 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<22> )
  );
  XORCY   \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<23>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<23>_rt_9446 ),
    .O(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux132_8 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux132_133_6030),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(mux132_132_6031),
    .I4(mux132_125_6032),
    .O(mux132_8_6029)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux132_133_6030)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux132_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[0]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux132_132_6031)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[24]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[8]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[16]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[0]),
    .O(mux132_125_6032)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux132_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux132_124_6035),
    .I3(mux132_131_6034),
    .I4(mux132_123_6036),
    .I5(mux132_113_6037),
    .O(mux132_71_6033)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_24_2582),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_8_2598),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_16_2590),
    .I5(soc_basesoc_sdram_phaseinjector3_baddress_storage[0]),
    .O(mux132_131_6034)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux132_124 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_command_storage[0]),
    .I3(soc_basesoc_sdram_phaseinjector3_address_storage_8_2241),
    .I4(soc_basesoc_sdram_phaseinjector3_address_storage[0]),
    .O(mux132_124_6035)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[16]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[0]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[8]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[24]),
    .O(mux132_123_6036)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_113 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_16_2550),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[0]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_8_2558),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_24_2542),
    .O(mux132_113_6037)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux132_7 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux132_122_6040),
    .I3(mux132_13_6039),
    .I4(mux132_121_6041),
    .I5(mux132_112_6042),
    .O(mux132_7_6038)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux132_13 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[0]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector2_address_storage_8_2226),
    .I4(soc_basesoc_sdram_phaseinjector2_baddress_storage[0]),
    .O(mux132_13_6039)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_status[8]),
    .I3(soc_basesoc_sdram_phaseinjector2_command_storage[0]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[0]),
    .I5(soc_basesoc_sdram_phaseinjector1_status[16]),
    .O(mux132_122_6040)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_8_2518),
    .I3(soc_basesoc_sdram_phaseinjector1_status[24]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[0]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_16_2510),
    .O(mux132_121_6041)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[0]),
    .I3(soc_basesoc_sdram_phaseinjector1_wrdata_storage_24_2502),
    .I4(soc_basesoc_sdram_phaseinjector1_baddress_storage[0]),
    .I5(soc_basesoc_sdram_phaseinjector1_address_storage_8_2211),
    .O(mux132_112_6042)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux132_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux132_111_6045),
    .I3(mux132_12_6044),
    .I4(mux132_11_6046),
    .I5(mux132_10_6047),
    .O(mux132_6_6043)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux132_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector0_status[0]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[0]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[8]),
    .O(mux132_12_6044)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[0]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[16]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[24]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_8_2478),
    .O(mux132_111_6045)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux132_11 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_baddress_storage[0]),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_16_2470),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_24_2462),
    .I5(soc_basesoc_sdram_phaseinjector0_address_storage[0]),
    .O(mux132_11_6046)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux132_10 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_storage[0]),
    .I3(soc_basesoc_sdram_phaseinjector0_command_storage[0]),
    .I4(soc_basesoc_sdram_phaseinjector0_address_storage_8_2196),
    .O(mux132_10_6047)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux133_8 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux133_133_6049),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(mux133_132_6050),
    .I4(mux133_125_6051),
    .O(mux133_8_6048)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux133_133_6049)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux133_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[1]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux133_132_6050)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[25]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[9]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[17]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[1]),
    .O(mux133_125_6051)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux133_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux133_124_6054),
    .I3(mux133_131_6053),
    .I4(mux133_123_6055),
    .I5(mux133_113_6056),
    .O(mux133_71_6052)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_25_2581),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_9_2597),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_17_2589),
    .I5(soc_basesoc_sdram_phaseinjector3_baddress_storage[1]),
    .O(mux133_131_6053)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux133_124 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_command_storage[1]),
    .I3(soc_basesoc_sdram_phaseinjector3_address_storage_9_2240),
    .I4(soc_basesoc_sdram_phaseinjector3_address_storage[1]),
    .O(mux133_124_6054)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[17]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[1]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[9]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[25]),
    .O(mux133_123_6055)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_113 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_17_2549),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[1]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_9_2557),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_25_2541),
    .O(mux133_113_6056)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux133_7 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux133_122_6059),
    .I3(mux133_13_6058),
    .I4(mux133_121_6060),
    .I5(mux133_112_6061),
    .O(mux133_7_6057)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux133_13 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[1]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector2_address_storage_9_2225),
    .I4(soc_basesoc_sdram_phaseinjector2_baddress_storage[1]),
    .O(mux133_13_6058)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_status[9]),
    .I3(soc_basesoc_sdram_phaseinjector2_command_storage[1]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[1]),
    .I5(soc_basesoc_sdram_phaseinjector1_status[17]),
    .O(mux133_122_6059)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_9_2517),
    .I3(soc_basesoc_sdram_phaseinjector1_status[25]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[1]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_17_2509),
    .O(mux133_121_6060)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[1]),
    .I3(soc_basesoc_sdram_phaseinjector1_wrdata_storage_25_2501),
    .I4(soc_basesoc_sdram_phaseinjector1_baddress_storage[1]),
    .I5(soc_basesoc_sdram_phaseinjector1_address_storage_9_2210),
    .O(mux133_112_6061)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux133_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux133_111_6064),
    .I3(mux133_12_6063),
    .I4(mux133_11_6065),
    .I5(mux133_10_6066),
    .O(mux133_6_6062)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux133_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector0_status[1]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[1]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[9]),
    .O(mux133_12_6063)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[1]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[17]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[25]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_9_2477),
    .O(mux133_111_6064)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux133_11 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_baddress_storage[1]),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_17_2469),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_25_2461),
    .I5(soc_basesoc_sdram_phaseinjector0_address_storage[1]),
    .O(mux133_11_6065)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux133_10 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_storage[1]),
    .I3(soc_basesoc_sdram_phaseinjector0_command_storage[1]),
    .I4(soc_basesoc_sdram_phaseinjector0_address_storage_9_2195),
    .O(mux133_10_6066)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux136_8 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux136_133_6068),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(mux136_132_6069),
    .I4(mux136_125_6070),
    .O(mux136_8_6067)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux136_133_6068)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux136_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[4]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux136_132_6069)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[28]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[12]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[20]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[4]),
    .O(mux136_125_6070)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux136_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux136_124_6073),
    .I3(mux136_131_6072),
    .I4(mux136_123_6074),
    .I5(mux136_113_6075),
    .O(mux136_71_6071)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux136_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector3_wrdata_storage_20_2586),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_28_2578),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_12_2594),
    .O(mux136_131_6072)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux136_124 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_command_storage[4]),
    .I3(soc_basesoc_sdram_phaseinjector3_address_storage_12_2237),
    .I4(soc_basesoc_sdram_phaseinjector3_address_storage[4]),
    .O(mux136_124_6073)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[20]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[4]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[12]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[28]),
    .O(mux136_123_6074)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_113 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_20_2546),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[4]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_12_2554),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_28_2538),
    .O(mux136_113_6075)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux136_7 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux136_122_6078),
    .I3(mux136_13_6077),
    .I4(mux136_121_6079),
    .I5(mux136_112_6080),
    .O(mux136_7_6076)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux136_13 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_12_2222),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector2_address_storage[4]),
    .O(mux136_13_6077)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_status[12]),
    .I3(soc_basesoc_sdram_phaseinjector2_command_storage[4]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[4]),
    .I5(soc_basesoc_sdram_phaseinjector1_status[20]),
    .O(mux136_122_6078)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_12_2514),
    .I3(soc_basesoc_sdram_phaseinjector1_status[28]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[4]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_20_2506),
    .O(mux136_121_6079)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux136_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_12_2207),
    .I3(soc_basesoc_sdram_phaseinjector1_address_storage[4]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage_28_2498),
    .O(mux136_112_6080)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux136_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux136_111_6083),
    .I3(mux136_12_6082),
    .I4(mux136_11_6084),
    .I5(mux136_10_6085),
    .O(mux136_6_6081)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux136_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector0_status[4]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[4]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[12]),
    .O(mux136_12_6082)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux136_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[4]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[20]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[28]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_12_2474),
    .O(mux136_111_6083)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux136_11 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[4]),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_28_2458),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_20_2466),
    .O(mux136_11_6084)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux136_10 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_command_storage[4]),
    .I3(soc_basesoc_sdram_phaseinjector0_address_storage_12_2192),
    .O(mux136_10_6085)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux134_8 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux134_133_6087),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(mux134_132_6088),
    .I4(mux134_125_6089),
    .O(mux134_8_6086)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux134_133_6087)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux134_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[2]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux134_132_6088)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[26]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[10]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[18]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[2]),
    .O(mux134_125_6089)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux134_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux134_124_6092),
    .I3(mux134_131_6091),
    .I4(mux134_123_6093),
    .I5(mux134_113_6094),
    .O(mux134_71_6090)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_26_2580),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_10_2596),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_18_2588),
    .I5(soc_basesoc_sdram_phaseinjector3_baddress_storage[2]),
    .O(mux134_131_6091)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux134_124 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_command_storage[2]),
    .I3(soc_basesoc_sdram_phaseinjector3_address_storage_10_2239),
    .I4(soc_basesoc_sdram_phaseinjector3_address_storage[2]),
    .O(mux134_124_6092)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[18]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[2]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[10]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[26]),
    .O(mux134_123_6093)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_113 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_18_2548),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[2]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_10_2556),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_26_2540),
    .O(mux134_113_6094)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux134_7 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux134_122_6097),
    .I3(mux134_13_6096),
    .I4(mux134_121_6098),
    .I5(mux134_112_6099),
    .O(mux134_7_6095)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux134_13 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[2]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector2_address_storage_10_2224),
    .I4(soc_basesoc_sdram_phaseinjector2_baddress_storage[2]),
    .O(mux134_13_6096)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_status[10]),
    .I3(soc_basesoc_sdram_phaseinjector2_command_storage[2]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[2]),
    .I5(soc_basesoc_sdram_phaseinjector1_status[18]),
    .O(mux134_122_6097)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_10_2516),
    .I3(soc_basesoc_sdram_phaseinjector1_status[26]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[2]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_18_2508),
    .O(mux134_121_6098)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[2]),
    .I3(soc_basesoc_sdram_phaseinjector1_wrdata_storage_26_2500),
    .I4(soc_basesoc_sdram_phaseinjector1_baddress_storage[2]),
    .I5(soc_basesoc_sdram_phaseinjector1_address_storage_10_2209),
    .O(mux134_112_6099)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux134_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux134_111_6102),
    .I3(mux134_12_6101),
    .I4(mux134_11_6103),
    .I5(mux134_10_6104),
    .O(mux134_6_6100)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux134_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector0_status[2]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[2]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[10]),
    .O(mux134_12_6101)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[2]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[18]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[26]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_10_2476),
    .O(mux134_111_6102)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux134_11 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_baddress_storage[2]),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_18_2468),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_26_2460),
    .I5(soc_basesoc_sdram_phaseinjector0_address_storage[2]),
    .O(mux134_11_6103)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux134_10 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_storage[2]),
    .I3(soc_basesoc_sdram_phaseinjector0_command_storage[2]),
    .I4(soc_basesoc_sdram_phaseinjector0_address_storage_10_2194),
    .O(mux134_10_6104)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux135_8 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux135_133_6106),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(mux135_132_6107),
    .I4(mux135_125_6108),
    .O(mux135_8_6105)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux135_133_6106)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux135_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[3]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux135_132_6107)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[27]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[11]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[19]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[3]),
    .O(mux135_125_6108)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux135_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux135_124_6111),
    .I3(mux135_131_6110),
    .I4(mux135_123_6112),
    .I5(mux135_113_6113),
    .O(mux135_71_6109)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux135_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector3_wrdata_storage_19_2587),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_27_2579),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_11_2595),
    .O(mux135_131_6110)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux135_124 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_command_storage[3]),
    .I3(soc_basesoc_sdram_phaseinjector3_address_storage_11_2238),
    .I4(soc_basesoc_sdram_phaseinjector3_address_storage[3]),
    .O(mux135_124_6111)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[19]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[3]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[11]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[27]),
    .O(mux135_123_6112)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_113 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_19_2547),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[3]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_11_2555),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_27_2539),
    .O(mux135_113_6113)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux135_7 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux135_122_6116),
    .I3(mux135_13_6115),
    .I4(mux135_121_6117),
    .I5(mux135_112_6118),
    .O(mux135_7_6114)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux135_13 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_11_2223),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector2_address_storage[3]),
    .O(mux135_13_6115)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_status[11]),
    .I3(soc_basesoc_sdram_phaseinjector2_command_storage[3]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[3]),
    .I5(soc_basesoc_sdram_phaseinjector1_status[19]),
    .O(mux135_122_6116)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_11_2515),
    .I3(soc_basesoc_sdram_phaseinjector1_status[27]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[3]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_19_2507),
    .O(mux135_121_6117)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux135_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_11_2208),
    .I3(soc_basesoc_sdram_phaseinjector1_address_storage[3]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage_27_2499),
    .O(mux135_112_6118)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux135_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux135_111_6121),
    .I3(mux135_12_6120),
    .I4(mux135_11_6122),
    .I5(mux135_10_6123),
    .O(mux135_6_6119)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux135_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector0_status[3]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[3]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[11]),
    .O(mux135_12_6120)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux135_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[3]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[19]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[27]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_11_2475),
    .O(mux135_111_6121)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux135_11 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[3]),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_27_2459),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_19_2467),
    .O(mux135_11_6122)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux135_10 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_storage[3]),
    .I3(soc_basesoc_sdram_phaseinjector0_command_storage[3]),
    .I4(soc_basesoc_sdram_phaseinjector0_address_storage_11_2193),
    .O(mux135_10_6123)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux137_8 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux137_133_6125),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(mux137_132_6126),
    .I4(mux137_125_6127),
    .O(mux137_8_6124)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux137_133_6125)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux137_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[5]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux137_132_6126)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[29]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[13]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[21]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[5]),
    .O(mux137_125_6127)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux137_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux137_124_6130),
    .I3(mux137_131_6129),
    .I4(mux137_123_6131),
    .I5(mux137_113_6132),
    .O(mux137_71_6128)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux137_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector3_wrdata_storage_21_2585),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_29_2577),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_13_2593),
    .O(mux137_131_6129)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux137_124 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_command_storage[5]),
    .I3(soc_basesoc_sdram_phaseinjector3_address_storage_13_2236),
    .I4(soc_basesoc_sdram_phaseinjector3_address_storage[5]),
    .O(mux137_124_6130)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[21]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[5]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[13]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[29]),
    .O(mux137_123_6131)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_113 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_21_2545),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[5]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_13_2553),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_29_2537),
    .O(mux137_113_6132)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux137_13 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_13_2221),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector2_address_storage[5]),
    .O(mux137_13_6133)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_status[13]),
    .I3(soc_basesoc_sdram_phaseinjector2_command_storage[5]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[5]),
    .I5(soc_basesoc_sdram_phaseinjector1_status[21]),
    .O(mux137_122_6134)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_13_2513),
    .I3(soc_basesoc_sdram_phaseinjector1_status[29]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[5]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_21_2505),
    .O(mux137_121_6135)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux137_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_13_2206),
    .I3(soc_basesoc_sdram_phaseinjector1_address_storage[5]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage_29_2497),
    .O(mux137_112_6136)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux137_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector0_status[5]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[5]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[13]),
    .O(mux137_12_6137)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux137_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[5]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[21]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[29]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_13_2473),
    .O(mux137_111_6138)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux137_11 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[5]),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_29_2457),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_21_2465),
    .O(mux137_11_6139)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux137_10 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_command_storage[5]),
    .I3(soc_basesoc_sdram_phaseinjector0_address_storage_13_2191),
    .O(mux137_10_6140)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux138_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux138_133_6141)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux138_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[6]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux138_132_6142)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux138_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[30]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[14]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[22]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[6]),
    .O(mux138_125_6143)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux138_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux138_124_6146),
    .I3(mux138_131_6145),
    .I4(mux138_123_6147),
    .I5(mux138_112_6148),
    .O(mux138_71_6144)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux138_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector3_wrdata_storage_22_2584),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_30_2576),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_14_2592),
    .O(mux138_131_6145)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux138_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[22]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[6]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[14]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[30]),
    .O(mux138_123_6147)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux138_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_22_2544),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[6]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_14_2552),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_30_2536),
    .O(mux138_112_6148)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux138_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector1_status[14]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_status[6]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[22]),
    .O(mux138_122_6150)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux138_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_14_2512),
    .I3(soc_basesoc_sdram_phaseinjector1_status[30]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[6]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_22_2504),
    .O(mux138_121_6151)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux138_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[6]),
    .I3(soc_basesoc_sdram_phaseinjector1_wrdata_storage_30_2496),
    .O(mux138_111_6152)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux138_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr<2>1 ),
    .I2(mux138_10_f7_6154),
    .O(mux138_6_6153)
  );
  MUXF7   mux138_10_f7 (
    .I0(mux138_12_6155),
    .I1(mux138_11_6156),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(mux138_10_f7_6154)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux138_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[6]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[22]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[30]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_14_2472),
    .O(mux138_12_6155)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux138_11 (
    .I0(soc_basesoc_sdram_phaseinjector0_status[6]),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector0_status[14]),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(mux138_11_6156)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux139_133 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(soc_basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(soc_basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(soc_basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux139_133_6159)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux139_132 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[7]),
    .I3(soc_basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(soc_basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux139_132_6160)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux139_125 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector3_status[31]),
    .I3(soc_basesoc_sdram_phaseinjector3_status[15]),
    .I4(soc_basesoc_sdram_phaseinjector3_status[23]),
    .I5(soc_basesoc_sdram_phaseinjector3_wrdata_storage[7]),
    .O(mux139_125_6161)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux139_71 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(mux139_124_6164),
    .I3(mux139_131_6163),
    .I4(mux139_123_6165),
    .I5(mux139_112_6166),
    .O(mux139_71_6162)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux139_131 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector3_wrdata_storage_23_2583),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector3_wrdata_storage_31_2575),
    .I4(soc_basesoc_sdram_phaseinjector3_wrdata_storage_15_2591),
    .O(mux139_131_6163)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux139_123 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_status[23]),
    .I3(soc_basesoc_sdram_phaseinjector2_status[7]),
    .I4(soc_basesoc_sdram_phaseinjector2_status[15]),
    .I5(soc_basesoc_sdram_phaseinjector2_status[31]),
    .O(mux139_123_6165)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux139_112 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_23_2543),
    .I3(soc_basesoc_sdram_phaseinjector2_wrdata_storage[7]),
    .I4(soc_basesoc_sdram_phaseinjector2_wrdata_storage_15_2551),
    .I5(soc_basesoc_sdram_phaseinjector2_wrdata_storage_31_2535),
    .O(mux139_112_6166)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux139_122 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_sdram_phaseinjector1_status[15]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_sdram_phaseinjector1_status[7]),
    .I4(soc_basesoc_sdram_phaseinjector1_status[23]),
    .O(mux139_122_6168)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux139_121 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_wrdata_storage_15_2511),
    .I3(soc_basesoc_sdram_phaseinjector1_status[31]),
    .I4(soc_basesoc_sdram_phaseinjector1_wrdata_storage[7]),
    .I5(soc_basesoc_sdram_phaseinjector1_wrdata_storage_23_2503),
    .O(mux139_121_6169)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux139_111 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[7]),
    .I3(soc_basesoc_sdram_phaseinjector1_wrdata_storage_31_2495),
    .O(mux139_111_6170)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux139_6 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr<2>11_6175 ),
    .I2(mux139_10_f7_6172),
    .O(mux139_6_6171)
  );
  MUXF7   mux139_10_f7 (
    .I0(mux139_12_6173),
    .I1(mux139_11_6174),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(mux139_10_f7_6172)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux139_12 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_sdram_phaseinjector0_wrdata_storage[7]),
    .I3(soc_basesoc_sdram_phaseinjector0_status[23]),
    .I4(soc_basesoc_sdram_phaseinjector0_status[31]),
    .I5(soc_basesoc_sdram_phaseinjector0_wrdata_storage_15_2471),
    .O(mux139_12_6173)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux139_11 (
    .I0(soc_basesoc_sdram_phaseinjector0_status[7]),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_sdram_phaseinjector0_status[15]),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(mux139_11_6174)
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(soc_crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(soc_crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(soc_crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(soc_crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(soc_crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(soc_crg_unbuf_sdram_half_b),
    .CLKFBIN(soc_crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(soc_crg_pll_fb),
    .DCLK(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(soc_crg_unbuf_encoder),
    .DEN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKOUT5(soc_crg_unbuf_sys),
    .CLKINSEL(soc_basesoc_sdram_tfawcon_ready),
    .CLKIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DWE(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(soc_crg_unbuf_sdram_full),
    .CLKOUT4(soc_crg_unbuf_sys2x),
    .REL(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKIN1(soc_crg_clk100b),
    .CLKOUT2(soc_crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(soc_crg_pll_lckd),
    .DADDR({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DI({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(soc_crg_clk8x_wr_strb),
    .PLLIN(soc_crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(soc_crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(soc_crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(soc_crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(soc_crg_clk_sdram_half_shifted),
    .I(soc_crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(soc_crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(soc_crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[0]),
    .D3(soc_half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[0]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[16]),
    .D4(soc_half_rate_phy_record3_wrdata[0]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[1]),
    .D3(soc_half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[1]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[17]),
    .D4(soc_half_rate_phy_record3_wrdata[1]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3456 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[2]),
    .D3(soc_half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[2]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[18]),
    .D4(soc_half_rate_phy_record3_wrdata[2]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[3]),
    .D3(soc_half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[3]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[19]),
    .D4(soc_half_rate_phy_record3_wrdata[3]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[4]),
    .D3(soc_half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[4]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[20]),
    .D4(soc_half_rate_phy_record3_wrdata[4]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[5]),
    .D3(soc_half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[5]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[21]),
    .D4(soc_half_rate_phy_record3_wrdata[5]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[6]),
    .D3(soc_half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[6]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[22]),
    .D4(soc_half_rate_phy_record3_wrdata[6]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[7]),
    .D3(soc_half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[7]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[23]),
    .D4(soc_half_rate_phy_record3_wrdata[7]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[8]),
    .D3(soc_half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[8]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[24]),
    .D4(soc_half_rate_phy_record3_wrdata[8]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[9]),
    .D3(soc_half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[9]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[25]),
    .D4(soc_half_rate_phy_record3_wrdata[9]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[10]),
    .D3(soc_half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[10]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[26]),
    .D4(soc_half_rate_phy_record3_wrdata[10]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[11]),
    .D3(soc_half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[11]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[27]),
    .D4(soc_half_rate_phy_record3_wrdata[11]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[12]),
    .D3(soc_half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[12]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[28]),
    .D4(soc_half_rate_phy_record3_wrdata[12]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[13]),
    .D3(soc_half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[13]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[29]),
    .D4(soc_half_rate_phy_record3_wrdata[13]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[14]),
    .D3(soc_half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[14]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[30]),
    .D4(soc_half_rate_phy_record3_wrdata[14]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata[15]),
    .D3(soc_half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(soc_half_rate_phy_dq_t[15]),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(soc_half_rate_phy_drive_dq_n1),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(soc_half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(soc_half_rate_phy_drive_dq_n1),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata[31]),
    .D4(soc_half_rate_phy_record3_wrdata[15]),
    .TCE(soc_basesoc_sdram_tfawcon_ready),
    .T3(soc_half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(soc_half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata_mask[0]),
    .D3(soc_half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata_mask[0]),
    .D4(soc_half_rate_phy_record2_wrdata_mask[0]),
    .TCE(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(soc_half_rate_phy_record2_wrdata_mask[0]),
    .D3(soc_half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(soc_basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTIN3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_112),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_half_rate_phy_record2_wrdata_mask[0]),
    .D4(soc_half_rate_phy_record2_wrdata_mask[0]),
    .TCE(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .RST(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[0]),
    .Q2(soc_half_rate_phy_record0_rddata[0]),
    .Q1(soc_half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[1]),
    .Q2(soc_half_rate_phy_record0_rddata[1]),
    .Q1(soc_half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[2]),
    .Q2(soc_half_rate_phy_record0_rddata[2]),
    .Q1(soc_half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3475 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[3]),
    .Q2(soc_half_rate_phy_record0_rddata[3]),
    .Q1(soc_half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[4]),
    .Q2(soc_half_rate_phy_record0_rddata[4]),
    .Q1(soc_half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[5]),
    .Q2(soc_half_rate_phy_record0_rddata[5]),
    .Q1(soc_half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[6]),
    .Q2(soc_half_rate_phy_record0_rddata[6]),
    .Q1(soc_half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[7]),
    .Q2(soc_half_rate_phy_record0_rddata[7]),
    .Q1(soc_half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[8]),
    .Q2(soc_half_rate_phy_record0_rddata[8]),
    .Q1(soc_half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[9]),
    .Q2(soc_half_rate_phy_record0_rddata[9]),
    .Q1(soc_half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[10]),
    .Q2(soc_half_rate_phy_record0_rddata[10]),
    .Q1(soc_half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[11]),
    .Q2(soc_half_rate_phy_record0_rddata[11]),
    .Q1(soc_half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[12]),
    .Q2(soc_half_rate_phy_record0_rddata[12]),
    .Q1(soc_half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[13]),
    .Q2(soc_half_rate_phy_record0_rddata[13]),
    .Q1(soc_half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[14]),
    .Q2(soc_half_rate_phy_record0_rddata[14]),
    .Q1(soc_half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(soc_half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(soc_basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(soc_crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(soc_half_rate_phy_record1_rddata[15]),
    .Q2(soc_half_rate_phy_record0_rddata[15]),
    .Q1(soc_half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D(soc_half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(soc_half_rate_phy_sdram_half_clk_n),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .R(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .Q(soc_half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(soc_half_rate_phy_dqs_t_d0),
    .D1(soc_half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(soc_half_rate_phy_sdram_half_clk_n),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .R(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .Q(soc_half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .D1(soc_basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(soc_half_rate_phy_sdram_half_clk_n),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .R(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .Q(soc_half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(soc_half_rate_phy_dqs_t_d0),
    .D1(soc_half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(soc_half_rate_phy_sdram_half_clk_n),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .R(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .Q(soc_half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3492 (
    .D0(soc_basesoc_sdram_tfawcon_ready),
    .D1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .C0(soc_crg_clk_sdram_half_shifted),
    .C1(soc_crg_clk_sdram_half_shifted_INV_615_o),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .R(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .Q(soc_crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(soc_half_rate_phy_dq_o[0]),
    .T(soc_half_rate_phy_dq_t[0]),
    .O(soc_half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(soc_half_rate_phy_dq_o[1]),
    .T(soc_half_rate_phy_dq_t[1]),
    .O(soc_half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(soc_half_rate_phy_dq_o[2]),
    .T(soc_half_rate_phy_dq_t[2]),
    .O(soc_half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(soc_half_rate_phy_dq_o[3]),
    .T(soc_half_rate_phy_dq_t[3]),
    .O(soc_half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(soc_half_rate_phy_dq_o[4]),
    .T(soc_half_rate_phy_dq_t[4]),
    .O(soc_half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3498 (
    .I(soc_half_rate_phy_dq_o[5]),
    .T(soc_half_rate_phy_dq_t[5]),
    .O(soc_half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(soc_half_rate_phy_dq_o[6]),
    .T(soc_half_rate_phy_dq_t[6]),
    .O(soc_half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(soc_half_rate_phy_dq_o[7]),
    .T(soc_half_rate_phy_dq_t[7]),
    .O(soc_half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(soc_half_rate_phy_dq_o[8]),
    .T(soc_half_rate_phy_dq_t[8]),
    .O(soc_half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(soc_half_rate_phy_dq_o[9]),
    .T(soc_half_rate_phy_dq_t[9]),
    .O(soc_half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(soc_half_rate_phy_dq_o[10]),
    .T(soc_half_rate_phy_dq_t[10]),
    .O(soc_half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(soc_half_rate_phy_dq_o[11]),
    .T(soc_half_rate_phy_dq_t[11]),
    .O(soc_half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(soc_half_rate_phy_dq_o[12]),
    .T(soc_half_rate_phy_dq_t[12]),
    .O(soc_half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(soc_half_rate_phy_dq_o[13]),
    .T(soc_half_rate_phy_dq_t[13]),
    .O(soc_half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(soc_half_rate_phy_dq_o[14]),
    .T(soc_half_rate_phy_dq_t[14]),
    .O(soc_half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(soc_half_rate_phy_dq_o[15]),
    .T(soc_half_rate_phy_dq_t[15]),
    .O(soc_half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(soc_half_rate_phy_dqs_o[0]),
    .T(soc_half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(soc_half_rate_phy_dqs_o[1]),
    .T(soc_half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(soc_crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(soc_basesoc_sdram_tfawcon_ready),
    .DIN(soc_dna_status[56]),
    .CLK(soc_dna_cnt[0]),
    .READ(\soc_dna_cnt[6]_GND_1_o_LessThan_2747_o ),
    .DOUT(soc_dna_do)
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<29>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [28]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [29]),
    .O(\lm32_cpu/branch_target_d [31])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/branch_target_d [30])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .DI(\lm32_cpu/instruction_unit/pc_d [30]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [28])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/branch_target_d [29])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .DI(\lm32_cpu/instruction_unit/pc_d [29]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [27])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/branch_target_d [28])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .DI(\lm32_cpu/instruction_unit/pc_d [28]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [26])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/branch_target_d [27])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .DI(\lm32_cpu/instruction_unit/pc_d [27]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [25])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/branch_target_d [26])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .DI(\lm32_cpu/instruction_unit/pc_d [26]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [24])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/branch_target_d [25])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .DI(\lm32_cpu/instruction_unit/pc_d [25]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [23])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/branch_target_d [24])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .DI(\lm32_cpu/instruction_unit/pc_d [24]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [22])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/branch_target_d [23])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .DI(\lm32_cpu/instruction_unit/pc_d [23]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [21])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/branch_target_d [22])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .DI(\lm32_cpu/instruction_unit/pc_d [22]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [20])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/branch_target_d [21])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .DI(\lm32_cpu/instruction_unit/pc_d [21]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [19])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/branch_target_d [20])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .DI(\lm32_cpu/instruction_unit/pc_d [20]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [18])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/branch_target_d [19])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .DI(\lm32_cpu/instruction_unit/pc_d [19]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [17])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/branch_target_d [18])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .DI(\lm32_cpu/instruction_unit/pc_d [18]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [16])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/branch_target_d [17])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .DI(\lm32_cpu/instruction_unit/pc_d [17]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<15>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [17]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [15])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/branch_target_d [16])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .DI(\lm32_cpu/instruction_unit/pc_d [16]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<14>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [16]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [14])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/branch_target_d [15])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .DI(\lm32_cpu/instruction_unit/pc_d [15]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<13>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [13])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/branch_target_d [14])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .DI(\lm32_cpu/instruction_unit/pc_d [14]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<12>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [14]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [12])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/branch_target_d [13])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .DI(\lm32_cpu/instruction_unit/pc_d [13]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<11>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [13]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [11])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/branch_target_d [12])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .DI(\lm32_cpu/instruction_unit/pc_d [12]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<10>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [12]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [10])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/branch_target_d [11])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .DI(\lm32_cpu/instruction_unit/pc_d [11]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<9>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [11]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [9])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/branch_target_d [10])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .DI(\lm32_cpu/instruction_unit/pc_d [10]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<8>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [10]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [8])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/branch_target_d [9])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .DI(\lm32_cpu/instruction_unit/pc_d [9]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<7>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [9]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [7])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/branch_target_d [8])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .DI(\lm32_cpu/instruction_unit/pc_d [8]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [8]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [6])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/branch_target_d [7])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .DI(\lm32_cpu/instruction_unit/pc_d [7]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [7]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [5])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/branch_target_d [6])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .DI(\lm32_cpu/instruction_unit/pc_d [6]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [6]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [4])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/branch_target_d [5])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [5]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [5]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [3])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/branch_target_d [4])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [4]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [4]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [2])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/branch_target_d [3])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [3]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [3]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/branch_target_d [2])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(\lm32_cpu/instruction_unit/pc_d [2]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [2]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [0])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<31>  (
    .CI(\lm32_cpu/Mcount_cc_cy [30]),
    .LI(\lm32_cpu/Mcount_cc_xor<31>_rt_9447 ),
    .O(\lm32_cpu/Result [31])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .LI(\lm32_cpu/Mcount_cc_cy<30>_rt_9365 ),
    .O(\lm32_cpu/Result [30])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<30>_rt_9365 ),
    .O(\lm32_cpu/Mcount_cc_cy [30])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .LI(\lm32_cpu/Mcount_cc_cy<29>_rt_9366 ),
    .O(\lm32_cpu/Result [29])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<29>_rt_9366 ),
    .O(\lm32_cpu/Mcount_cc_cy [29])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .LI(\lm32_cpu/Mcount_cc_cy<28>_rt_9367 ),
    .O(\lm32_cpu/Result [28])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<28>_rt_9367 ),
    .O(\lm32_cpu/Mcount_cc_cy [28])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .LI(\lm32_cpu/Mcount_cc_cy<27>_rt_9368 ),
    .O(\lm32_cpu/Result [27])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<27>_rt_9368 ),
    .O(\lm32_cpu/Mcount_cc_cy [27])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .LI(\lm32_cpu/Mcount_cc_cy<26>_rt_9369 ),
    .O(\lm32_cpu/Result [26])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<26>_rt_9369 ),
    .O(\lm32_cpu/Mcount_cc_cy [26])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .LI(\lm32_cpu/Mcount_cc_cy<25>_rt_9370 ),
    .O(\lm32_cpu/Result [25])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<25>_rt_9370 ),
    .O(\lm32_cpu/Mcount_cc_cy [25])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .LI(\lm32_cpu/Mcount_cc_cy<24>_rt_9371 ),
    .O(\lm32_cpu/Result [24])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<24>_rt_9371 ),
    .O(\lm32_cpu/Mcount_cc_cy [24])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .LI(\lm32_cpu/Mcount_cc_cy<23>_rt_9372 ),
    .O(\lm32_cpu/Result [23])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<23>_rt_9372 ),
    .O(\lm32_cpu/Mcount_cc_cy [23])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .LI(\lm32_cpu/Mcount_cc_cy<22>_rt_9373 ),
    .O(\lm32_cpu/Result [22])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<22>_rt_9373 ),
    .O(\lm32_cpu/Mcount_cc_cy [22])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .LI(\lm32_cpu/Mcount_cc_cy<21>_rt_9374 ),
    .O(\lm32_cpu/Result [21])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<21>_rt_9374 ),
    .O(\lm32_cpu/Mcount_cc_cy [21])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .LI(\lm32_cpu/Mcount_cc_cy<20>_rt_9375 ),
    .O(\lm32_cpu/Result [20])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<20>_rt_9375 ),
    .O(\lm32_cpu/Mcount_cc_cy [20])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .LI(\lm32_cpu/Mcount_cc_cy<19>_rt_9376 ),
    .O(\lm32_cpu/Result [19])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<19>_rt_9376 ),
    .O(\lm32_cpu/Mcount_cc_cy [19])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .LI(\lm32_cpu/Mcount_cc_cy<18>_rt_9377 ),
    .O(\lm32_cpu/Result [18])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<18>_rt_9377 ),
    .O(\lm32_cpu/Mcount_cc_cy [18])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .LI(\lm32_cpu/Mcount_cc_cy<17>_rt_9378 ),
    .O(\lm32_cpu/Result [17])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<17>_rt_9378 ),
    .O(\lm32_cpu/Mcount_cc_cy [17])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .LI(\lm32_cpu/Mcount_cc_cy<16>_rt_9379 ),
    .O(\lm32_cpu/Result [16])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<16>_rt_9379 ),
    .O(\lm32_cpu/Mcount_cc_cy [16])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .LI(\lm32_cpu/Mcount_cc_cy<15>_rt_9380 ),
    .O(\lm32_cpu/Result [15])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<15>_rt_9380 ),
    .O(\lm32_cpu/Mcount_cc_cy [15])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .LI(\lm32_cpu/Mcount_cc_cy<14>_rt_9381 ),
    .O(\lm32_cpu/Result [14])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<14>_rt_9381 ),
    .O(\lm32_cpu/Mcount_cc_cy [14])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .LI(\lm32_cpu/Mcount_cc_cy<13>_rt_9382 ),
    .O(\lm32_cpu/Result [13])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<13>_rt_9382 ),
    .O(\lm32_cpu/Mcount_cc_cy [13])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .LI(\lm32_cpu/Mcount_cc_cy<12>_rt_9383 ),
    .O(\lm32_cpu/Result [12])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<12>_rt_9383 ),
    .O(\lm32_cpu/Mcount_cc_cy [12])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .LI(\lm32_cpu/Mcount_cc_cy<11>_rt_9384 ),
    .O(\lm32_cpu/Result [11])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<11>_rt_9384 ),
    .O(\lm32_cpu/Mcount_cc_cy [11])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .LI(\lm32_cpu/Mcount_cc_cy<10>_rt_9385 ),
    .O(\lm32_cpu/Result [10])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<10>_rt_9385 ),
    .O(\lm32_cpu/Mcount_cc_cy [10])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .LI(\lm32_cpu/Mcount_cc_cy<9>_rt_9386 ),
    .O(\lm32_cpu/Result [9])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<9>_rt_9386 ),
    .O(\lm32_cpu/Mcount_cc_cy [9])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .LI(\lm32_cpu/Mcount_cc_cy<8>_rt_9387 ),
    .O(\lm32_cpu/Result [8])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<8>_rt_9387 ),
    .O(\lm32_cpu/Mcount_cc_cy [8])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .LI(\lm32_cpu/Mcount_cc_cy<7>_rt_9388 ),
    .O(\lm32_cpu/Result [7])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<7>_rt_9388 ),
    .O(\lm32_cpu/Mcount_cc_cy [7])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .LI(\lm32_cpu/Mcount_cc_cy<6>_rt_9389 ),
    .O(\lm32_cpu/Result [6])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<6>_rt_9389 ),
    .O(\lm32_cpu/Mcount_cc_cy [6])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .LI(\lm32_cpu/Mcount_cc_cy<5>_rt_9390 ),
    .O(\lm32_cpu/Result [5])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<5>_rt_9390 ),
    .O(\lm32_cpu/Mcount_cc_cy [5])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .LI(\lm32_cpu/Mcount_cc_cy<4>_rt_9391 ),
    .O(\lm32_cpu/Result [4])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<4>_rt_9391 ),
    .O(\lm32_cpu/Mcount_cc_cy [4])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .LI(\lm32_cpu/Mcount_cc_cy<3>_rt_9392 ),
    .O(\lm32_cpu/Result [3])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<3>_rt_9392 ),
    .O(\lm32_cpu/Mcount_cc_cy [3])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .LI(\lm32_cpu/Mcount_cc_cy<2>_rt_9393 ),
    .O(\lm32_cpu/Result [2])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<2>_rt_9393 ),
    .O(\lm32_cpu/Mcount_cc_cy [2])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .LI(\lm32_cpu/Mcount_cc_cy<1>_rt_9394 ),
    .O(\lm32_cpu/Result [1])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcount_cc_cy<1>_rt_9394 ),
    .O(\lm32_cpu/Mcount_cc_cy [1])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Result [0])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Mcount_cc_cy [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<32>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31]),
    .LI(soc_basesoc_sdram_tfawcon_ready),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [32])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_6400 ),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_6400 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_6400 ),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_6400 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<10>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [9]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [10]),
    .O(\lm32_cpu/cmp_zero )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [10])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<9>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [8]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [9]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_1_x [28]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [9])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<8>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [7]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_1_x [25]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [8])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<7>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [6]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [7]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_1_x [22]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [7])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<6>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [5]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [6]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_1_x [19]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [6])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<5>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [4]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_1_x [16]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [5])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<4>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [3]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [4]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_1_x [13]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [4])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<3>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [2]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [3]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_1_x [10]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [3])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<2>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [1]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_1_x [7]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [2])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<1>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [0]),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [1]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [1])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [0]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .I3(\lm32_cpu/operand_1_x [1]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [0])
  );
  FDR   \lm32_cpu/cc_31  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [31])
  );
  FDR   \lm32_cpu/cc_30  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [30])
  );
  FDR   \lm32_cpu/cc_29  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [29])
  );
  FDR   \lm32_cpu/cc_28  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [28])
  );
  FDR   \lm32_cpu/cc_27  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [27])
  );
  FDR   \lm32_cpu/cc_26  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [26])
  );
  FDR   \lm32_cpu/cc_25  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [25])
  );
  FDR   \lm32_cpu/cc_24  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [24])
  );
  FDR   \lm32_cpu/cc_23  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [23])
  );
  FDR   \lm32_cpu/cc_22  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [22])
  );
  FDR   \lm32_cpu/cc_21  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [21])
  );
  FDR   \lm32_cpu/cc_20  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [20])
  );
  FDR   \lm32_cpu/cc_19  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [19])
  );
  FDR   \lm32_cpu/cc_18  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [18])
  );
  FDR   \lm32_cpu/cc_17  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [17])
  );
  FDR   \lm32_cpu/cc_16  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [16])
  );
  FDR   \lm32_cpu/cc_15  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [15])
  );
  FDR   \lm32_cpu/cc_14  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [14])
  );
  FDR   \lm32_cpu/cc_13  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [13])
  );
  FDR   \lm32_cpu/cc_12  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [12])
  );
  FDR   \lm32_cpu/cc_11  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [11])
  );
  FDR   \lm32_cpu/cc_10  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [10])
  );
  FDR   \lm32_cpu/cc_9  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [9])
  );
  FDR   \lm32_cpu/cc_8  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [8])
  );
  FDR   \lm32_cpu/cc_7  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [7])
  );
  FDR   \lm32_cpu/cc_6  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [6])
  );
  FDR   \lm32_cpu/cc_5  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [5])
  );
  FDR   \lm32_cpu/cc_4  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [4])
  );
  FDR   \lm32_cpu/cc_3  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [3])
  );
  FDR   \lm32_cpu/cc_2  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [2])
  );
  FDR   \lm32_cpu/cc_1  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [1])
  );
  FDR   \lm32_cpu/cc_0  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/cc [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers141  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers141_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers140  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers140_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers138  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers138_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers137  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers137_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers139  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers139_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers135  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers135_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers134  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers134_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers136  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers136_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers132  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers131  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers133  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers130  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers129  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers127  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers126  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers128  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers124  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers123  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers125  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers121  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers120  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers122  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers119  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers118  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers116  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers115  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers117  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers113  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers112  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers114  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers110  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers33  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers111  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers31  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers30  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers32  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers28  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers27  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers29  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers25  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers24  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers26  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers22  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers21  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers23  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers20  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers19  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers17  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers16  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers18  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers14  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers13  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers15  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers11  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers10  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers12  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers8  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers7  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers9  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers5  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers4  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers6  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers2  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers3  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [1])
  );
  FDR   \lm32_cpu/write_enable_w  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_7047 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_enable_w_7308 )
  );
  FDRE   \lm32_cpu/branch_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_x ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_m_7083 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_bypass_enable_x ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/m_bypass_enable_m_7084 )
  );
  FDRE   \lm32_cpu/csr_write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/csr_write_enable_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/csr_write_enable_x_7149 )
  );
  FDRE   \lm32_cpu/eret_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/eret_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eret_x_7150 )
  );
  FDRE   \lm32_cpu/scall_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/scall_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/scall_x_7151 )
  );
  FDRE   \lm32_cpu/csr_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/csr_x [2])
  );
  FDRE   \lm32_cpu/csr_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/csr_x [1])
  );
  FDRE   \lm32_cpu/csr_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/csr_x [0])
  );
  FDRE   \lm32_cpu/write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_enable_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_enable_x_7170 )
  );
  FDRE   \lm32_cpu/x_bypass_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_bypass_enable_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/x_bypass_enable_x_7172 )
  );
  FDRE   \lm32_cpu/branch_target_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<29> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [31])
  );
  FDRE   \lm32_cpu/branch_target_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<28> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [30])
  );
  FDRE   \lm32_cpu/branch_target_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<27> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [29])
  );
  FDRE   \lm32_cpu/branch_target_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<26> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [28])
  );
  FDRE   \lm32_cpu/branch_target_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<25> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [27])
  );
  FDRE   \lm32_cpu/branch_target_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<24> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [26])
  );
  FDRE   \lm32_cpu/branch_target_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<23> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [25])
  );
  FDRE   \lm32_cpu/branch_target_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<22> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [24])
  );
  FDRE   \lm32_cpu/branch_target_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<21> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [23])
  );
  FDRE   \lm32_cpu/branch_target_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<20> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [22])
  );
  FDRE   \lm32_cpu/branch_target_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<19> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [21])
  );
  FDRE   \lm32_cpu/branch_target_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<18> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [20])
  );
  FDRE   \lm32_cpu/branch_target_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<17> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [19])
  );
  FDRE   \lm32_cpu/branch_target_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<16> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [18])
  );
  FDRE   \lm32_cpu/branch_target_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<15> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [17])
  );
  FDRE   \lm32_cpu/branch_target_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<14> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [16])
  );
  FDRE   \lm32_cpu/branch_target_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<13> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [15])
  );
  FDRE   \lm32_cpu/branch_target_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<12> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [14])
  );
  FDRE   \lm32_cpu/branch_target_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<11> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [13])
  );
  FDRE   \lm32_cpu/branch_target_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<10> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [12])
  );
  FDRE   \lm32_cpu/branch_target_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<9> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [11])
  );
  FDRE   \lm32_cpu/branch_target_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<8> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [10])
  );
  FDRE   \lm32_cpu/branch_target_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<7> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [9])
  );
  FDRE   \lm32_cpu/branch_target_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<6> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [8])
  );
  FDRE   \lm32_cpu/branch_target_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [7])
  );
  FDRE   \lm32_cpu/branch_target_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [6])
  );
  FDRE   \lm32_cpu/branch_target_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [5])
  );
  FDRE   \lm32_cpu/branch_target_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [4])
  );
  FDRE   \lm32_cpu/branch_target_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [3])
  );
  FDRE   \lm32_cpu/branch_target_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_m [2])
  );
  FDRE   \lm32_cpu/branch_target_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<29> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [31])
  );
  FDRE   \lm32_cpu/branch_target_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<28> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [30])
  );
  FDRE   \lm32_cpu/branch_target_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<27> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [29])
  );
  FDRE   \lm32_cpu/branch_target_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<26> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [28])
  );
  FDRE   \lm32_cpu/branch_target_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<25> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [27])
  );
  FDRE   \lm32_cpu/branch_target_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<24> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [26])
  );
  FDRE   \lm32_cpu/branch_target_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<23> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [25])
  );
  FDRE   \lm32_cpu/branch_target_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<22> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [24])
  );
  FDRE   \lm32_cpu/branch_target_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<21> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [23])
  );
  FDRE   \lm32_cpu/branch_target_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<20> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [22])
  );
  FDRE   \lm32_cpu/branch_target_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<19> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [21])
  );
  FDRE   \lm32_cpu/branch_target_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<18> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [20])
  );
  FDRE   \lm32_cpu/branch_target_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<17> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [19])
  );
  FDRE   \lm32_cpu/branch_target_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<16> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [18])
  );
  FDRE   \lm32_cpu/branch_target_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<15> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [17])
  );
  FDRE   \lm32_cpu/branch_target_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<14> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [16])
  );
  FDRE   \lm32_cpu/branch_target_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<13> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [15])
  );
  FDRE   \lm32_cpu/branch_target_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<12> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [14])
  );
  FDRE   \lm32_cpu/branch_target_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<11> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [13])
  );
  FDRE   \lm32_cpu/branch_target_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<10> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [12])
  );
  FDRE   \lm32_cpu/branch_target_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<9> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [11])
  );
  FDRE   \lm32_cpu/branch_target_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<8> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [10])
  );
  FDRE   \lm32_cpu/branch_target_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<7> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [9])
  );
  FDRE   \lm32_cpu/branch_target_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<6> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [8])
  );
  FDRE   \lm32_cpu/branch_target_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [7])
  );
  FDRE   \lm32_cpu/branch_target_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [6])
  );
  FDRE   \lm32_cpu/branch_target_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [5])
  );
  FDRE   \lm32_cpu/branch_target_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [4])
  );
  FDRE   \lm32_cpu/branch_target_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [3])
  );
  FDRE   \lm32_cpu/branch_target_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_target_x [2])
  );
  FDR   \lm32_cpu/operand_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<31> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [31])
  );
  FDR   \lm32_cpu/operand_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<30> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [30])
  );
  FDR   \lm32_cpu/operand_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<29> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [29])
  );
  FDR   \lm32_cpu/operand_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<28> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [28])
  );
  FDR   \lm32_cpu/operand_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<27> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [27])
  );
  FDR   \lm32_cpu/operand_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<26> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [26])
  );
  FDR   \lm32_cpu/operand_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<25> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [25])
  );
  FDR   \lm32_cpu/operand_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<24> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [24])
  );
  FDR   \lm32_cpu/operand_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<23> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [23])
  );
  FDR   \lm32_cpu/operand_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<22> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [22])
  );
  FDR   \lm32_cpu/operand_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<21> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [21])
  );
  FDR   \lm32_cpu/operand_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<20> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [20])
  );
  FDR   \lm32_cpu/operand_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<19> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [19])
  );
  FDR   \lm32_cpu/operand_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<18> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [18])
  );
  FDR   \lm32_cpu/operand_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<17> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [17])
  );
  FDR   \lm32_cpu/operand_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<16> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [16])
  );
  FDR   \lm32_cpu/operand_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<15> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [15])
  );
  FDR   \lm32_cpu/operand_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<14> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [14])
  );
  FDR   \lm32_cpu/operand_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<13> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [13])
  );
  FDR   \lm32_cpu/operand_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<12> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [12])
  );
  FDR   \lm32_cpu/operand_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<11> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [11])
  );
  FDR   \lm32_cpu/operand_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<10> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [10])
  );
  FDR   \lm32_cpu/operand_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<9> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [9])
  );
  FDR   \lm32_cpu/operand_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<8> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [8])
  );
  FDR   \lm32_cpu/operand_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<7> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [7])
  );
  FDR   \lm32_cpu/operand_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<6> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [6])
  );
  FDR   \lm32_cpu/operand_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [5])
  );
  FDR   \lm32_cpu/operand_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [4])
  );
  FDR   \lm32_cpu/operand_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [3])
  );
  FDR   \lm32_cpu/operand_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [2])
  );
  FDR   \lm32_cpu/operand_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [1])
  );
  FDR   \lm32_cpu/operand_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_w [0])
  );
  FDRE   \lm32_cpu/operand_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [31])
  );
  FDRE   \lm32_cpu/operand_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [30])
  );
  FDRE   \lm32_cpu/operand_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [29])
  );
  FDRE   \lm32_cpu/operand_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [28])
  );
  FDRE   \lm32_cpu/operand_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [27])
  );
  FDRE   \lm32_cpu/operand_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [26])
  );
  FDRE   \lm32_cpu/operand_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [25])
  );
  FDRE   \lm32_cpu/operand_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [24])
  );
  FDRE   \lm32_cpu/operand_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [23])
  );
  FDRE   \lm32_cpu/operand_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [22])
  );
  FDRE   \lm32_cpu/operand_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [21])
  );
  FDRE   \lm32_cpu/operand_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [20])
  );
  FDRE   \lm32_cpu/operand_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [19])
  );
  FDRE   \lm32_cpu/operand_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [18])
  );
  FDRE   \lm32_cpu/operand_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [17])
  );
  FDRE   \lm32_cpu/operand_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [16])
  );
  FDRE   \lm32_cpu/operand_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [15])
  );
  FDRE   \lm32_cpu/operand_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [14])
  );
  FDRE   \lm32_cpu/operand_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [13])
  );
  FDRE   \lm32_cpu/operand_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [12])
  );
  FDRE   \lm32_cpu/operand_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [11])
  );
  FDRE   \lm32_cpu/operand_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [10])
  );
  FDRE   \lm32_cpu/operand_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [9])
  );
  FDRE   \lm32_cpu/operand_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [8])
  );
  FDRE   \lm32_cpu/operand_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [7])
  );
  FDRE   \lm32_cpu/operand_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [6])
  );
  FDRE   \lm32_cpu/operand_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [5])
  );
  FDRE   \lm32_cpu/operand_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [4])
  );
  FDRE   \lm32_cpu/operand_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [3])
  );
  FDRE   \lm32_cpu/operand_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [2])
  );
  FDRE   \lm32_cpu/operand_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [1])
  );
  FDRE   \lm32_cpu/operand_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_m [0])
  );
  FDRE   \lm32_cpu/condition_met_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_met_x ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/condition_met_m_7072 )
  );
  FDRE   \lm32_cpu/eba_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [31])
  );
  FDRE   \lm32_cpu/eba_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [30])
  );
  FDRE   \lm32_cpu/eba_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [29])
  );
  FDRE   \lm32_cpu/eba_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [28])
  );
  FDRE   \lm32_cpu/eba_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [27])
  );
  FDRE   \lm32_cpu/eba_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [26])
  );
  FDRE   \lm32_cpu/eba_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [25])
  );
  FDRE   \lm32_cpu/eba_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [24])
  );
  FDRE   \lm32_cpu/eba_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [23])
  );
  FDRE   \lm32_cpu/eba_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [22])
  );
  FDRE   \lm32_cpu/eba_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [21])
  );
  FDRE   \lm32_cpu/eba_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [20])
  );
  FDRE   \lm32_cpu/eba_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [19])
  );
  FDRE   \lm32_cpu/eba_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [18])
  );
  FDRE   \lm32_cpu/eba_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [17])
  );
  FDRE   \lm32_cpu/eba_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [16])
  );
  FDRE   \lm32_cpu/eba_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [15])
  );
  FDRE   \lm32_cpu/eba_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [14])
  );
  FDRE   \lm32_cpu/eba_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [13])
  );
  FDRE   \lm32_cpu/eba_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [12])
  );
  FDRE   \lm32_cpu/eba_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [11])
  );
  FDRE   \lm32_cpu/eba_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [10])
  );
  FDRE   \lm32_cpu/eba_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/eba [9])
  );
  FDRE   \lm32_cpu/operand_1_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [31])
  );
  FDRE   \lm32_cpu/operand_1_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [30])
  );
  FDRE   \lm32_cpu/operand_1_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [29])
  );
  FDRE   \lm32_cpu/operand_1_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [28])
  );
  FDRE   \lm32_cpu/operand_1_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [27])
  );
  FDRE   \lm32_cpu/operand_1_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [26])
  );
  FDRE   \lm32_cpu/operand_1_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [25])
  );
  FDRE   \lm32_cpu/operand_1_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [24])
  );
  FDRE   \lm32_cpu/operand_1_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [23])
  );
  FDRE   \lm32_cpu/operand_1_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [22])
  );
  FDRE   \lm32_cpu/operand_1_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [21])
  );
  FDRE   \lm32_cpu/operand_1_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [20])
  );
  FDRE   \lm32_cpu/operand_1_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [19])
  );
  FDRE   \lm32_cpu/operand_1_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [18])
  );
  FDRE   \lm32_cpu/operand_1_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [17])
  );
  FDRE   \lm32_cpu/operand_1_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [16])
  );
  FDRE   \lm32_cpu/operand_1_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [15])
  );
  FDRE   \lm32_cpu/operand_1_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [14])
  );
  FDRE   \lm32_cpu/operand_1_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [13])
  );
  FDRE   \lm32_cpu/operand_1_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [12])
  );
  FDRE   \lm32_cpu/operand_1_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [11])
  );
  FDRE   \lm32_cpu/operand_1_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [10])
  );
  FDRE   \lm32_cpu/operand_1_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [9])
  );
  FDRE   \lm32_cpu/operand_1_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [8])
  );
  FDRE   \lm32_cpu/operand_1_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [7])
  );
  FDRE   \lm32_cpu/operand_1_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [6])
  );
  FDRE   \lm32_cpu/operand_1_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [5])
  );
  FDRE   \lm32_cpu/operand_1_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [4])
  );
  FDRE   \lm32_cpu/operand_1_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [3])
  );
  FDRE   \lm32_cpu/operand_1_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [2])
  );
  FDRE   \lm32_cpu/operand_1_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [1])
  );
  FDRE   \lm32_cpu/operand_1_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_1_x [0])
  );
  FDRE   \lm32_cpu/store_operand_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [31])
  );
  FDRE   \lm32_cpu/store_operand_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [30])
  );
  FDRE   \lm32_cpu/store_operand_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [29])
  );
  FDRE   \lm32_cpu/store_operand_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [28])
  );
  FDRE   \lm32_cpu/store_operand_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [27])
  );
  FDRE   \lm32_cpu/store_operand_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [26])
  );
  FDRE   \lm32_cpu/store_operand_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [25])
  );
  FDRE   \lm32_cpu/store_operand_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [24])
  );
  FDRE   \lm32_cpu/store_operand_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [23])
  );
  FDRE   \lm32_cpu/store_operand_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [22])
  );
  FDRE   \lm32_cpu/store_operand_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [21])
  );
  FDRE   \lm32_cpu/store_operand_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [20])
  );
  FDRE   \lm32_cpu/store_operand_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [19])
  );
  FDRE   \lm32_cpu/store_operand_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [18])
  );
  FDRE   \lm32_cpu/store_operand_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [17])
  );
  FDRE   \lm32_cpu/store_operand_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [16])
  );
  FDRE   \lm32_cpu/store_operand_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [15])
  );
  FDRE   \lm32_cpu/store_operand_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [14])
  );
  FDRE   \lm32_cpu/store_operand_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [13])
  );
  FDRE   \lm32_cpu/store_operand_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [12])
  );
  FDRE   \lm32_cpu/store_operand_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [11])
  );
  FDRE   \lm32_cpu/store_operand_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [10])
  );
  FDRE   \lm32_cpu/store_operand_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [9])
  );
  FDRE   \lm32_cpu/store_operand_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [8])
  );
  FDRE   \lm32_cpu/store_operand_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [7])
  );
  FDRE   \lm32_cpu/store_operand_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [6])
  );
  FDRE   \lm32_cpu/store_operand_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [5])
  );
  FDRE   \lm32_cpu/store_operand_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [4])
  );
  FDRE   \lm32_cpu/store_operand_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [3])
  );
  FDRE   \lm32_cpu/store_operand_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [2])
  );
  FDRE   \lm32_cpu/store_operand_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [1])
  );
  FDRE   \lm32_cpu/store_operand_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_operand_x [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_taken_x_7155 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_predict_taken_m_7081 )
  );
  FDR   \lm32_cpu/write_idx_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_w [4])
  );
  FDR   \lm32_cpu/write_idx_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_w [3])
  );
  FDR   \lm32_cpu/write_idx_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_w [2])
  );
  FDR   \lm32_cpu/write_idx_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_w [1])
  );
  FDR   \lm32_cpu/write_idx_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_w [0])
  );
  FDR   \lm32_cpu/w_result_sel_load_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_load_m ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/w_result_sel_load_w_7314 )
  );
  FDR   \lm32_cpu/valid_w  (
    .C(sys_clk),
    .D(\lm32_cpu/GND_22_o_valid_m_MUX_1812_o ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/valid_w_7347 )
  );
  FDRE   \lm32_cpu/write_idx_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_m [4])
  );
  FDRE   \lm32_cpu/write_idx_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_m [3])
  );
  FDRE   \lm32_cpu/write_idx_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_m [2])
  );
  FDRE   \lm32_cpu/write_idx_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_m [1])
  );
  FDRE   \lm32_cpu/write_idx_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_m [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_predict_taken_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_predict_taken_x_7155 )
  );
  FDRE   \lm32_cpu/store_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_x_7160 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_m_7078 )
  );
  FDRE   \lm32_cpu/load_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_7161 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_m_7079 )
  );
  FDRE   \lm32_cpu/branch_predict_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_x ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_predict_m_7082 )
  );
  FDRE   \lm32_cpu/m_result_sel_compare_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_compare_x ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/m_result_sel_compare_m_7086 )
  );
  FDRE   \lm32_cpu/operand_0_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [31])
  );
  FDRE   \lm32_cpu/operand_0_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [30])
  );
  FDRE   \lm32_cpu/operand_0_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [29])
  );
  FDRE   \lm32_cpu/operand_0_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [28])
  );
  FDRE   \lm32_cpu/operand_0_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [27])
  );
  FDRE   \lm32_cpu/operand_0_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [26])
  );
  FDRE   \lm32_cpu/operand_0_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [25])
  );
  FDRE   \lm32_cpu/operand_0_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [24])
  );
  FDRE   \lm32_cpu/operand_0_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [23])
  );
  FDRE   \lm32_cpu/operand_0_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [22])
  );
  FDRE   \lm32_cpu/operand_0_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [21])
  );
  FDRE   \lm32_cpu/operand_0_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [20])
  );
  FDRE   \lm32_cpu/operand_0_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [19])
  );
  FDRE   \lm32_cpu/operand_0_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [18])
  );
  FDRE   \lm32_cpu/operand_0_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [17])
  );
  FDRE   \lm32_cpu/operand_0_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [16])
  );
  FDRE   \lm32_cpu/operand_0_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [15])
  );
  FDRE   \lm32_cpu/operand_0_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [14])
  );
  FDRE   \lm32_cpu/operand_0_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [13])
  );
  FDRE   \lm32_cpu/operand_0_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [12])
  );
  FDRE   \lm32_cpu/operand_0_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [11])
  );
  FDRE   \lm32_cpu/operand_0_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [10])
  );
  FDRE   \lm32_cpu/operand_0_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [9])
  );
  FDRE   \lm32_cpu/operand_0_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [8])
  );
  FDRE   \lm32_cpu/operand_0_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [7])
  );
  FDRE   \lm32_cpu/operand_0_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [6])
  );
  FDRE   \lm32_cpu/operand_0_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [5])
  );
  FDRE   \lm32_cpu/operand_0_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [4])
  );
  FDRE   \lm32_cpu/operand_0_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [3])
  );
  FDRE   \lm32_cpu/operand_0_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [2])
  );
  FDRE   \lm32_cpu/operand_0_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [1])
  );
  FDRE   \lm32_cpu/operand_0_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/operand_0_x [0])
  );
  FDRE   \lm32_cpu/valid_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1476_o1 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/valid_m_7304 )
  );
  FDR   \lm32_cpu/exception_w  (
    .C(sys_clk),
    .D(\lm32_cpu/exception_m_7080 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/exception_w_7307 )
  );
  FDRE   \lm32_cpu/exception_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1476_o ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/exception_m_7080 )
  );
  FDRE   \lm32_cpu/condition_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/condition_x [2])
  );
  FDRE   \lm32_cpu/condition_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/condition_x [1])
  );
  FDRE   \lm32_cpu/condition_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/condition_x [0])
  );
  FDRE   \lm32_cpu/logic_op_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/logic_op_x [3])
  );
  FDRE   \lm32_cpu/adder_op_x_n  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d_INV_677_o ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/adder_op_x_n_7159 )
  );
  FDRE   \lm32_cpu/adder_op_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/adder_op_x_6400 )
  );
  FDRE   \lm32_cpu/load_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/load_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_x_7161 )
  );
  FDRE   \lm32_cpu/store_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/store_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/store_x_7160 )
  );
  FDRE   \lm32_cpu/write_idx_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_x [4])
  );
  FDRE   \lm32_cpu/write_idx_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_x [3])
  );
  FDRE   \lm32_cpu/write_idx_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_x [2])
  );
  FDRE   \lm32_cpu/write_idx_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_x [1])
  );
  FDRE   \lm32_cpu/write_idx_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_idx_x [0])
  );
  FDRE   \lm32_cpu/x_result_sel_sext_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_sext_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/x_result_sel_sext_x_7175 )
  );
  FDRE   \lm32_cpu/x_result_sel_mc_arith_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_mc_arith_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/x_result_sel_mc_arith_x_7176 )
  );
  FDRE   \lm32_cpu/x_result_sel_add_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_add_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/x_result_sel_add_x_7174 )
  );
  FDRE   \lm32_cpu/x_result_sel_csr_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_csr_d ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/x_result_sel_csr_x_7177 )
  );
  FDRE   \lm32_cpu/interrupt_unit/im_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [31])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [30])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [29])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [28])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [27])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [26])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [25])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [24])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [23])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [22])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [21])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [20])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [19])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [18])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [17])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [16])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [15])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [14])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [13])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [12])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [11])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [10])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [9])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [8])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [7])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [6])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [5])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [4])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [3])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [2])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [1])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/im [0])
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<29>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_7556 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<29>_rt_9448 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<29> )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_7557 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_rt_9395 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<28> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_7557 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_rt_9395 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_7556 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_7558 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_rt_9396 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<27> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_7558 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_rt_9396 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_7557 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_7559 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_rt_9397 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<26> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_7559 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_rt_9397 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_7558 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_7560 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_rt_9398 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<25> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_7560 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_rt_9398 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_7559 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_7561 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_rt_9399 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<24> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_7561 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_rt_9399 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_7560 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_7562 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_rt_9400 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<23> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_7562 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_rt_9400 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_7561 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_7563 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_rt_9401 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<22> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_7563 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_rt_9401 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_7562 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_7564 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_rt_9402 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<21> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_7564 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_rt_9402 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_7563 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_7565 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_rt_9403 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<20> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_7565 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_rt_9403 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_7564 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_7566 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_rt_9404 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<19> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_7566 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_rt_9404 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_7565 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_7567 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_rt_9405 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<18> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_7567 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_rt_9405 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_7566 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_7568 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_rt_9406 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<17> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_7568 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_rt_9406 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_7567 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_7569 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_rt_9407 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<16> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_7569 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_rt_9407 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_7568 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_7570 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_rt_9408 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<15> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_7570 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_rt_9408 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_7569 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_7571 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_rt_9409 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<14> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_7571 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_rt_9409 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_7570 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_7572 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_rt_9410 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<13> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_7572 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_rt_9410 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_7571 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_7573 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_rt_9411 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<12> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_7573 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_rt_9411 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_7572 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_7574 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_rt_9412 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<11> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_7574 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_rt_9412 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_7573 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_7575 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_rt_9413 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<10> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_7575 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_rt_9413 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_7574 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_7576 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_rt_9414 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<9> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_7576 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_rt_9414 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_7575 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_7577 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_rt_9415 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<8> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_7577 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_rt_9415 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_7576 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_7578 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_rt_9416 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<7> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_7578 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_rt_9416 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_7577 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_7579 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_rt_9417 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<6> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_7579 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_rt_9417 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_7578 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_7580 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_rt_9418 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<5> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_7580 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_rt_9418 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_7579 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_7581 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_rt_9419 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<4> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_7581 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_rt_9419 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_7580 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_7582 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_rt_9420 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<3> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_7582 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_rt_9420 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_7581 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_7583 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_rt_9421 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<2> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_7583 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_rt_9421 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_7582 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<0>_7584 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_rt_9422 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<1> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<0>_7584 ),
    .DI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_rt_9422 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_7583 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<0> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(soc_basesoc_sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<0>_7584 )
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [31])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [30])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [29])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [28])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [27])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [26])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [25])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [24])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [23])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [22])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [21])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [20])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [19])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [18])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [17])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [16])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [15])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [14])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [13])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [12])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [11])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [10])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [9])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [8])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [7])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [6])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [5])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [4])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [3])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0123 ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [2])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [31]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [31])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [30]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [30])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [29]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [29])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [28]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [28])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [27]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [27])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [26]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [26])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [25]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [25])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [24]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [24])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [23]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [23])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [22]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [22])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [21]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [21])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [20]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [20])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [19]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [19])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [18]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [18])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [17]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [17])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [16]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [16])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [15]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [15])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [14]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [14])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [13]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [13])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [12]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [12])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [11])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [10])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [9])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [8])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [7])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [6])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [5])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [4])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [3])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [1])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/wb_data_f [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [0])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_d_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [31])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [30])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [29])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [28])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [27])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [26])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [25])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [24])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [23])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [22])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [21])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [20])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [19])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [18])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [17])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [16])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [15])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [14])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [13])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [12])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [11])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [10])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [9])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [8])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [7])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [6])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [5])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [4])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [3])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [1])
  );
  FDRE   \lm32_cpu/instruction_unit/wb_data_f_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0143_inv ),
    .D(vns_basesoc_shared_dat_r[0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/wb_data_f [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv1 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [0])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_sel_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_sel_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_sel_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_sel_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/sign_extend_w  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/sign_extend_m_7759 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_w_7762 )
  );
  FDR   \lm32_cpu/load_store_unit/data_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [31])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [30])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [29])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [28])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [27])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [26])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [25])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [24])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [23])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [22])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [21])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [20])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [19])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [18])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [17])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [16])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [15])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [14])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [13])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [12])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [11])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [10])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [9])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [8])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [7])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [6])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [5])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [4])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [3])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/data_w [0])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/size_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/size_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/sign_extend_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_m_7759 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0242_inv ),
    .D(vns_basesoc_shared_dat_r[0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0232_inv ),
    .D(\lm32_cpu/operand_m [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/size_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/size_m [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<32>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [31]),
    .LI(soc_basesoc_sdram_tfawcon_ready),
    .O(\lm32_cpu/mc_arithmetic/t [32])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/t [31])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [31])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/t [30])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [30])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/t [29])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [29])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/t [28])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [28])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/t [27])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [27])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/t [26])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [26])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/t [25])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [25])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/t [24])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [24])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/t [23])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [23])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/t [22])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [22])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/t [21])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [21])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/t [20])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [20])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/t [19])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [19])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/t [18])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [18])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/t [17])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [17])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/t [16])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [16])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/t [15])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [15])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/t [14])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [14])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/t [13])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [13])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/t [12])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [12])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/t [11])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [11])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/t [10])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [10])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/t [9])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [9])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/t [8])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [8])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/t [7])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [7])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/t [6])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [6])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/t [5])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [5])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/t [4])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [4])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/t [3])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [3])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/t [2])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [2])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/t [1])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [1])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/t [0])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<0>  (
    .CI(soc_basesoc_sdram_tfawcon_ready),
    .DI(\lm32_cpu/mc_arithmetic/a [31]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/a [31]),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<30>_7901 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<31>_7900 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [31]),
    .I1(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<31>_7900 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<29>_7903 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<30>_7902 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<30> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<29>_7903 ),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<30>_7902 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<30>_7901 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<30>_7902 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<28>_7905 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<29>_7904 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<29> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<28>_7905 ),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<29>_7904 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<29>_7903 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<29>_7904 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<27>_7907 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<28>_7906 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<28> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<27>_7907 ),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<28>_7906 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<28>_7905 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<28>_7906 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<26>_7909 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<27>_7908 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<27> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<26>_7909 ),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<27>_7908 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<27>_7907 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<27>_7908 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<25>_7911 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<26>_7910 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<26> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<25>_7911 ),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<26>_7910 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<26>_7909 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<26>_7910 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<24>_7913 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<25>_7912 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<25> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<24>_7913 ),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<25>_7912 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<25>_7911 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<25>_7912 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<23>_7915 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<24>_7914 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<24> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<23>_7915 ),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<24>_7914 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<24>_7913 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<24>_7914 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<22>_7917 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<23>_7916 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<23> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<22>_7917 ),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<23>_7916 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<23>_7915 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<23>_7916 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<21>_7919 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<22>_7918 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<22> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<21>_7919 ),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<22>_7918 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<22>_7917 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<22>_7918 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<20>_7921 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<21>_7920 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<21> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<20>_7921 ),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<21>_7920 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<21>_7919 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<21>_7920 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<19>_7923 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<20>_7922 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<20> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<19>_7923 ),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<20>_7922 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<20>_7921 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<20>_7922 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<18>_7925 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<19>_7924 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<19> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<18>_7925 ),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<19>_7924 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<19>_7923 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<19>_7924 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<17>_7927 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<18>_7926 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<18> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<17>_7927 ),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<18>_7926 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<18>_7925 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<18>_7926 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<16>_7929 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<17>_7928 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<17> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<16>_7929 ),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<17>_7928 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<17>_7927 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<17>_7928 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<15>_7931 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<16>_7930 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<16> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<15>_7931 ),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<16>_7930 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<16>_7929 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<16>_7930 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<14>_7933 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<15>_7932 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<15> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<14>_7933 ),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<15>_7932 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<15>_7931 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<15>_7932 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<13>_7935 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<14>_7934 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<14> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<13>_7935 ),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<14>_7934 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<14>_7933 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<14>_7934 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<12>_7937 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<13>_7936 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<13> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<12>_7937 ),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<13>_7936 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<13>_7935 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<13>_7936 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<11>_7939 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<12>_7938 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<12> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<11>_7939 ),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<12>_7938 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<12>_7937 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<12>_7938 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<10>_7941 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<11>_7940 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<11> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<10>_7941 ),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<11>_7940 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<11>_7939 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<11>_7940 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<9>_7943 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<10>_7942 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<10> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<9>_7943 ),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<10>_7942 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<10>_7941 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<10>_7942 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<8>_7945 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<9>_7944 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<9> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<8>_7945 ),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<9>_7944 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<9>_7943 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<9>_7944 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<7>_7947 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<8>_7946 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<8> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<7>_7947 ),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<8>_7946 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<8>_7945 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<8>_7946 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<6>_7949 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<7>_7948 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<7> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<6>_7949 ),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<7>_7948 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<7>_7947 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<7>_7948 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<5>_7951 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<6>_7950 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<6> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<5>_7951 ),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<6>_7950 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<6>_7949 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<6>_7950 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<4>_7953 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<5>_7952 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<5> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<4>_7953 ),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<5>_7952 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<5>_7951 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<5>_7952 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<3>_7955 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<4>_7954 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<4> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<3>_7955 ),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<4>_7954 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<4>_7953 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<4>_7954 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<2>_7957 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<3>_7956 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<3> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<2>_7957 ),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<3>_7956 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<3>_7955 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<3>_7956 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<1>_7959 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<2>_7958 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<2> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<1>_7959 ),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<2>_7958 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<2>_7957 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<2>_7958 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<0>_7961 ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<1>_7960 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<1> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<0>_7961 ),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<1>_7960 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<1>_7959 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<1>_7960 )
  );
  XORCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_xor<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .LI(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<0>_7962 ),
    .O(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<0> )
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<0>  (
    .CI(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<0>_7962 ),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_cy<0>_7961 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/Madd_p[31]_a[31]_add_40_OUT_lut<0>_7962 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In_7964 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd3  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd3-In ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<31> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<30> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<29> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<28> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<27> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<26> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<25> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<24> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<23> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<22> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<21> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<20> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<19> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<18> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<17> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<16> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<15> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<14> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<13> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<12> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<11> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<10> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<9> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<8> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<7> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<6> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0212_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [30]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [29]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [28]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [27]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [26]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [25]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [24]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [23]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [22]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [21]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [20]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [19]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [18]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [17]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [16]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [15]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [14]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [13]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [12]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [11]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [10]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [9]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [8]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [7]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [6]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [5]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [4]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [3]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [2]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [1]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0151_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0140 [0]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/p [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0227_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0227_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0227_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0227_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0227_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0227_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<31> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<30> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<29> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<28> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<27> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<26> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<25> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<24> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<23> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<22> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<21> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<20> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<19> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<18> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<17> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<16> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<15> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<14> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<13> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<12> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<11> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<10> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<9> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<8> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<7> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<6> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0188_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/b [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<31> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<30> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<29> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<28> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<27> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<26> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<25> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<24> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<23> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<22> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<21> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<20> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<19> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<18> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<17> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<16> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<15> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<14> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<13> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<12> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<11> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<10> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<9> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<8> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<7> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<6> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<5> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<4> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<3> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<2> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<1> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0168_inv ),
    .D(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<0> ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/a [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/divide_by_zero_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state[2]_GND_29_o_Mux_60_o ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/divide_by_zero_x_7381 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  vns_xilinxasyncresetsynchronizerimpl01 (
    .I0(soc_front_panel_done),
    .I1(cpu_reset_IBUF_1),
    .O(vns_xilinxasyncresetsynchronizerimpl0)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  vns_xilinxasyncresetsynchronizerimpl31 (
    .I0(sys_rst),
    .I1(soc_crg_dcm_base50_locked),
    .O(vns_xilinxasyncresetsynchronizerimpl3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n111371 (
    .I0(soc_phase_sel_1_9803),
    .I1(soc_basesoc_sdram_storage_0_1_9802),
    .O(_n11137)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o1 (
    .I0(soc_suart_phase_accumulator_tx_31_2415),
    .I1(soc_suart_tx_busy_2271),
    .O(soc_suart_uart_clk_txen_soc_suart_tx_busy_AND_1296_o)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  soc_suart_sink_valid_soc_suart_sink_ready_AND_1295_o1 (
    .I0(soc_suart_sink_ready_1269),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .O(soc_suart_sink_valid_soc_suart_sink_ready_AND_1295_o)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  soc_half_rate_phy_dqs_t_d01 (
    .I0(soc_half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(soc_half_rate_phy_postamble_235),
    .O(soc_half_rate_phy_dqs_t_d0)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \soc_spiflash_i1[1]_PWR_1_o_equal_1859_o<1>1  (
    .I0(soc_spiflash_clk_5530),
    .I1(soc_basesoc_sdram_bandwidth_period_5529),
    .O(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  soc_basesoc_ack1 (
    .I0(vns_new_master_rdata_valid4_1157),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(vns_new_master_wdata_ready1_1155),
    .I3(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .O(soc_basesoc_ack)
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n6765<2>1  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .O(_n6765)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  out11 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .O(n1537)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o<3>1  (
    .I0(soc_opsis_i2c_counter[3]),
    .I1(soc_opsis_i2c_counter[2]),
    .I2(soc_opsis_i2c_counter[1]),
    .I3(soc_opsis_i2c_counter[0]),
    .O(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  soc_suart_irq1 (
    .I0(soc_suart_tx_pending_2274),
    .I1(soc_suart_eventmanager_storage[0]),
    .I2(soc_suart_rx_pending_2275),
    .I3(soc_suart_eventmanager_storage[1]),
    .O(soc_suart_irq)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0215<4>1  (
    .I0(soc_suart_rx_fifo_level0[4]),
    .I1(soc_suart_rx_fifo_level0[3]),
    .I2(soc_suart_rx_fifo_level0[2]),
    .I3(soc_suart_rx_fifo_level0[1]),
    .I4(soc_suart_rx_fifo_level0[0]),
    .O(n0215)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(_n12999),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(_n13032),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \soc_basesoc_sdram_max_time1<3>1  (
    .I0(soc_basesoc_sdram_time1[3]),
    .I1(soc_basesoc_sdram_time1[2]),
    .I2(soc_basesoc_sdram_time1[1]),
    .I3(soc_basesoc_sdram_time1[0]),
    .O(soc_basesoc_sdram_max_time1)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \vns_basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\soc_basesoc_interface_adr[13] ),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[11] ),
    .I3(\soc_basesoc_interface_adr[10] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .O(vns_basesoc_csrbankarray_csrbank2_sel)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11982_inv1 (
    .I0(soc_basesoc_sdram_twtrcon_count[0]),
    .I1(soc_basesoc_sdram_twtrcon_ready_2330),
    .I2(soc_basesoc_sdram_twtrcon_count[2]),
    .I3(soc_basesoc_sdram_twtrcon_count[1]),
    .O(_n11982_inv)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  soc_suart_tx_busy_inv_01 (
    .I0(sys_rst),
    .I1(soc_suart_tx_busy_2271),
    .O(soc_suart_tx_busy_inv_0)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \n6248<32>1  (
    .I0(Madd_n6248_cy[31]),
    .I1(soc_suart_rx_busy_2273),
    .O(\n6248<32>1_3962 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  soc_suart_rx_busy_inv1_01 (
    .I0(sys_rst),
    .I1(soc_suart_rx_busy_2273),
    .O(soc_suart_rx_busy_inv1_0)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n11300_inv1 (
    .I0(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o ),
    .I1(soc_dna_cnt[0]),
    .O(_n11300_inv)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  vns_opsisi2c_sda_oe_inv1 (
    .I0(vns_opsisi2c_storage_2180),
    .I1(soc_opsis_i2c_master_storage[1]),
    .I2(soc_opsis_i2c_sda_drv_reg_1231),
    .O(vns_opsisi2c_sda_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  soc_spiflash_oe_inv1 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_bitbang_storage[3]),
    .I2(soc_spiflash_dq_oe_2278),
    .O(soc_spiflash_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  vns_opsisi2c_scl_oe_inv1 (
    .I0(soc_opsis_i2c_scl_drv_reg_940),
    .I1(vns_opsisi2c_storage_2180),
    .O(vns_opsisi2c_scl_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \vns_opsisi2c_state__n12059<1>1  (
    .I0(vns_opsisi2c_state_FSM_FFd4_1274),
    .I1(vns_opsisi2c_state_FSM_FFd3_1273),
    .I2(vns_opsisi2c_state_FSM_FFd2_1272),
    .O(soc_opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  _n11990_inv1 (
    .I0(pwrsw_IBUF_3),
    .I1(soc_front_panel_done),
    .O(_n11990_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n11550_inv1 (
    .I0(soc_basesoc_sdram_bandwidth_cmd_is_read_1152),
    .I1(soc_basesoc_sdram_bandwidth_cmd_valid_1150),
    .I2(soc_basesoc_sdram_bandwidth_cmd_ready_1151),
    .I3(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .O(_n11550_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n11556_inv1 (
    .I0(soc_basesoc_sdram_bandwidth_cmd_is_write_1153),
    .I1(soc_basesoc_sdram_bandwidth_cmd_valid_1150),
    .I2(soc_basesoc_sdram_bandwidth_cmd_ready_1151),
    .I3(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .O(_n11556_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n12000_inv1 (
    .I0(soc_suart_phase_accumulator_rx_31_2446),
    .I1(soc_suart_rx_busy_2273),
    .O(_n12000_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \vns_cache_state_FSM_FFd2-In1  (
    .I0(vns_cache_state_FSM_FFd3_5173),
    .I1(vns_cache_state_FSM_FFd2_5174),
    .I2(\soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o ),
    .O(\vns_cache_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \vns_cache_state_FSM_FFd1-In1  (
    .I0(vns_cache_state_FSM_FFd2_5174),
    .I1(vns_cache_state_FSM_FFd3_5173),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .O(\vns_cache_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  soc_basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed2<0>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .O(vns_rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed2<1>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .O(vns_rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed2<2>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .O(vns_rhs_array_muxed2[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  soc_basesoc_sdram_choose_req_grant_SF901 (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .O(soc_basesoc_sdram_choose_req_grant_SF90)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed8<0>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .O(vns_rhs_array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed8<1>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .O(vns_rhs_array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed8<2>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .O(vns_rhs_array_muxed8[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_opsis_i2c_slave_addr_re_01 (
    .I0(soc_opsis_i2c_slave_addr_re_1192),
    .I1(sys_rst),
    .O(soc_opsis_i2c_slave_addr_re_0)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed0151 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[9]),
    .I2(soc_half_rate_phy_record1_address[9]),
    .O(vns_array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed0141 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[8]),
    .I2(soc_half_rate_phy_record1_address[8]),
    .O(vns_array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed0131 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[7]),
    .I2(soc_half_rate_phy_record1_address[7]),
    .O(vns_array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed0121 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[6]),
    .I2(soc_half_rate_phy_record1_address[6]),
    .O(vns_array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed0111 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[5]),
    .I2(soc_half_rate_phy_record1_address[5]),
    .O(vns_array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed0101 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[4]),
    .I2(soc_half_rate_phy_record1_address[4]),
    .O(vns_array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed091 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[3]),
    .I2(soc_half_rate_phy_record1_address[3]),
    .O(vns_array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed081 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[2]),
    .I2(soc_half_rate_phy_record1_address[2]),
    .O(vns_array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed071 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[1]),
    .I2(soc_half_rate_phy_record1_address[1]),
    .O(vns_array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed051 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[13]),
    .I2(soc_half_rate_phy_record1_address[13]),
    .O(vns_array_muxed0[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed041 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[12]),
    .I2(soc_half_rate_phy_record1_address[12]),
    .O(vns_array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed031 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[11]),
    .I2(soc_half_rate_phy_record1_address[11]),
    .O(vns_array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed021 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[10]),
    .I2(soc_half_rate_phy_record1_address[10]),
    .O(vns_array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed011 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_address[0]),
    .I2(soc_half_rate_phy_record1_address[0]),
    .O(vns_array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed1312 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_bank[2]),
    .I2(soc_half_rate_phy_record1_bank[2]),
    .O(vns_array_muxed1[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed1211 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_bank[1]),
    .I2(soc_half_rate_phy_record1_bank[1]),
    .O(vns_array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed1111 (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_record0_bank[0]),
    .I2(soc_half_rate_phy_record1_bank[0]),
    .O(vns_array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed311 (
    .I0(ddram_ras_n_BRB0_9487),
    .I1(N1648),
    .I2(N1649),
    .O(ddram_ras_n_OBUF_230)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_array_muxed511 (
    .I0(ddram_ras_n_BRB0_9487),
    .I1(N1654),
    .I2(N1655),
    .O(ddram_we_n_OBUF_232)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata321 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[9]),
    .O(soc_basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata311 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[8]),
    .O(soc_basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata301 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[7]),
    .O(soc_basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata291 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[6]),
    .O(soc_basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata281 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[5]),
    .O(soc_basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata271 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[4]),
    .O(soc_basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata261 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[3]),
    .O(soc_basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata251 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[31]),
    .O(soc_basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata241 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[30]),
    .O(soc_basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata231 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[2]),
    .O(soc_basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata221 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[29]),
    .O(soc_basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata211 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[28]),
    .O(soc_basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata201 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[27]),
    .O(soc_basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata191 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[26]),
    .O(soc_basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata181 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[25]),
    .O(soc_basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata171 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[24]),
    .O(soc_basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata161 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[23]),
    .O(soc_basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata151 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[22]),
    .O(soc_basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata141 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[21]),
    .O(soc_basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata131 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[20]),
    .O(soc_basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata121 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[1]),
    .O(soc_basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata111 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[19]),
    .O(soc_basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata101 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[18]),
    .O(soc_basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata91 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[17]),
    .O(soc_basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata81 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[16]),
    .O(soc_basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata71 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[15]),
    .O(soc_basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata61 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[14]),
    .O(soc_basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata51 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[13]),
    .O(soc_basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata41 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[12]),
    .O(soc_basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata31 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[11]),
    .O(soc_basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata21 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[10]),
    .O(soc_basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p0_rddata11 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata[0]),
    .O(soc_basesoc_sdram_inti_p0_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44301 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(vns_basesoc_grant_2331),
    .O(Mmux_vns_rhs_array_muxed44301_9430)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44291 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(Mmux_vns_rhs_array_muxed44291_9429)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44281 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(Mmux_vns_rhs_array_muxed44281_9428)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44271 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(Mmux_vns_rhs_array_muxed44271_9427)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44261 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(vns_basesoc_grant_2331),
    .O(Mmux_vns_rhs_array_muxed44261_9426)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44251 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(vns_basesoc_grant_2331),
    .O(Mmux_vns_rhs_array_muxed44251_9425)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44241 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(vns_basesoc_grant_2331),
    .O(Mmux_vns_rhs_array_muxed44241_9424)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44231 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(vns_basesoc_grant_2331),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44221 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(\vns_rhs_array_muxed44[29] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44211 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\vns_rhs_array_muxed44[28] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44201 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(vns_basesoc_grant_1_9810),
    .O(\vns_rhs_array_muxed44[27] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44191 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I2(vns_basesoc_grant_1_9810),
    .O(\vns_rhs_array_muxed44[26] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44181 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I2(vns_basesoc_grant_1_9810),
    .O(\vns_rhs_array_muxed44[25] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44171 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(vns_basesoc_grant_1_9810),
    .O(\vns_rhs_array_muxed44[24] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44161 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(vns_basesoc_grant_2_9811),
    .O(\vns_rhs_array_muxed44[23] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44151 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(\vns_rhs_array_muxed44[22] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44141 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(\vns_rhs_array_muxed44[21] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44131 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(\vns_rhs_array_muxed44[20] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44121 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(vns_basesoc_grant_2331),
    .O(\vns_rhs_array_muxed44[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44111 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(\vns_rhs_array_muxed44[19] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44101 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(\vns_rhs_array_muxed44[18] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed4491 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(\vns_rhs_array_muxed44[17] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed4481 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(\vns_rhs_array_muxed44[16] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed4471 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\vns_rhs_array_muxed44[15] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed4461 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(\vns_rhs_array_muxed44[14] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4451 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(vns_basesoc_grant_3_9826),
    .O(\vns_rhs_array_muxed44[13] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4441 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I2(vns_basesoc_grant_2331),
    .O(\vns_rhs_array_muxed44[12] )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4431 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(vns_basesoc_grant_2331),
    .O(\vns_rhs_array_muxed44[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed4421 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(Mmux_vns_rhs_array_muxed4421_9431)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4411 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(vns_basesoc_grant_2331),
    .O(\vns_rhs_array_muxed44[0] )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  soc_basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p0_rddata_valid_1010),
    .O(soc_basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata321 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[9]),
    .O(soc_basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata311 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[8]),
    .O(soc_basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata301 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[7]),
    .O(soc_basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata291 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[6]),
    .O(soc_basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata281 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[5]),
    .O(soc_basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata271 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[4]),
    .O(soc_basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata261 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[3]),
    .O(soc_basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata251 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[31]),
    .O(soc_basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata241 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[30]),
    .O(soc_basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata231 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[2]),
    .O(soc_basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata221 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[29]),
    .O(soc_basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata211 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[28]),
    .O(soc_basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata201 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[27]),
    .O(soc_basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata191 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[26]),
    .O(soc_basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata181 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[25]),
    .O(soc_basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata171 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[24]),
    .O(soc_basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata161 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[23]),
    .O(soc_basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata151 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[22]),
    .O(soc_basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata141 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[21]),
    .O(soc_basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata131 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[20]),
    .O(soc_basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata121 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[1]),
    .O(soc_basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata111 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[19]),
    .O(soc_basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata101 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[18]),
    .O(soc_basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata91 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[17]),
    .O(soc_basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata81 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[16]),
    .O(soc_basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata71 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[15]),
    .O(soc_basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata61 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[14]),
    .O(soc_basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata51 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[13]),
    .O(soc_basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata41 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[12]),
    .O(soc_basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata31 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[11]),
    .O(soc_basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata21 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[10]),
    .O(soc_basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p1_rddata11 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p1_rddata[0]),
    .O(soc_basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata_valid_1075),
    .O(soc_basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata321 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[9]),
    .O(soc_basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata311 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[8]),
    .O(soc_basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata301 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[7]),
    .O(soc_basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata291 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[6]),
    .O(soc_basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata281 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[5]),
    .O(soc_basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata271 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[4]),
    .O(soc_basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata261 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[3]),
    .O(soc_basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata251 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[31]),
    .O(soc_basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata241 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[30]),
    .O(soc_basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata231 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[2]),
    .O(soc_basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata221 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[29]),
    .O(soc_basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata211 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[28]),
    .O(soc_basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata201 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[27]),
    .O(soc_basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata191 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[26]),
    .O(soc_basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata181 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[25]),
    .O(soc_basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata171 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[24]),
    .O(soc_basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata161 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[23]),
    .O(soc_basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata151 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[22]),
    .O(soc_basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata141 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[21]),
    .O(soc_basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata131 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[20]),
    .O(soc_basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata121 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[1]),
    .O(soc_basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata111 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[19]),
    .O(soc_basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata101 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[18]),
    .O(soc_basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata91 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[17]),
    .O(soc_basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata81 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[16]),
    .O(soc_basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata71 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[15]),
    .O(soc_basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata61 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[14]),
    .O(soc_basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata51 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[13]),
    .O(soc_basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata41 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[12]),
    .O(soc_basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata31 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[11]),
    .O(soc_basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata21 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[10]),
    .O(soc_basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p2_rddata11 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p2_rddata[0]),
    .O(soc_basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata321 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[9]),
    .O(soc_basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata311 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[8]),
    .O(soc_basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata301 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[7]),
    .O(soc_basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata291 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[6]),
    .O(soc_basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata281 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[5]),
    .O(soc_basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata271 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[4]),
    .O(soc_basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata261 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[3]),
    .O(soc_basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata251 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[31]),
    .O(soc_basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata241 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[30]),
    .O(soc_basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata231 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[2]),
    .O(soc_basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata221 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[29]),
    .O(soc_basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata211 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[28]),
    .O(soc_basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata201 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[27]),
    .O(soc_basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata191 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[26]),
    .O(soc_basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata181 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[25]),
    .O(soc_basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata171 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[24]),
    .O(soc_basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata161 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[23]),
    .O(soc_basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata151 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[22]),
    .O(soc_basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata141 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[21]),
    .O(soc_basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata131 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[20]),
    .O(soc_basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata121 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[1]),
    .O(soc_basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata111 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[19]),
    .O(soc_basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata101 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[18]),
    .O(soc_basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata91 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[17]),
    .O(soc_basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata81 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[16]),
    .O(soc_basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata71 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[15]),
    .O(soc_basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata61 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[14]),
    .O(soc_basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata51 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[13]),
    .O(soc_basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata41 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[12]),
    .O(soc_basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata31 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[11]),
    .O(soc_basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata21 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[10]),
    .O(soc_basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_soc_basesoc_sdram_inti_p3_rddata11 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(soc_dfi_dfi_p3_rddata[0]),
    .O(soc_basesoc_sdram_inti_p3_rddata[0])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid8 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I1(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I2(soc_basesoc_sdram_bankmachine0_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid11 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I1(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I2(soc_basesoc_sdram_bankmachine1_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid21 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I1(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I2(soc_basesoc_sdram_bankmachine2_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid31 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I1(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I2(soc_basesoc_sdram_bankmachine3_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid41 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I1(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I2(soc_basesoc_sdram_bankmachine4_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid51 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I1(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I2(soc_basesoc_sdram_bankmachine5_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid61 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I1(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I2(soc_basesoc_sdram_bankmachine6_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  soc_basesoc_sdram_cmd_valid71 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I1(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I2(soc_basesoc_sdram_bankmachine7_row_hit),
    .I3(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45321 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(vns_rhs_array_muxed45[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45311 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(vns_rhs_array_muxed45[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45301 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(vns_rhs_array_muxed45[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45291 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(vns_rhs_array_muxed45[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45281 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(vns_rhs_array_muxed45[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45271 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(vns_rhs_array_muxed45[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45261 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(vns_rhs_array_muxed45[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45251 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(vns_rhs_array_muxed45[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45241 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(vns_rhs_array_muxed45[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45231 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(vns_rhs_array_muxed45[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45221 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(vns_rhs_array_muxed45[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45211 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(vns_rhs_array_muxed45[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45201 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(vns_rhs_array_muxed45[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45191 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(vns_rhs_array_muxed45[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45181 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(vns_rhs_array_muxed45[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45171 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(vns_rhs_array_muxed45[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45161 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(vns_rhs_array_muxed45[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45151 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(vns_rhs_array_muxed45[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45141 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(vns_rhs_array_muxed45[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45131 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(vns_rhs_array_muxed45[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45121 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(vns_rhs_array_muxed45[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45111 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(vns_rhs_array_muxed45[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed45101 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(vns_rhs_array_muxed45[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4591 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(vns_rhs_array_muxed45[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4581 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(vns_rhs_array_muxed45[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4571 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(vns_rhs_array_muxed45[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4561 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(vns_rhs_array_muxed45[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4551 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(vns_rhs_array_muxed45[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4541 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(vns_rhs_array_muxed45[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4531 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(vns_rhs_array_muxed45[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4521 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(vns_rhs_array_muxed45[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_vns_rhs_array_muxed4511 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(vns_rhs_array_muxed45[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_clk_5530),
    .I2(soc_spiflash_bitbang_storage[1]),
    .O(spiflash4x_clk_OBUF_3024)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_vns_opsisi2c_scl_o11 (
    .I0(vns_opsisi2c_storage_2180),
    .I1(soc_opsis_i2c_master_storage[0]),
    .O(vns_opsisi2c_scl_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_vns_opsisi2c_sda_o11 (
    .I0(vns_opsisi2c_storage_2180),
    .I1(soc_opsis_i2c_master_storage[2]),
    .O(vns_opsisi2c_sda_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_cs_n_2279),
    .I2(soc_spiflash_bitbang_storage[2]),
    .O(spiflash4x_cs_n_OBUF_3043)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_soc_spiflash_o41 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_sr[31]),
    .O(soc_spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_soc_spiflash_o31 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_sr[30]),
    .O(soc_spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_soc_spiflash_o21 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_sr[29]),
    .O(soc_spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_soc_spiflash_o11 (
    .I0(soc_spiflash_bitbang_en_storage_2249),
    .I1(soc_spiflash_sr[28]),
    .I2(soc_spiflash_bitbang_storage[0]),
    .O(soc_spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \soc_half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(vns_new_master_wdata_ready1_1155),
    .I1(soc_basesoc_sdram_storage[0]),
    .O(soc_half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_suart_tx_fifo_produce_xor<1>11  (
    .I0(soc_suart_tx_fifo_produce[1]),
    .I1(soc_suart_tx_fifo_produce[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_suart_tx_fifo_consume_xor<1>11  (
    .I0(soc_suart_tx_fifo_consume[1]),
    .I1(soc_suart_tx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_dna_cnt_xor<1>11  (
    .I0(soc_dna_cnt[1]),
    .I1(soc_dna_cnt[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_suart_rx_fifo_produce_xor<1>11  (
    .I0(soc_suart_rx_fifo_produce[1]),
    .I1(soc_suart_rx_fifo_produce[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_suart_rx_fifo_consume_xor<1>11  (
    .I0(soc_suart_rx_fifo_consume[1]),
    .I1(soc_suart_rx_fifo_consume[0]),
    .O(\Result<1>10 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>18 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>21 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>24 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>27 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>30 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>33 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_suart_rx_bitcount_xor<1>11  (
    .I0(soc_suart_rx_bitcount[1]),
    .I1(soc_suart_rx_bitcount[0]),
    .O(\Result<1>43 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_soc_suart_tx_bitcount_xor<1>11  (
    .I0(soc_suart_tx_bitcount[1]),
    .I1(soc_suart_tx_bitcount[0]),
    .O(\Result<1>44 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  Mmux_vns_rhs_array_muxed4811 (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I1(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I2(vns_basesoc_grant_2331),
    .O(\vns_cache_state_FSM_FFd3-In1 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7082<2>1  (
    .I0(vns_bankmachine0_state_FSM_FFd2_5182),
    .I1(vns_bankmachine0_state_FSM_FFd3_5181),
    .I2(vns_bankmachine0_state_FSM_FFd1_1277),
    .O(_n7082)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7385<2>1  (
    .I0(vns_bankmachine1_state_FSM_FFd2_5187),
    .I1(vns_bankmachine1_state_FSM_FFd3_5186),
    .I2(vns_bankmachine1_state_FSM_FFd1_1279),
    .O(_n7385)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7701<2>1  (
    .I0(vns_bankmachine2_state_FSM_FFd2_5197),
    .I1(vns_bankmachine2_state_FSM_FFd3_5196),
    .I2(vns_bankmachine2_state_FSM_FFd1_1281),
    .O(_n7701)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7697<2>1  (
    .I0(vns_bankmachine3_state_FSM_FFd2_5202),
    .I1(vns_bankmachine3_state_FSM_FFd3_5201),
    .I2(vns_bankmachine3_state_FSM_FFd1_1283),
    .O(_n7697)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7218<2>1  (
    .I0(vns_bankmachine6_state_FSM_FFd2_5217),
    .I1(vns_bankmachine6_state_FSM_FFd3_5216),
    .I2(vns_bankmachine6_state_FSM_FFd1_1289),
    .O(_n7218)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7705<2>1  (
    .I0(vns_bankmachine7_state_FSM_FFd2_5207),
    .I1(vns_bankmachine7_state_FSM_FFd3_5206),
    .I2(vns_bankmachine7_state_FSM_FFd1_1291),
    .O(_n7705)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6741<2>1  (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(vns_bankmachine0_state_FSM_FFd2_5182),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .O(_n6741)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6723<2>1  (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(vns_bankmachine1_state_FSM_FFd2_5187),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .O(_n6723)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6809<2>1  (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(vns_bankmachine2_state_FSM_FFd2_5197),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .O(_n6809)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6777<2>1  (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(vns_bankmachine3_state_FSM_FFd2_5202),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .O(_n6777)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6748<2>1  (
    .I0(vns_bankmachine4_state_FSM_FFd1_1285),
    .I1(vns_bankmachine4_state_FSM_FFd2_5192),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .O(_n6748)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7012<2>1  (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(vns_bankmachine5_state_FSM_FFd2_5212),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .O(_n7012)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6734<2>1  (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(vns_bankmachine6_state_FSM_FFd2_5217),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .O(_n6734)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7304<2>1  (
    .I0(vns_bankmachine7_state_FSM_FFd1_1291),
    .I1(vns_bankmachine7_state_FSM_FFd2_5207),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .O(_n7304)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  _n11396_inv1 (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I4(soc_basesoc_sdram_zqcs_executer_start),
    .I5(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .O(_n11396_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_soc_spiflash_i1_cy<0>1  (
    .I0(soc_spiflash_clk_5530),
    .I1(soc_basesoc_sdram_bandwidth_period_5529),
    .O(Mcount_soc_spiflash_i1_cy[0])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  soc_basesoc_sdram_choose_req_want_reads_inv1 (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_choose_req_want_reads_inv)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  soc_basesoc_sdram_choose_req_want_writes_inv1 (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .O(soc_basesoc_sdram_choose_req_want_writes_inv)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(\soc_basesoc_interface_adr[1] ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  _n1304111 (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(\soc_basesoc_interface_adr[0] ),
    .O(_n130411)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  _n1304411 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .O(_n130441)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>11  (
    .I0(soc_basesoc_sdram_sequencer_counter[0]),
    .I1(soc_basesoc_sdram_sequencer_counter[2]),
    .I2(soc_basesoc_sdram_sequencer_counter[3]),
    .I3(soc_basesoc_sdram_sequencer_counter[4]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6188 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \vns_basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\soc_basesoc_interface_adr[13] ),
    .I1(\soc_basesoc_interface_adr[11] ),
    .I2(\soc_basesoc_interface_adr[10] ),
    .O(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT1111  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT111 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  soc_basesoc_sdram_bandwidth_update_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I4(\Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT111 ),
    .O(soc_basesoc_sdram_bandwidth_update_re)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  Mmux_vns_array_muxed2011 (
    .I0(soc_basesoc_sdram_choose_req_want_writes_inv),
    .I1(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o),
    .I2(vns_rhs_array_muxed9),
    .I3(soc_basesoc_sdram_choose_req_want_reads_inv),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I5(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o1),
    .O(vns_array_muxed20)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we2 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I1(soc_basesoc_port_cmd_ready11_6192),
    .O(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \soc_basesoc_sdram_zqcs_executer_start_soc_basesoc_sdram_zqcs_executer_counter[4]_AND_1312_o11  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .O(\soc_basesoc_sdram_zqcs_executer_start_soc_basesoc_sdram_zqcs_executer_counter[4]_AND_1312_o1 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1 (
    .I0(soc_basesoc_port_cmd_ready3),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(soc_basesoc_port_cmd_ready21),
    .O(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n11889_inv211 (
    .I0(soc_suart_rx_bitcount[1]),
    .I1(soc_suart_rx_bitcount[2]),
    .I2(soc_suart_phase_accumulator_rx_31_2446),
    .O(_n11889_inv21)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we2 (
    .I0(soc_basesoc_port_cmd_ready3),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .O(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  _n11392_inv1 (
    .I0(soc_basesoc_sdram_sequencer_counter[1]),
    .I1(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 ),
    .I2(soc_basesoc_sdram_sequencer_start0),
    .I3(soc_basesoc_sdram_sequencer_counter[5]),
    .O(_n11392_inv)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n11343_inv1 (
    .I0(soc_suart_phase_accumulator_rx_31_2446),
    .I1(soc_suart_rx_busy_2273),
    .I2(soc_suart_rx_bitcount[1]),
    .I3(soc_suart_rx_bitcount[0]),
    .I4(soc_suart_rx_bitcount[3]),
    .I5(soc_suart_rx_bitcount[2]),
    .O(_n11343_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  soc_suart_rx_fifo_wrport_we1 (
    .I0(soc_suart_source_valid_1270),
    .I1(soc_suart_rx_fifo_level0[3]),
    .I2(soc_suart_rx_fifo_level0[1]),
    .I3(soc_suart_rx_fifo_level0[2]),
    .I4(soc_suart_rx_fifo_level0[4]),
    .I5(soc_suart_rx_fifo_level0[0]),
    .O(soc_suart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h66626666 ))
  \Mmux_soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT21  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .O(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[10]),
    .I4(vns_rhs_array_muxed7[10]),
    .I5(soc_basesoc_sdram_cmd_payload_a[10]),
    .O(vns_array_muxed9[10])
  );
  LUT6 #(
    .INIT ( 64'h4004400000040000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT81  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(vns_basesoc_csrbankarray_csrbank3_sel),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(soc_opsis_i2c_master_storage[7]),
    .I5(soc_opsis_i2c_shift_reg_storage[7]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1231  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[15]),
    .I4(soc_spiflash_sr[19]),
    .I5(Mmux_vns_rhs_array_muxed44301_9430),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[9]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1221  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[14]),
    .I4(soc_spiflash_sr[18]),
    .I5(Mmux_vns_rhs_array_muxed44291_9429),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[8]_MUX_787_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1211  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[13]),
    .I4(soc_spiflash_sr[17]),
    .I5(Mmux_vns_rhs_array_muxed44281_9428),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[7]_MUX_788_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1191  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[11]),
    .I4(soc_spiflash_sr[15]),
    .I5(Mmux_vns_rhs_array_muxed44261_9426),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[5]_MUX_790_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1181  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[10]),
    .I4(soc_spiflash_sr[14]),
    .I5(Mmux_vns_rhs_array_muxed44251_9425),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[4]_MUX_791_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1171  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[9]),
    .I4(soc_spiflash_sr[13]),
    .I5(Mmux_vns_rhs_array_muxed44241_9424),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[3]_MUX_792_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1161  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[8]),
    .I4(soc_spiflash_sr[12]),
    .I5(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[2]_MUX_793_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1151  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[27]),
    .I4(soc_spiflash_sr[31]),
    .I5(\vns_rhs_array_muxed44[21] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[21]_MUX_774_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1141  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[26]),
    .I4(soc_spiflash_sr[30]),
    .I5(\vns_rhs_array_muxed44[20] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[20]_MUX_775_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1131  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[7]),
    .I4(soc_spiflash_sr[11]),
    .I5(\vns_rhs_array_muxed44[1] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[1]_MUX_794_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1121  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[25]),
    .I4(soc_spiflash_sr[29]),
    .I5(\vns_rhs_array_muxed44[19] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[19]_MUX_776_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1111  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[24]),
    .I4(soc_spiflash_sr[28]),
    .I5(\vns_rhs_array_muxed44[18] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[18]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1101  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[23]),
    .I4(soc_spiflash_sr[27]),
    .I5(\vns_rhs_array_muxed44[17] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[17]_MUX_778_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o191  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[22]),
    .I4(soc_spiflash_sr[26]),
    .I5(\vns_rhs_array_muxed44[16] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[16]_MUX_779_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o181  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[21]),
    .I4(soc_spiflash_sr[25]),
    .I5(\vns_rhs_array_muxed44[15] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[15]_MUX_780_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o171  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[20]),
    .I4(soc_spiflash_sr[24]),
    .I5(\vns_rhs_array_muxed44[14] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[14]_MUX_781_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o161  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[19]),
    .I4(soc_spiflash_sr[23]),
    .I5(\vns_rhs_array_muxed44[13] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[13]_MUX_782_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o151  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[18]),
    .I4(soc_spiflash_sr[22]),
    .I5(\vns_rhs_array_muxed44[12] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[12]_MUX_783_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o141  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[17]),
    .I4(soc_spiflash_sr[21]),
    .I5(\vns_rhs_array_muxed44[11] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[11]_MUX_784_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o131  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[16]),
    .I4(soc_spiflash_sr[20]),
    .I5(Mmux_vns_rhs_array_muxed4421_9431),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[10]_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o121  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[6]),
    .I4(soc_spiflash_sr[10]),
    .I5(\vns_rhs_array_muxed44[0] ),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[0]_MUX_795_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT71  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(\soc_spiflash_counter[7]_PWR_1_o_equal_1871_o ),
    .I2(\Madd_soc_spiflash_counter[7]_GND_1_o_add_1872_OUT_cy<5> ),
    .I3(soc_spiflash_counter[6]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT21  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(\soc_spiflash_counter[7]_PWR_1_o_equal_1871_o ),
    .I2(soc_spiflash_counter[0]),
    .I3(soc_spiflash_counter[1]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1201  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I3(soc_spiflash_sr[12]),
    .I4(soc_spiflash_sr[16]),
    .I5(Mmux_vns_rhs_array_muxed44271_9427),
    .O(\soc_spiflash_sr[31]_soc_spiflash_bus_adr[6]_MUX_789_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_vns_array_muxed811 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed8[2]),
    .I4(vns_rhs_array_muxed2[2]),
    .O(vns_array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_vns_array_muxed821 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed8[1]),
    .I4(vns_rhs_array_muxed2[1]),
    .O(vns_array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_vns_array_muxed831 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed8[0]),
    .I4(vns_rhs_array_muxed2[0]),
    .O(vns_array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[6]),
    .I4(vns_rhs_array_muxed1[6]),
    .O(vns_array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[7]),
    .I4(vns_rhs_array_muxed1[7]),
    .O(vns_array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[8]),
    .I4(vns_rhs_array_muxed1[8]),
    .O(vns_array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[9]),
    .I4(vns_rhs_array_muxed1[9]),
    .O(vns_array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2681 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[0]),
    .I4(vns_rhs_array_muxed1[0]),
    .O(vns_array_muxed9[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2691 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[11]),
    .I4(vns_rhs_array_muxed1[11]),
    .O(vns_array_muxed9[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[12]),
    .I4(vns_rhs_array_muxed1[12]),
    .O(vns_array_muxed9[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[13]),
    .I4(vns_rhs_array_muxed1[13]),
    .O(vns_array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[1]),
    .I4(vns_rhs_array_muxed1[1]),
    .O(vns_array_muxed9[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[2]),
    .I4(vns_rhs_array_muxed1[2]),
    .O(vns_array_muxed9[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[3]),
    .I4(vns_rhs_array_muxed1[3]),
    .O(vns_array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[4]),
    .I4(vns_rhs_array_muxed1[4]),
    .O(vns_array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed7[5]),
    .I4(vns_rhs_array_muxed1[5]),
    .O(vns_array_muxed9[5])
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \vns_refresher_state_FSM_FFd2-In1  (
    .I0(vns_refresher_state_FSM_FFd1_1276),
    .I1(vns_refresher_state_FSM_FFd2_5169),
    .I2(soc_basesoc_sdram_postponer_req_o_1108),
    .I3(soc_basesoc_sdram_sequencer_done1_1111),
    .O(\vns_refresher_state_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_soc_phase_sel_GND_1_o_MUX_1639_o11 (
    .I0(soc_phase_sel_253),
    .I1(soc_phase_sys_977),
    .I2(soc_phase_sys2x_254),
    .O(soc_phase_sel_GND_1_o_MUX_1639_o)
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address141 (
    .I0(soc_basesoc_sdram_dfi_p0_address[9]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_9_2225),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage_9_2195),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address131 (
    .I0(soc_basesoc_sdram_dfi_p0_address[8]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_8_2226),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage_8_2196),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address121 (
    .I0(soc_basesoc_sdram_dfi_p0_address[7]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[7]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[7]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address111 (
    .I0(soc_basesoc_sdram_dfi_p0_address[6]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[6]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[6]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address101 (
    .I0(soc_basesoc_sdram_dfi_p0_address[5]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[5]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[5]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address91 (
    .I0(soc_basesoc_sdram_dfi_p0_address[4]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[4]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[4]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address81 (
    .I0(soc_basesoc_sdram_dfi_p0_address[3]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[3]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[3]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address71 (
    .I0(soc_basesoc_sdram_dfi_p0_address[2]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[2]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[2]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address61 (
    .I0(soc_basesoc_sdram_dfi_p0_address[1]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[1]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[1]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address51 (
    .I0(soc_basesoc_sdram_dfi_p0_address[13]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_13_2221),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage_13_2191),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address41 (
    .I0(soc_basesoc_sdram_dfi_p0_address[12]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_12_2222),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage_12_2192),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .O(soc_half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address31 (
    .I0(soc_basesoc_sdram_dfi_p0_address[11]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_11_2223),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage_11_2193),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address21 (
    .I0(soc_basesoc_sdram_dfi_p0_address[10]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage_10_2224),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage_10_2194),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p0_address11 (
    .I0(soc_basesoc_sdram_dfi_p0_address[0]),
    .I1(soc_basesoc_sdram_phaseinjector2_address_storage[0]),
    .I2(soc_basesoc_sdram_phaseinjector0_address_storage[0]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address141 (
    .I0(soc_basesoc_sdram_dfi_p1_address[9]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage_9_2240),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_9_2210),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address131 (
    .I0(soc_basesoc_sdram_dfi_p1_address[8]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage_8_2241),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_8_2211),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address121 (
    .I0(soc_basesoc_sdram_dfi_p1_address[7]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[7]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[7]),
    .I3(soc_phase_sel_2_9814),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address111 (
    .I0(soc_basesoc_sdram_dfi_p1_address[6]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[6]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[6]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address101 (
    .I0(soc_basesoc_sdram_dfi_p1_address[5]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[5]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[5]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address91 (
    .I0(soc_basesoc_sdram_dfi_p1_address[4]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[4]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[4]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address81 (
    .I0(soc_basesoc_sdram_dfi_p1_address[3]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[3]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[3]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address71 (
    .I0(soc_basesoc_sdram_dfi_p1_address[2]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[2]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[2]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address61 (
    .I0(soc_basesoc_sdram_dfi_p1_address[1]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[1]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[1]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address51 (
    .I0(soc_basesoc_sdram_dfi_p1_address[13]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage_13_2236),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_13_2206),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address41 (
    .I0(soc_basesoc_sdram_dfi_p1_address[12]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage_12_2237),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_12_2207),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address31 (
    .I0(soc_basesoc_sdram_dfi_p1_address[11]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage_11_2238),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_11_2208),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address21 (
    .I0(soc_basesoc_sdram_dfi_p1_address[10]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage_10_2239),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage_10_2209),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_soc_half_rate_phy_dfi_p1_address11 (
    .I0(soc_basesoc_sdram_dfi_p1_address[0]),
    .I1(soc_basesoc_sdram_phaseinjector3_address_storage[0]),
    .I2(soc_basesoc_sdram_phaseinjector1_address_storage[0]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_3_9813),
    .O(soc_half_rate_phy_dfi_p1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_0_2670),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<0> ),
    .I4(soc_basesoc_load_storage_0_2638),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_10_2660),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<10> ),
    .I4(soc_basesoc_load_storage_10_2628),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_11_2659),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<11> ),
    .I4(soc_basesoc_load_storage_11_2627),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_14_2656),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<14> ),
    .I4(soc_basesoc_load_storage_14_2624),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_12_2658),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<12> ),
    .I4(soc_basesoc_load_storage_12_2626),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_13_2657),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<13> ),
    .I4(soc_basesoc_load_storage_13_2625),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_15_2655),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<15> ),
    .I4(soc_basesoc_load_storage_15_2623),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_16_2654),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<16> ),
    .I4(soc_basesoc_load_storage_16_2622),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_19_2651),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<19> ),
    .I4(soc_basesoc_load_storage_19_2619),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_17_2653),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<17> ),
    .I4(soc_basesoc_load_storage_17_2621),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_18_2652),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<18> ),
    .I4(soc_basesoc_load_storage_18_2620),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_21_2649),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<21> ),
    .I4(soc_basesoc_load_storage_21_2617),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_1_2669),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<1> ),
    .I4(soc_basesoc_load_storage_1_2637),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_20_2650),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<20> ),
    .I4(soc_basesoc_load_storage_20_2618),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_24_2646),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<24> ),
    .I4(soc_basesoc_load_storage_24_2614),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_22_2648),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<22> ),
    .I4(soc_basesoc_load_storage_22_2616),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_23_2647),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<23> ),
    .I4(soc_basesoc_load_storage_23_2615),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_25_2645),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<25> ),
    .I4(soc_basesoc_load_storage_25_2613),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_26_2644),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<26> ),
    .I4(soc_basesoc_load_storage_26_2612),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_29_2641),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<29> ),
    .I4(soc_basesoc_load_storage_29_2609),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_27_2643),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<27> ),
    .I4(soc_basesoc_load_storage_27_2611),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_28_2642),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<28> ),
    .I4(soc_basesoc_load_storage_28_2610),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_2_2668),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<2> ),
    .I4(soc_basesoc_load_storage_2_2636),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_30_2640),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<30> ),
    .I4(soc_basesoc_load_storage_30_2608),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_4_2666),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<4> ),
    .I4(soc_basesoc_load_storage_4_2634),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_31_2639),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<31> ),
    .I4(soc_basesoc_load_storage_31_2607),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_3_2667),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<3> ),
    .I4(soc_basesoc_load_storage_3_2635),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_5_2665),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<5> ),
    .I4(soc_basesoc_load_storage_5_2633),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_6_2664),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<6> ),
    .I4(soc_basesoc_load_storage_6_2632),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_9_2661),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<9> ),
    .I4(soc_basesoc_load_storage_9_2629),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_7_2663),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<7> ),
    .I4(soc_basesoc_load_storage_7_2631),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(soc_basesoc_en_storage_2250),
    .I1(soc_basesoc_reload_storage_8_2662),
    .I2(soc_basesoc_zero_trigger_INV_469_o),
    .I3(\soc_basesoc_value[31]_GND_1_o_sub_1785_OUT<8> ),
    .I4(soc_basesoc_load_storage_8_2630),
    .O(\soc_basesoc_load_storage[31]_soc_basesoc_value[31]_mux_1786_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_dna_cnt_xor<6>11  (
    .I0(soc_dna_cnt[6]),
    .I1(Mcount_soc_dna_cnt_cy[4]),
    .I2(soc_dna_cnt[5]),
    .O(\Result<6>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>18 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>24 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>27 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>30 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>32 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>33 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  soc_suart_tx_fifo_syncfifo_re1 (
    .I0(n0194),
    .I1(soc_suart_tx_fifo_readable_2276),
    .I2(soc_suart_sink_ready_1269),
    .O(soc_suart_tx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \soc_basesoc_interface_adr<2>11  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(soc_basesoc_sdram_phaseinjector0_address_storage[6]),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_30_2456),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_22_2464),
    .I5(\soc_basesoc_interface_adr[2] ),
    .O(\soc_basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \soc_basesoc_interface_adr<2>21  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(soc_basesoc_sdram_phaseinjector0_address_storage[7]),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_sdram_phaseinjector0_wrdata_storage_31_2455),
    .I4(soc_basesoc_sdram_phaseinjector0_wrdata_storage_23_2463),
    .I5(\soc_basesoc_interface_adr[2] ),
    .O(\soc_basesoc_interface_adr<2>11_6175 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT31  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .O(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT1111  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT111 )
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \vns_multiplexer_state_FSM_FFd3-In1  (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd1_1315),
    .I3(\vns_multiplexer_state_FSM_FFd1-In1 ),
    .I4(soc_basesoc_sdram_twtrcon_ready_2330),
    .O(\vns_multiplexer_state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'h08707878 ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT61  (
    .I0(\Madd_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_add_1898_OUT_cy<3> ),
    .I1(soc_basesoc_sdram_sequencer_counter[4]),
    .I2(soc_basesoc_sdram_sequencer_counter[5]),
    .I3(soc_basesoc_sdram_sequencer_counter[1]),
    .I4(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 ),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT1211  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n1299311 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(\soc_basesoc_interface_adr[0] ),
    .O(_n129931)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  _n1300211 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(soc_suart_rx_clear1_6222),
    .O(_n130021)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  soc_basesoc_port_cmd_ready4121 (
    .I0(soc_basesoc_sdram_bankmachine6_req_lock),
    .I1(soc_basesoc_sdram_bankmachine7_req_lock),
    .I2(soc_basesoc_sdram_bankmachine2_req_lock),
    .I3(soc_basesoc_sdram_bankmachine3_req_lock),
    .I4(soc_basesoc_sdram_bankmachine4_req_lock),
    .I5(soc_basesoc_sdram_bankmachine5_req_lock),
    .O(soc_basesoc_port_cmd_ready412)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT411211  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41121 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 )
  );
  LUT6 #(
    .INIT ( 64'hE1F1F1E1FFFFFFFF ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_is_read12),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[10]),
    .I4(vns_rhs_array_muxed7[10]),
    .O(vns_array_muxed16[10])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_vns_array_muxed1511 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed2[2]),
    .I4(vns_rhs_array_muxed8[2]),
    .O(vns_array_muxed15[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_vns_array_muxed1521 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed2[1]),
    .I4(vns_rhs_array_muxed8[1]),
    .O(vns_array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_vns_array_muxed1531 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed2[0]),
    .I4(vns_rhs_array_muxed8[0]),
    .O(vns_array_muxed15[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[6]),
    .I4(vns_rhs_array_muxed7[6]),
    .O(vns_array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[7]),
    .I4(vns_rhs_array_muxed7[7]),
    .O(vns_array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[8]),
    .I4(vns_rhs_array_muxed7[8]),
    .O(vns_array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2711 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[9]),
    .I4(vns_rhs_array_muxed7[9]),
    .O(vns_array_muxed16[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[0]),
    .I4(vns_rhs_array_muxed7[0]),
    .O(vns_array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[11]),
    .I4(vns_rhs_array_muxed7[11]),
    .O(vns_array_muxed16[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[12]),
    .I4(vns_rhs_array_muxed7[12]),
    .O(vns_array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[13]),
    .I4(vns_rhs_array_muxed7[13]),
    .O(vns_array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[1]),
    .I4(vns_rhs_array_muxed7[1]),
    .O(vns_array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[2]),
    .I4(vns_rhs_array_muxed7[2]),
    .O(vns_array_muxed16[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[3]),
    .I4(vns_rhs_array_muxed7[3]),
    .O(vns_array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[4]),
    .I4(vns_rhs_array_muxed7[4]),
    .O(vns_array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed1[5]),
    .I4(vns_rhs_array_muxed7[5]),
    .O(vns_array_muxed16[5])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA2 ))
  \Mmux_soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT51  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .O(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_add_1898_OUT_cy<3>11  (
    .I0(soc_basesoc_sdram_sequencer_counter[3]),
    .I1(soc_basesoc_sdram_sequencer_counter[1]),
    .I2(soc_basesoc_sdram_sequencer_counter[0]),
    .I3(soc_basesoc_sdram_sequencer_counter[2]),
    .O(\Madd_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_add_1898_OUT_cy<3> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \vns_basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\soc_basesoc_interface_adr[13] ),
    .I1(\soc_basesoc_interface_adr[10] ),
    .I2(\soc_basesoc_interface_adr[12] ),
    .I3(\soc_basesoc_interface_adr[11] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .O(vns_basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \vns_basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\soc_basesoc_interface_adr[13] ),
    .I1(\soc_basesoc_interface_adr[9] ),
    .I2(\soc_basesoc_interface_adr[12] ),
    .I3(\soc_basesoc_interface_adr[11] ),
    .I4(\soc_basesoc_interface_adr[10] ),
    .O(vns_basesoc_csrbankarray_csrbank7_sel)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0549<3>1  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0549)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0637<3>1  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(n0637)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0724<3>1  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0724)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0811<3>1  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(n0811)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  soc_basesoc_port_cmd_ready1211 (
    .I0(soc_basesoc_port_cmd_ready111_6211),
    .I1(soc_basesoc_sdram_bankmachine2_req_lock),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_port_cmd_ready121)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDF ))
  soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o1 (
    .I0(n0549),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I2(n0637),
    .I3(soc_basesoc_sdram_bankmachine3_req_lock),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I5(soc_basesoc_sdram_bankmachine2_req_lock),
    .O(soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I2(_n6741),
    .I3(soc_basesoc_sdram_bankmachine0_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I2(_n6723),
    .I3(soc_basesoc_sdram_bankmachine1_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I2(_n6809),
    .I3(soc_basesoc_sdram_bankmachine2_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I2(_n6777),
    .I3(soc_basesoc_sdram_bankmachine3_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I2(_n6748),
    .I3(soc_basesoc_sdram_bankmachine4_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(_n7012),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I3(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I4(soc_basesoc_sdram_bankmachine5_row_hit),
    .O(Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(_n6734),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I3(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I4(soc_basesoc_sdram_bankmachine6_row_hit),
    .O(Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_is_read12)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_is_read121 (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I2(_n7304),
    .I3(soc_basesoc_sdram_bankmachine7_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_is_read12)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0898<3>1  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(n0898)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11 (
    .I0(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I1(soc_basesoc_sdram_bankmachine5_req_lock),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0985<3>1  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(n0985)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  soc_basesoc_port_cmd_ready211 (
    .I0(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I1(soc_basesoc_sdram_bankmachine4_req_lock),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_port_cmd_ready21)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1072<3>1  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(n1072)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \vns_basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\soc_basesoc_interface_adr[12] ),
    .I1(\soc_basesoc_interface_adr[9] ),
    .I2(\soc_basesoc_interface_adr[13] ),
    .I3(\soc_basesoc_interface_adr[11] ),
    .I4(\soc_basesoc_interface_adr[10] ),
    .O(vns_basesoc_csrbankarray_csrbank0_sel)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(_n130441),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(_n130441),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re1 (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(soc_suart_rx_clear1_6222),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11111  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(soc_suart_rx_clear1_6222),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1111 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \soc_suart_tx_trigger<4>1  (
    .I0(soc_suart_tx_fifo_level0[4]),
    .I1(soc_suart_tx_fifo_level0[3]),
    .I2(soc_suart_tx_fifo_level0[2]),
    .I3(soc_suart_tx_fifo_level0[1]),
    .I4(soc_suart_tx_fifo_level0[0]),
    .O(soc_suart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0194<4>1  (
    .I0(soc_suart_tx_fifo_level0[4]),
    .I1(soc_suart_tx_fifo_level0[3]),
    .I2(soc_suart_tx_fifo_level0[2]),
    .I3(soc_suart_tx_fifo_level0[1]),
    .I4(soc_suart_tx_fifo_level0[0]),
    .O(n0194)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(_n130441),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine0_row_open),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o )
,
    .I3(soc_basesoc_sdram_bankmachine0_row_close),
    .I4(n0549),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o )
,
    .I3(soc_basesoc_sdram_bankmachine1_row_close),
    .I4(n0637),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine2_row_open),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o )
,
    .I3(soc_basesoc_sdram_bankmachine2_row_close),
    .I4(n0724),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o )
,
    .I3(soc_basesoc_sdram_bankmachine3_row_close),
    .I4(n0811),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine4_row_open),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o )
,
    .I3(soc_basesoc_sdram_bankmachine4_row_close),
    .I4(n0898),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o )
,
    .I3(soc_basesoc_sdram_bankmachine5_row_close),
    .I4(n0985),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine6_row_open),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o )
,
    .I3(soc_basesoc_sdram_bankmachine6_row_close),
    .I4(n1072),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a21 (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2
(\soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o )
,
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I4(soc_basesoc_sdram_bankmachine7_row_close),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>11  (
    .I0(soc_spiflash_counter[2]),
    .I1(soc_spiflash_counter[1]),
    .I2(soc_spiflash_counter[3]),
    .I3(soc_spiflash_counter[4]),
    .I4(soc_spiflash_counter[6]),
    .O(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine0_state_soc_basesoc_sdram_bankmachine0_row_close1 (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(vns_bankmachine0_state_FSM_FFd2_5182),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .O(soc_basesoc_sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine1_state_soc_basesoc_sdram_bankmachine1_row_close1 (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(vns_bankmachine1_state_FSM_FFd2_5187),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .O(soc_basesoc_sdram_bankmachine1_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine2_state_soc_basesoc_sdram_bankmachine2_row_close1 (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(vns_bankmachine2_state_FSM_FFd2_5197),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .O(soc_basesoc_sdram_bankmachine2_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine3_state_soc_basesoc_sdram_bankmachine3_row_close1 (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(vns_bankmachine3_state_FSM_FFd2_5202),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .O(soc_basesoc_sdram_bankmachine3_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine4_state_soc_basesoc_sdram_bankmachine4_row_close1 (
    .I0(vns_bankmachine4_state_FSM_FFd1_1285),
    .I1(vns_bankmachine4_state_FSM_FFd2_5192),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .O(soc_basesoc_sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine5_state_soc_basesoc_sdram_bankmachine5_row_close1 (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(vns_bankmachine5_state_FSM_FFd2_5212),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .O(soc_basesoc_sdram_bankmachine5_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine6_state_soc_basesoc_sdram_bankmachine6_row_close1 (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(vns_bankmachine6_state_FSM_FFd2_5217),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .O(soc_basesoc_sdram_bankmachine6_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  vns_bankmachine7_state_soc_basesoc_sdram_bankmachine7_row_close1 (
    .I0(vns_bankmachine7_state_FSM_FFd1_1291),
    .I1(vns_bankmachine7_state_FSM_FFd2_5207),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .O(soc_basesoc_sdram_bankmachine7_row_close)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine0_row_open11 (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd2_5182),
    .O(soc_basesoc_sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine1_row_open11 (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd2_5187),
    .O(soc_basesoc_sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine2_row_open11 (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd2_5197),
    .O(soc_basesoc_sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine3_row_open11 (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd2_5202),
    .O(soc_basesoc_sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine4_row_open11 (
    .I0(vns_bankmachine4_state_FSM_FFd1_1285),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd2_5192),
    .O(soc_basesoc_sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine5_row_open11 (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd2_5212),
    .O(soc_basesoc_sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine6_row_open11 (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd2_5217),
    .O(soc_basesoc_sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  Mmux_soc_basesoc_sdram_bankmachine7_row_open11 (
    .I0(vns_bankmachine7_state_FSM_FFd1_1291),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd2_5207),
    .O(soc_basesoc_sdram_bankmachine7_row_open)
  );
  LUT5 #(
    .INIT ( 32'h007D7D00 ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT51  (
    .I0(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 ),
    .I1(soc_basesoc_sdram_sequencer_counter[1]),
    .I2(soc_basesoc_sdram_sequencer_counter[5]),
    .I3(\Madd_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_add_1898_OUT_cy<3> ),
    .I4(soc_basesoc_sdram_sequencer_counter[4]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  Mmux_soc_opsis_i2c_update_is_read11 (
    .I0(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I1(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o ),
    .I2(vns_opsisi2c_state_FSM_FFd1_1271),
    .I3(vns_opsisi2c_state_FSM_FFd2_1272),
    .I4(vns_opsisi2c_state_FSM_FFd3_1273),
    .I5(vns_opsisi2c_state_FSM_FFd4_1274),
    .O(soc_opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  _n11586_inv1 (
    .I0(vns_opsisi2c_state_FSM_FFd1_1271),
    .I1(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I2(vns_opsisi2c_state_FSM_FFd2_1272),
    .I3(vns_opsisi2c_state_FSM_FFd3_1273),
    .I4(vns_opsisi2c_state_FSM_FFd4_1274),
    .I5(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n11586_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT111  (
    .I0(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I1(vns_opsisi2c_state_FSM_FFd1_1271),
    .I2(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I3(vns_opsisi2c_state_FSM_FFd2_1272),
    .I4(vns_opsisi2c_state_FSM_FFd3_1273),
    .I5(vns_opsisi2c_state_FSM_FFd4_1274),
    .O(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  _n11334_inv1 (
    .I0(soc_suart_rx_busy_2273),
    .I1(vns_xilinxmultiregimpl2_regs1_11),
    .I2(soc_suart_rx_bitcount[0]),
    .I3(soc_suart_rx_bitcount[3]),
    .I4(_n11889_inv21),
    .O(_n11334_inv)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o1  (
    .I0(soc_dna_cnt[4]),
    .I1(soc_dna_cnt[5]),
    .I2(soc_dna_cnt[6]),
    .I3(soc_dna_cnt[1]),
    .I4(soc_dna_cnt[2]),
    .I5(soc_dna_cnt[3]),
    .O(\soc_dna_cnt[6]_PWR_1_o_LessThan_1789_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_dna_cnt[6]_GND_1_o_LessThan_2747_o1  (
    .I0(soc_dna_cnt[4]),
    .I1(soc_dna_cnt[5]),
    .I2(soc_dna_cnt[6]),
    .I3(soc_dna_cnt[1]),
    .I4(soc_dna_cnt[2]),
    .I5(soc_dna_cnt[3]),
    .O(\soc_dna_cnt[6]_GND_1_o_LessThan_2747_o )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \soc_spiflash_counter[7]_GND_1_o_equal_1866_o<7>1  (
    .I0(soc_spiflash_counter[0]),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 ),
    .I2(soc_spiflash_counter[5]),
    .I3(soc_spiflash_counter[7]),
    .O(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \vns_opsisi2c_state_FSM_FFd2-In21  (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(soc_opsis_i2c_sda_i_1459),
    .I2(soc_opsis_i2c_sda_r_942),
    .I3(soc_opsis_i2c_scl_i_1458),
    .O(\vns_opsisi2c_state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT41  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .O(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_max_time0_inv1 (
    .I0(soc_basesoc_sdram_time0[3]),
    .I1(soc_basesoc_sdram_time0[2]),
    .I2(soc_basesoc_sdram_time0[1]),
    .I3(soc_basesoc_sdram_time0[0]),
    .I4(soc_basesoc_sdram_time0[4]),
    .O(soc_basesoc_sdram_max_time0_inv)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_soc_basesoc_sdram_zqcs_executer_start11 (
    .I0(soc_basesoc_sdram_zqcs_timer_done1),
    .I1(vns_refresher_state_FSM_FFd1_1276),
    .I2(vns_refresher_state_FSM_FFd2_5169),
    .I3(soc_basesoc_sdram_sequencer_done1_1111),
    .O(soc_basesoc_sdram_zqcs_executer_start)
  );
  LUT5 #(
    .INIT ( 32'hF0FC707C ))
  Mmux_soc_basesoc_sdram_cmd_valid11 (
    .I0(soc_basesoc_sdram_sequencer_done1_1111),
    .I1(vns_refresher_state_FSM_FFd1_1276),
    .I2(vns_refresher_state_FSM_FFd2_5169),
    .I3(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I4(soc_basesoc_sdram_zqcs_timer_done1),
    .O(soc_basesoc_sdram_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I2(_n6741),
    .I3(soc_basesoc_sdram_bankmachine0_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I2(_n6723),
    .I3(soc_basesoc_sdram_bankmachine1_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I2(_n6734),
    .I3(soc_basesoc_sdram_bankmachine6_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I2(_n7012),
    .I3(soc_basesoc_sdram_bankmachine5_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I2(_n6809),
    .I3(soc_basesoc_sdram_bankmachine2_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I2(_n7304),
    .I3(soc_basesoc_sdram_bankmachine7_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I2(_n6777),
    .I3(soc_basesoc_sdram_bankmachine3_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I2(_n6748),
    .I3(soc_basesoc_sdram_bankmachine4_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT5 #(
    .INIT ( 32'h98999999 ))
  _n112261 (
    .I0(ddram_ras_n_BRB1_9598),
    .I1(ddram_ras_n_BRB2_9599),
    .I2(N1983),
    .I3(N2047),
    .I4(N1859),
    .O(N1846)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n130411),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  vns_basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(Mmux_soc_basesoc_interface_we11_9565),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .I5(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(vns_basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  vns_basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(Mmux_soc_basesoc_interface_we11_9565),
    .I3(\soc_basesoc_interface_adr[12] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .I5(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(vns_basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT41  (
    .I0(soc_spiflash_bitbang_storage[3]),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .I5(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT31  (
    .I0(soc_spiflash_bitbang_storage[2]),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .I5(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT21  (
    .I0(soc_spiflash_bitbang_storage[1]),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[9] ),
    .I5(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  vns_basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(\soc_basesoc_interface_adr[12] ),
    .I3(\soc_basesoc_interface_adr[9] ),
    .I4(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(vns_basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT21  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_front_panel_leds_storage[1]),
    .I2(\soc_basesoc_interface_adr[12] ),
    .I3(\soc_basesoc_interface_adr[9] ),
    .I4(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT11  (
    .I0(\soc_basesoc_interface_adr[12] ),
    .I1(\soc_basesoc_interface_adr[9] ),
    .I2(\vns_basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(vns_xilinxmultiregimpl3_regs1_25),
    .I5(soc_front_panel_leds_storage[0]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2306_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT31  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(\soc_spiflash_counter[7]_PWR_1_o_equal_1871_o ),
    .I2(soc_spiflash_counter[2]),
    .I3(soc_spiflash_counter[0]),
    .I4(soc_spiflash_counter[1]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_soc_spiflash_counter[7]_GND_1_o_add_1872_OUT_cy<5>11  (
    .I0(soc_spiflash_counter[5]),
    .I1(soc_spiflash_counter[4]),
    .I2(soc_spiflash_counter[3]),
    .I3(soc_spiflash_counter[2]),
    .I4(soc_spiflash_counter[1]),
    .I5(soc_spiflash_counter[0]),
    .O(\Madd_soc_spiflash_counter[7]_GND_1_o_add_1872_OUT_cy<5> )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \soc_spiflash_counter[7]_PWR_1_o_equal_1868_o<7>1  (
    .I0(soc_spiflash_counter[0]),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 ),
    .I2(soc_spiflash_counter[7]),
    .I3(soc_spiflash_counter[5]),
    .O(\soc_spiflash_counter[7]_PWR_1_o_equal_1868_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 ),
    .I1(soc_spiflash_counter[7]),
    .I2(soc_spiflash_counter[0]),
    .I3(soc_spiflash_counter[5]),
    .O(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_dna_cnt_xor<2>11  (
    .I0(soc_dna_cnt[2]),
    .I1(soc_dna_cnt[0]),
    .I2(soc_dna_cnt[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_dna_cnt_xor<3>11  (
    .I0(soc_dna_cnt[3]),
    .I1(soc_dna_cnt[0]),
    .I2(soc_dna_cnt[1]),
    .I3(soc_dna_cnt[2]),
    .O(\Result<3>5 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mcount_soc_dna_cnt_cy<4>11  (
    .I0(soc_dna_cnt[4]),
    .I1(soc_dna_cnt[3]),
    .I2(soc_dna_cnt[2]),
    .I3(soc_dna_cnt[1]),
    .I4(soc_dna_cnt[0]),
    .O(Mcount_soc_dna_cnt_cy[4])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_soc_dna_cnt_xor<4>11  (
    .I0(soc_dna_cnt[4]),
    .I1(soc_dna_cnt[0]),
    .I2(soc_dna_cnt[1]),
    .I3(soc_dna_cnt[2]),
    .I4(soc_dna_cnt[3]),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880888888 ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o11  (
    .I0(soc_basesoc_sdram_sequencer_counter[1]),
    .I1(\Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o12 ),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(soc_basesoc_sdram_zqcs_executer_start),
    .I4(\soc_basesoc_sdram_zqcs_executer_start_soc_basesoc_sdram_zqcs_executer_counter[4]_AND_1312_o1 ),
    .I5(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  Mmux_soc_basesoc_sdram_sequencer_start011 (
    .I0(vns_refresher_state_FSM_FFd2_5169),
    .I1(vns_refresher_state_FSM_FFd1_1276),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_multiplexer_state_FSM_FFd1_1315),
    .I4(vns_multiplexer_state_FSM_FFd2_1316),
    .O(soc_basesoc_sdram_sequencer_start0)
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_soc_basesoc_sdram_time0_xor<2>11  (
    .I0(soc_basesoc_sdram_time0[2]),
    .I1(soc_basesoc_sdram_time0[0]),
    .I2(soc_basesoc_sdram_time0[1]),
    .O(\Result<2>38 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  Mmux_soc_opsis_i2c_data_drv_en11 (
    .I0(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I1(vns_opsisi2c_state_FSM_FFd3_1273),
    .I2(vns_opsisi2c_state_FSM_FFd1_1271),
    .I3(vns_opsisi2c_state_FSM_FFd2_1272),
    .I4(vns_opsisi2c_state_FSM_FFd4_1274),
    .I5(soc_opsis_i2c_scl_i_1458),
    .O(soc_opsis_i2c_data_drv_en)
  );
  LUT6 #(
    .INIT ( 64'hA181A181A189A181 ))
  Mmux_soc_opsis_i2c_data_drv_stop11 (
    .I0(vns_opsisi2c_state_FSM_FFd2_1272),
    .I1(vns_opsisi2c_state_FSM_FFd3_1273),
    .I2(vns_opsisi2c_state_FSM_FFd1_1271),
    .I3(vns_opsisi2c_state_FSM_FFd4_1274),
    .I4(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I5(soc_opsis_i2c_scl_i_1458),
    .O(soc_opsis_i2c_data_drv_stop)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6238_cy<2>11  (
    .I0(soc_basesoc_sdram_bandwidth_counter_1_5531),
    .I1(soc_spiflash_clk_5530),
    .I2(soc_basesoc_sdram_bandwidth_period_5529),
    .O(Madd_n6238_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_soc_suart_tx_reg[0]_PWR_1_o_MUX_736_o11  (
    .I0(soc_suart_tx_reg[0]),
    .I1(soc_suart_tx_bitcount[3]),
    .I2(soc_suart_tx_bitcount[1]),
    .I3(soc_suart_tx_bitcount[2]),
    .O(\soc_suart_tx_reg[0]_PWR_1_o_MUX_736_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF15FFBF ))
  vns_array_muxed17_INV_575_o1 (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I2(soc_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(vns_multiplexer_state_FSM_FFd2_1316),
    .I4(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(vns_array_muxed17_INV_575_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF15FFBF ))
  vns_array_muxed18_INV_576_o1 (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I2(soc_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(vns_multiplexer_state_FSM_FFd2_1316),
    .I4(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(vns_array_muxed18_INV_576_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF15FFBF ))
  vns_array_muxed19_INV_577_o1 (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I2(soc_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(vns_multiplexer_state_FSM_FFd2_1316),
    .I4(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(vns_array_muxed19_INV_577_o)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(vns_bankmachine0_state_FSM_FFd3_5181),
    .I2(vns_bankmachine0_state_FSM_FFd2_5182),
    .I3(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .I4(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I5(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(vns_bankmachine1_state_FSM_FFd3_5186),
    .I2(vns_bankmachine1_state_FSM_FFd2_5187),
    .I3(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I4(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I5(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(vns_bankmachine2_state_FSM_FFd3_5196),
    .I2(vns_bankmachine2_state_FSM_FFd2_5197),
    .I3(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I4(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I5(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(vns_bankmachine3_state_FSM_FFd3_5201),
    .I2(vns_bankmachine3_state_FSM_FFd2_5202),
    .I3(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I4(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I5(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(vns_bankmachine4_state_FSM_FFd1_1285),
    .I1(vns_bankmachine4_state_FSM_FFd3_5191),
    .I2(vns_bankmachine4_state_FSM_FFd2_5192),
    .I3(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I4(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I5(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(vns_bankmachine5_state_FSM_FFd3_5211),
    .I2(vns_bankmachine5_state_FSM_FFd2_5212),
    .I3(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .I4(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I5(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(vns_bankmachine6_state_FSM_FFd3_5216),
    .I2(vns_bankmachine6_state_FSM_FFd2_5217),
    .I3(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I4(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I5(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(vns_bankmachine7_state_FSM_FFd1_1291),
    .I1(vns_bankmachine7_state_FSM_FFd3_5206),
    .I2(vns_bankmachine7_state_FSM_FFd2_5207),
    .I3(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I4(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I5(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_ras)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(_n130171),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'hAAAA8000 ))
  soc_basesoc_tag_port_we1 (
    .I0(vns_cache_state_FSM_FFd3_5173),
    .I1(\soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o ),
    .I2(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I3(vns_basesoc_grant_2331),
    .I4(vns_cache_state_FSM_FFd2_5174),
    .O(soc_basesoc_tag_port_we)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o11 (
    .I0(vns_cache_state_FSM_FFd2_5174),
    .I1(\soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o ),
    .I2(vns_cache_state_FSM_FFd3_5173),
    .I3(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I4(vns_basesoc_grant_2331),
    .O(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o1)
  );
  LUT5 #(
    .INIT ( 32'h22F22222 ))
  \vns_litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(vns_cache_state_FSM_FFd2_5174),
    .I3(vns_cache_state_FSM_FFd3_5173),
    .I4(\vns_litedramwishbone2native_state_FSM_FFd1-In1 ),
    .O(\vns_litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h8A8AFF8A ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In2  (
    .I0(\vns_litedramwishbone2native_state_FSM_FFd1-In1 ),
    .I1(vns_cache_state_FSM_FFd3_5173),
    .I2(vns_cache_state_FSM_FFd2_5174),
    .I3(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I4(vns_new_master_rdata_valid4_1157),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_soc_basesoc_sdram_time0_xor<3>11  (
    .I0(soc_basesoc_sdram_time0[3]),
    .I1(soc_basesoc_sdram_time0[0]),
    .I2(soc_basesoc_sdram_time0[1]),
    .I3(soc_basesoc_sdram_time0[2]),
    .O(\Result<3>22 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_soc_basesoc_sdram_time0_xor<4>11  (
    .I0(soc_basesoc_sdram_time0[4]),
    .I1(soc_basesoc_sdram_time0[0]),
    .I2(soc_basesoc_sdram_time0[1]),
    .I3(soc_basesoc_sdram_time0[2]),
    .I4(soc_basesoc_sdram_time0[3]),
    .O(\Result<4>6 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_soc_basesoc_sdram_time1_xor<2>11  (
    .I0(soc_basesoc_sdram_time1[2]),
    .I1(soc_basesoc_sdram_time1[0]),
    .I2(soc_basesoc_sdram_time1[1]),
    .O(\Result<2>37 )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_soc_basesoc_sdram_time1_xor<3>11  (
    .I0(soc_basesoc_sdram_time1[3]),
    .I1(soc_basesoc_sdram_time1[0]),
    .I2(soc_basesoc_sdram_time1[1]),
    .I3(soc_basesoc_sdram_time1[2]),
    .O(\Result<3>21 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_suart_rx_bitcount_xor<2>11  (
    .I0(soc_suart_rx_bitcount[2]),
    .I1(soc_suart_rx_bitcount[0]),
    .I2(soc_suart_rx_bitcount[1]),
    .O(\Result<2>35 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_suart_rx_bitcount_xor<3>11  (
    .I0(soc_suart_rx_bitcount[3]),
    .I1(soc_suart_rx_bitcount[0]),
    .I2(soc_suart_rx_bitcount[1]),
    .I3(soc_suart_rx_bitcount[2]),
    .O(\Result<3>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_suart_rx_fifo_consume_xor<2>11  (
    .I0(soc_suart_rx_fifo_consume[2]),
    .I1(soc_suart_rx_fifo_consume[0]),
    .I2(soc_suart_rx_fifo_consume[1]),
    .O(\Result<2>10 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_suart_rx_fifo_consume_xor<3>11  (
    .I0(soc_suart_rx_fifo_consume[3]),
    .I1(soc_suart_rx_fifo_consume[0]),
    .I2(soc_suart_rx_fifo_consume[1]),
    .I3(soc_suart_rx_fifo_consume[2]),
    .O(\Result<3>10 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_suart_rx_fifo_produce_xor<2>11  (
    .I0(soc_suart_rx_fifo_produce[2]),
    .I1(soc_suart_rx_fifo_produce[0]),
    .I2(soc_suart_rx_fifo_produce[1]),
    .O(\Result<2>9 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_suart_rx_fifo_produce_xor<3>11  (
    .I0(soc_suart_rx_fifo_produce[3]),
    .I1(soc_suart_rx_fifo_produce[0]),
    .I2(soc_suart_rx_fifo_produce[1]),
    .I3(soc_suart_rx_fifo_produce[2]),
    .O(\Result<3>9 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_suart_tx_bitcount_xor<2>11  (
    .I0(soc_suart_tx_bitcount[2]),
    .I1(soc_suart_tx_bitcount[0]),
    .I2(soc_suart_tx_bitcount[1]),
    .O(\Result<2>36 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_suart_tx_bitcount_xor<3>11  (
    .I0(soc_suart_tx_bitcount[3]),
    .I1(soc_suart_tx_bitcount[0]),
    .I2(soc_suart_tx_bitcount[1]),
    .I3(soc_suart_tx_bitcount[2]),
    .O(\Result<3>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_suart_tx_fifo_consume_xor<2>11  (
    .I0(soc_suart_tx_fifo_consume[2]),
    .I1(soc_suart_tx_fifo_consume[0]),
    .I2(soc_suart_tx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_suart_tx_fifo_consume_xor<3>11  (
    .I0(soc_suart_tx_fifo_consume[3]),
    .I1(soc_suart_tx_fifo_consume[0]),
    .I2(soc_suart_tx_fifo_consume[1]),
    .I3(soc_suart_tx_fifo_consume[2]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_soc_suart_tx_fifo_produce_xor<2>11  (
    .I0(soc_suart_tx_fifo_produce[2]),
    .I1(soc_suart_tx_fifo_produce[0]),
    .I2(soc_suart_tx_fifo_produce[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_soc_suart_tx_fifo_produce_xor<3>11  (
    .I0(soc_suart_tx_fifo_produce[3]),
    .I1(soc_suart_tx_fifo_produce[0]),
    .I2(soc_suart_tx_fifo_produce[1]),
    .I3(soc_suart_tx_fifo_produce[2]),
    .O(\Result<3>3 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  sys_rst_soc_basesoc_cpu_reset_OR_701_o1 (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(Mmux_soc_basesoc_interface_we11_9565),
    .I4(sys_rst),
    .O(sys_rst_soc_basesoc_cpu_reset_OR_701_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  vns_basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .I5(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  vns_basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .I5(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n130411),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I4(_n130411),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT21  (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(soc_opsis_i2c_scl_r_941),
    .I2(soc_opsis_i2c_counter[0]),
    .I3(soc_opsis_i2c_counter[1]),
    .O(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT41  (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(soc_opsis_i2c_scl_r_941),
    .I2(soc_opsis_i2c_counter[3]),
    .I3(soc_opsis_i2c_counter[2]),
    .I4(soc_opsis_i2c_counter[0]),
    .I5(soc_opsis_i2c_counter[1]),
    .O(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1 (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(soc_basesoc_sdram_phaseinjector3_command_issue_re2),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(\soc_basesoc_interface_adr[1] ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  _n1301711 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(\soc_basesoc_interface_adr[0] ),
    .O(_n130171)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n13029<5>1  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(Mmux_soc_basesoc_interface_adr91_9580),
    .I5(\soc_basesoc_interface_adr[2] ),
    .O(_n13029)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n13023<5>1  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(Mmux_soc_basesoc_interface_adr91_9580),
    .I5(\soc_basesoc_interface_adr[1] ),
    .O(_n13023)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  soc_basesoc_port_cmd_ready31 (
    .I0(soc_basesoc_sdram_bankmachine6_req_lock),
    .I1(soc_basesoc_sdram_bankmachine7_req_lock),
    .I2(soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o),
    .I3(n1537),
    .I4(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ),
    .I5(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .O(soc_basesoc_port_cmd_ready3)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_bankmachine7_req_lock1 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .O(soc_basesoc_sdram_bankmachine7_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n11533_inv1 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n11533_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11412_inv1 (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n11412_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11430_inv1 (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n11430_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11448_inv1 (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n11448_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11466_inv1 (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n11466_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11484_inv1 (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n11484_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11502_inv1 (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n11502_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11520_inv1 (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n11520_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11538_inv1 (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n11538_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(soc_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I2(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6187 )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 )
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT51  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(soc_spiflash_counter[4]),
    .I2(soc_spiflash_counter[0]),
    .I3(soc_spiflash_counter[1]),
    .I4(soc_spiflash_counter[2]),
    .I5(soc_spiflash_counter[3]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/modulus_q_d1  (
    .I0(\lm32_cpu/valid_d_7306 ),
    .I1(\lm32_cpu/kill_d_6615 ),
    .I2(\lm32_cpu/modulus_d ),
    .O(\lm32_cpu/modulus_q_d )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT91  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [17]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [17]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT81  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [16]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT71  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [15]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [15]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT61  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [14]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [14]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT51  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [13]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT41  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [12]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [12]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT321  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [9]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [9]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT311  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [8]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [8]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT31  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [11]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [11]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT301  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [7]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [7]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT291  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [6]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [6]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT281  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [5]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [5]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT271  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [4]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [4]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT251  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [31]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT241  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [30]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [30]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT261  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [3]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT221  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [29]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [29]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT211  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [28]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT201  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [27]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [27]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT21  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [10]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [10]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT191  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [26]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [26]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT181  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [25]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT171  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [24]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [24]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT161  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [23]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [23]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT151  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [22]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT141  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [21]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [21]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT131  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [20]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [20]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT231  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [2]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT111  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [19]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT121  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I2(\lm32_cpu/operand_m [1]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT101  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/instruction_unit/pc_m [18]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/operand_m [18]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_239_OUT11  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I2(\lm32_cpu/operand_m [0]),
    .I3(\lm32_cpu/condition_met_m_7072 ),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_239_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \lm32_cpu/Mmux_x_result2621  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result262 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/Mmux_x_result1131  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result113 )
  );
  LUT6 #(
    .INIT ( 64'h5555555540404000 ))
  \lm32_cpu/kill_x1  (
    .I0(\lm32_cpu/stall_m_6936 ),
    .I1(\lm32_cpu/branch_m_7083 ),
    .I2(\lm32_cpu/valid_m_7304 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/condition_met_m_7072 ),
    .I5(\lm32_cpu/exception_m_7080 ),
    .O(\lm32_cpu/kill_x )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT241  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_7381 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/branch_target_x [5]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF040404 ))
  \lm32_cpu/exception_x1  (
    .I0(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I1(\lm32_cpu/interrupt_exception ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/valid_x_7305 ),
    .I4(\lm32_cpu/scall_x_7151 ),
    .I5(\lm32_cpu/mc_arithmetic/divide_by_zero_x_7381 ),
    .O(\lm32_cpu/exception_x )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT251  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [6]),
    .I2(\lm32_cpu/mc_arithmetic/divide_by_zero_x_7381 ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT261  (
    .I0(\lm32_cpu/branch_target_x [7]),
    .I1(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/load_q_x1  (
    .I0(\lm32_cpu/valid_x_7305 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/load_x_7161 ),
    .O(\lm32_cpu/load_q_x )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/eret_k_q_x1  (
    .I0(\lm32_cpu/valid_x_7305 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/eret_x_7150 ),
    .O(\lm32_cpu/eret_k_q_x )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/csr_write_enable_k_q_x1  (
    .I0(\lm32_cpu/valid_x_7305 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/csr_write_enable_x_7149 ),
    .O(\lm32_cpu/csr_write_enable_k_q_x )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT110  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [2]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT24  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [12]),
    .I2(\lm32_cpu/eba [12]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [13]),
    .I2(\lm32_cpu/eba [13]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [14]),
    .I2(\lm32_cpu/eba [14]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [15]),
    .I2(\lm32_cpu/eba [15]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT61  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [16]),
    .I2(\lm32_cpu/eba [16]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT71  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [17]),
    .I2(\lm32_cpu/eba [17]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT81  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [18]),
    .I2(\lm32_cpu/eba [18]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT91  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [19]),
    .I2(\lm32_cpu/eba [19]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT101  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [20]),
    .I2(\lm32_cpu/eba [20]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT111  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [21]),
    .I2(\lm32_cpu/eba [21]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT121  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [3]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT131  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [22]),
    .I2(\lm32_cpu/eba [22]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT141  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [23]),
    .I2(\lm32_cpu/eba [23]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT151  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [24]),
    .I2(\lm32_cpu/eba [24]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT161  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [25]),
    .I2(\lm32_cpu/eba [25]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT171  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [26]),
    .I2(\lm32_cpu/eba [26]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT181  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [27]),
    .I2(\lm32_cpu/eba [27]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT191  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [28]),
    .I2(\lm32_cpu/eba [28]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT201  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [29]),
    .I2(\lm32_cpu/eba [29]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT211  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [30]),
    .I2(\lm32_cpu/eba [30]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT221  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [31]),
    .I2(\lm32_cpu/eba [31]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT231  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [4]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT271  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [8]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT281  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [9]),
    .I2(\lm32_cpu/eba [9]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT291  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [10]),
    .I2(\lm32_cpu/eba [10]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_227_OUT301  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [11]),
    .I2(\lm32_cpu/eba [11]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_227_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \lm32_cpu/Mmux_branch_predict_taken_d11  (
    .I0(\lm32_cpu/bi_conditional ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/bi_unconditional ),
    .O(\lm32_cpu/branch_predict_taken_d )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result11  (
    .I0(\lm32_cpu/adder_op_x_n_7159 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [0]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [0]),
    .O(\lm32_cpu/adder_result_x[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result121  (
    .I0(\lm32_cpu/adder_op_x_n_7159 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .O(\lm32_cpu/adder_result_x[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result251  (
    .I0(\lm32_cpu/adder_op_x_n_7159 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/adder_result_x[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT110  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [2]),
    .I2(\lm32_cpu/raw_x_0_mmx_out7 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT210  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [12]),
    .I2(\lm32_cpu/raw_x_0_mmx_out17 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT31  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [13]),
    .I2(\lm32_cpu/raw_x_0_mmx_out18 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT41  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [14]),
    .I2(\lm32_cpu/raw_x_0_mmx_out19 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT51  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [15]),
    .I2(\lm32_cpu/raw_x_0_mmx_out20 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT61  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [16]),
    .I2(\lm32_cpu/raw_x_0_mmx_out21 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT71  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [17]),
    .I2(\lm32_cpu/raw_x_0_mmx_out22 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT81  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [18]),
    .I2(\lm32_cpu/raw_x_0_mmx_out23 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT91  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [19]),
    .I2(\lm32_cpu/raw_x_0_mmx_out24 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT101  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [20]),
    .I2(\lm32_cpu/raw_x_0_mmx_out25 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT111  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [21]),
    .I2(\lm32_cpu/raw_x_0_mmx_out26 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT121  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [3]),
    .I2(\lm32_cpu/raw_x_0_mmx_out8 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT131  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [22]),
    .I2(\lm32_cpu/raw_x_0_mmx_out27 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT141  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [23]),
    .I2(\lm32_cpu/raw_x_0_mmx_out28 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT151  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [24]),
    .I2(\lm32_cpu/raw_x_0_mmx_out29 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT161  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [25]),
    .I2(\lm32_cpu/raw_x_0_mmx_out ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT171  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [26]),
    .I2(\lm32_cpu/raw_x_0_mmx_out1 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT181  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [27]),
    .I2(\lm32_cpu/raw_x_0_mmx_out2 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT191  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [28]),
    .I2(\lm32_cpu/raw_x_0_mmx_out3 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT201  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [29]),
    .I2(\lm32_cpu/raw_x_0_mmx_out4 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT211  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [30]),
    .I2(\lm32_cpu/raw_x_0_mmx_out5 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT221  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [31]),
    .I2(\lm32_cpu/raw_x_0_mmx_out6 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT231  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [4]),
    .I2(\lm32_cpu/raw_x_0_mmx_out9 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT241  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [5]),
    .I2(\lm32_cpu/raw_x_0_mmx_out10 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT251  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [6]),
    .I2(\lm32_cpu/raw_x_0_mmx_out11 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT261  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [7]),
    .I2(\lm32_cpu/raw_x_0_mmx_out12 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT271  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [8]),
    .I2(\lm32_cpu/raw_x_0_mmx_out13 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT281  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [9]),
    .I2(\lm32_cpu/raw_x_0_mmx_out14 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT291  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [10]),
    .I2(\lm32_cpu/raw_x_0_mmx_out15 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_212_OUT301  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/branch_target_d [11]),
    .I2(\lm32_cpu/raw_x_0_mmx_out16 ),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_212_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_035  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out15 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/d_result_0 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_041  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out16 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/d_result_0 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_051  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out17 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/d_result_0 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_061  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out18 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/d_result_0 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_071  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out19 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/d_result_0 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_081  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out20 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/d_result_0 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_091  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out21 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/d_result_0 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0101  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out22 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/d_result_0 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0111  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out23 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/d_result_0 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0121  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out24 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/d_result_0 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0151  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out25 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/d_result_0 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0161  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out26 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/d_result_0 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0171  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out27 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/d_result_0 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0181  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out28 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/d_result_0 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0191  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out29 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/d_result_0 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0201  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out ),
    .I2(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/d_result_0 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0211  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out1 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/d_result_0 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0221  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out2 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/d_result_0 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0231  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out3 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/d_result_0 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0241  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out4 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/d_result_0 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0251  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out7 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/d_result_0 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0261  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out5 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/d_result_0 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0271  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out6 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/d_result_0 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0281  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out8 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/d_result_0 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0291  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out9 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/d_result_0 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0301  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out10 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/d_result_0 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0311  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out11 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/d_result_0 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0321  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out12 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/d_result_0 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0331  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out13 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/d_result_0 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_0341  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out14 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/d_result_0 [9])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1110  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1210  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [10]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_133  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [11]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [12]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [13]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [14]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [16]),
    .O(\lm32_cpu/d_result_1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [17]),
    .O(\lm32_cpu/d_result_1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1101  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [18]),
    .O(\lm32_cpu/d_result_1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1111  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [19]),
    .O(\lm32_cpu/d_result_1 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1121  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1131  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [20]),
    .O(\lm32_cpu/d_result_1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [21]),
    .O(\lm32_cpu/d_result_1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [22]),
    .O(\lm32_cpu/d_result_1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [23]),
    .O(\lm32_cpu/d_result_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [24]),
    .O(\lm32_cpu/d_result_1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [25]),
    .O(\lm32_cpu/d_result_1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [26]),
    .O(\lm32_cpu/d_result_1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1201  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [27]),
    .O(\lm32_cpu/d_result_1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1211  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [28]),
    .O(\lm32_cpu/d_result_1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1221  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [29]),
    .O(\lm32_cpu/d_result_1 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1231  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1241  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [30]),
    .O(\lm32_cpu/d_result_1 [30])
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \lm32_cpu/Mmux_d_result_1251  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [31]),
    .I3(\lm32_cpu/immediate_d [31]),
    .O(\lm32_cpu/d_result_1 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1261  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1271  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [4]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1281  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [5]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1291  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [6]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1301  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [7]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1311  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [8]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1321  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [9]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux1061  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [16]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [16]),
    .O(\lm32_cpu/w_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux1071  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [17]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [17]),
    .O(\lm32_cpu/w_result [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux1081  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [18]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [18]),
    .O(\lm32_cpu/w_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux1091  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [19]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [19]),
    .O(\lm32_cpu/w_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10122  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [20]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [20]),
    .O(\lm32_cpu/w_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10131  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [21]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [21]),
    .O(\lm32_cpu/w_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10141  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [22]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [22]),
    .O(\lm32_cpu/w_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10161  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [24]),
    .O(\lm32_cpu/w_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10171  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [25]),
    .O(\lm32_cpu/w_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10181  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [26]),
    .O(\lm32_cpu/w_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux10191  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [27]),
    .O(\lm32_cpu/w_result [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux101101  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [28]),
    .O(\lm32_cpu/w_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux101111  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [29]),
    .O(\lm32_cpu/w_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux101131  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<10>2 ),
    .I5(\lm32_cpu/operand_w [30]),
    .O(\lm32_cpu/w_result [30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_27_o_mux_225_OUT11  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [0]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_27_o_mux_225_OUT21  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [1]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_27_o_mux_225_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [2]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_27_o_mux_225_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [3]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_27_o_mux_225_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_27_o_mux_225_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_load_x_GND_22_o_MUX_1840_o11  (
    .I0(\lm32_cpu/w_result_sel_load_m_BRB0_9492 ),
    .I1(\lm32_cpu/w_result_sel_load_m_BRB1_9493 ),
    .O(\lm32_cpu/w_result_sel_load_m )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_GND_22_o_valid_m_MUX_1812_o11  (
    .I0(\lm32_cpu/stall_m_6936 ),
    .I1(\lm32_cpu/valid_m_7304 ),
    .O(\lm32_cpu/GND_22_o_valid_m_MUX_1812_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o1  (
    .I0(\lm32_cpu/stall_x ),
    .I1(\lm32_cpu/csr_write_enable_k_q_x ),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1468_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/branch_predict_d1  (
    .I0(\lm32_cpu/branch_predict_x_BRB0_9494 ),
    .I1(\lm32_cpu/branch_predict_x_BRB1_9495 ),
    .O(\lm32_cpu/branch_predict_x )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/store_q_m1  (
    .I0(\lm32_cpu/store_m_7078 ),
    .I1(\lm32_cpu/exception_m_7080 ),
    .I2(\lm32_cpu/valid_m_7304 ),
    .O(\lm32_cpu/store_q_m )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/load_q_m1  (
    .I0(\lm32_cpu/load_m_7079 ),
    .I1(\lm32_cpu/exception_m_7080 ),
    .I2(\lm32_cpu/valid_m_7304 ),
    .O(\lm32_cpu/load_q_m )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/branch_mispredict_taken_m1  (
    .I0(\lm32_cpu/branch_predict_taken_m_7081 ),
    .I1(\lm32_cpu/condition_met_m_7072 ),
    .I2(\lm32_cpu/branch_predict_m_7082 ),
    .O(\lm32_cpu/branch_mispredict_taken_m )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/write_enable_q_x1  (
    .I0(\lm32_cpu/valid_x_7305 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/write_enable_x_7170 ),
    .O(\lm32_cpu/write_enable_q_x )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/reg_write_enable_q_w1  (
    .I0(\lm32_cpu/valid_w_7347 ),
    .I1(\lm32_cpu/write_enable_w_7308 ),
    .O(\lm32_cpu/reg_write_enable_q_w )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/exception_q_w1  (
    .I0(\lm32_cpu/exception_w_7307 ),
    .I1(\lm32_cpu/valid_w_7347 ),
    .O(\lm32_cpu/exception_q_w )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/instruction_unit/_n0143_inv1  (
    .I0(vns_basesoc_shared_ack),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\lm32_cpu/instruction_unit/_n0143_inv )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \lm32_cpu/instruction_unit/_n01231  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I1(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/_n0123 )
  );
  LUT4 #(
    .INIT ( 16'hDD40 ))
  \lm32_cpu/load_store_unit/byte_enable_x<4>1  (
    .I0(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_1_BRB1_9500 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB2_9498 ),
    .I3(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .O(\lm32_cpu/load_store_unit/byte_enable_m [0])
  );
  LUT4 #(
    .INIT ( 16'h7710 ))
  \lm32_cpu/load_store_unit/byte_enable_x<2>1  (
    .I0(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB1_9497 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB2_9498 ),
    .I3(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .O(\lm32_cpu/load_store_unit/byte_enable_m [2])
  );
  LUT4 #(
    .INIT ( 16'hDD04 ))
  \lm32_cpu/load_store_unit/byte_enable_x<3>1  (
    .I0(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_1_BRB1_9500 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB2_9498 ),
    .I3(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .O(\lm32_cpu/load_store_unit/byte_enable_m [1])
  );
  LUT4 #(
    .INIT ( 16'h7701 ))
  \lm32_cpu/load_store_unit/byte_enable_x<1>1  (
    .I0(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB1_9497 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB2_9498 ),
    .I3(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .O(\lm32_cpu/load_store_unit/byte_enable_m [3])
  );
  LUT6 #(
    .INIT ( 64'h800A800080088008 ))
  \lm32_cpu/load_store_unit/load_data_w<10>21  (
    .I0(\lm32_cpu/load_store_unit/sign_extend_w_7762 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<9>2 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<17>111 ),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<10>2 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \lm32_cpu/load_store_unit/load_data_w<18>31  (
    .I0(\lm32_cpu/load_store_unit/sign_extend_w_7762 ),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<9>2 ),
    .I5(\lm32_cpu/load_store_unit/load_data_w<17>111 ),
    .O(\lm32_cpu/load_store_unit/load_data_w<18>3 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x81  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_16_BRB3_9527 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [16])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x91  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_17_BRB3_9526 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [17])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x101  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_18_BRB3_9525 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [18])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x111  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_19_BRB3_9524 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [19])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x131  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_20_BRB3_9523 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [20])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x141  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_21_BRB3_9522 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [21])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x151  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_22_BRB3_9521 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [22])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x161  (
    .I0(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 ),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_23_BRB3_9520 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [23])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x171  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_8_BRB2_9519 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_24_BRB3_9537 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [0]),
    .O(\lm32_cpu/load_store_unit/store_data_m [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x181  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_9_BRB2_9518 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_25_BRB3_9536 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [1]),
    .O(\lm32_cpu/load_store_unit/store_data_m [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x191  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_10_BRB2_9517 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_26_BRB3_9535 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [2]),
    .O(\lm32_cpu/load_store_unit/store_data_m [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x201  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_11_BRB2_9516 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_27_BRB3_9534 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [3]),
    .O(\lm32_cpu/load_store_unit/store_data_m [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x211  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_12_BRB2_9515 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_28_BRB3_9533 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [4]),
    .O(\lm32_cpu/load_store_unit/store_data_m [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x221  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_13_BRB2_9514 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_29_BRB3_9532 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [5]),
    .O(\lm32_cpu/load_store_unit/store_data_m [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x241  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_14_BRB2_9513 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_30_BRB3_9531 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [6]),
    .O(\lm32_cpu/load_store_unit/store_data_m [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x251  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m_15_BRB2_9512 ),
    .I2(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 ),
    .I3(\lm32_cpu/load_store_unit/store_data_m_31_BRB3_9530 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [7]),
    .O(\lm32_cpu/load_store_unit/store_data_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/load_data_w<9>21  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/load_store_unit/load_data_w<9>2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/load_data_w<17>1111  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [23]),
    .I2(\lm32_cpu/load_store_unit/data_w [7]),
    .O(\lm32_cpu/load_store_unit/load_data_w<17>111 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x21  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_10_BRB2_9517 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x33  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_11_BRB2_9516 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x41  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_12_BRB2_9515 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x51  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_13_BRB2_9514 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x61  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_14_BRB2_9513 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x71  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_15_BRB2_9512 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x311  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_8_BRB2_9519 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x321  (
    .I0(\lm32_cpu/load_store_unit/size_m [1]),
    .I1(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/store_data_m_9_BRB2_9518 ),
    .O(\lm32_cpu/load_store_unit/store_data_m [9])
  );
  LUT6 #(
    .INIT ( 64'h82828282FF828282 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT51  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/Msub_cycles[5]_GND_29_o_sub_54_OUT_cy<3> ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I4(\lm32_cpu/d_result_1 [4]),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h82828282FF828282 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT21  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I4(\lm32_cpu/d_result_1 [1]),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h1110FFFF11101110 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In1  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/shift_right_q_d_6693 ),
    .I3(\lm32_cpu/shift_left_q_d_6694 ),
    .I4(\lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_8171 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/Msub_cycles[5]_GND_29_o_sub_54_OUT_cy<3>11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_cycles[5]_GND_29_o_sub_54_OUT_cy<3> )
  );
  LUT4 #(
    .INIT ( 16'h5E5F ))
  \lm32_cpu/mc_arithmetic/_n0227_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I3(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0227_inv )
  );
  LUT4 #(
    .INIT ( 16'h5657 ))
  \lm32_cpu/mc_arithmetic/_n0168_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0168_inv )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT91  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [17]),
    .I5(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT81  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [16]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT71  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [15]),
    .I5(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT61  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [14]),
    .I5(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT51  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [13]),
    .I5(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT41  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [12]),
    .I5(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [9]),
    .I5(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [8]),
    .I5(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [7]),
    .I5(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT31  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [11]),
    .I5(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [6]),
    .I5(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [5]),
    .I5(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [4]),
    .I5(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [3]),
    .I5(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [31]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [31]),
    .I5(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [30]),
    .I5(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [2]),
    .I5(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [29]),
    .I5(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [28]),
    .I5(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [27]),
    .I5(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT21  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [10]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [26]),
    .I5(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [25]),
    .I5(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [24]),
    .I5(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [23]),
    .I5(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [22]),
    .I5(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [21]),
    .I5(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [20]),
    .I5(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [1]),
    .I5(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [19]),
    .I5(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [18]),
    .I5(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFEEEA4E45E4E0444 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_result_x[31]_wide_mux_55_OUT11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/mc_arithmetic/a [0]),
    .I5(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_result_x[31]_wide_mux_55_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h5E ))
  \lm32_cpu/mc_arithmetic/_n0212_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .O(\lm32_cpu/mc_arithmetic/_n0212_inv )
  );
  LUT4 #(
    .INIT ( 16'h5501 ))
  \lm32_cpu/mc_arithmetic/_n0188_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0188_inv )
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/a [31]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [0]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<0> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [0])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140210  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [10]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<10> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [10])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014033  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [11]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<11> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [11])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014041  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [12]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<12> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [12])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014051  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [13]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<13> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [13])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014061  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [14]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<14> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [14])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014071  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [15]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<15> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [15])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014081  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [16]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<16> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [16])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n014091  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [17]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<17> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [17])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [18]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<18> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [18])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [19]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<19> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [19])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [1]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<1> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [1])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [20]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<20> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [20])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [21]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<21> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [21])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [22]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<22> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [22])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [23]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<23> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [23])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [24]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<24> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [24])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [25]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<25> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [25])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [26]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<26> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [26])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [27]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<27> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [27])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [28]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<28> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [28])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [29]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<29> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [29])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [2]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<2> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [2])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [30]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<30> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [30])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [31]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<31> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [31])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [3]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<3> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [3])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [4]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<4> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [4])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [5]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<5> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [5])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [6]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<6> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [6])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [7]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<7> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [7])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [8]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<8> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [8])
  );
  LUT6 #(
    .INIT ( 64'hDFD58A808A808A80 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0140321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [9]),
    .I4(\lm32_cpu/mc_arithmetic/p[31]_a[31]_add_40_OUT<9> ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .O(\lm32_cpu/mc_arithmetic/_n0140 [9])
  );
  LUT5 #(
    .INIT ( 32'h00104454 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I2(\lm32_cpu/d_result_0 [0]),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I4(\lm32_cpu/mc_arithmetic/t [32]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h55554045 ))
  \lm32_cpu/mc_arithmetic/_n0151_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/_n0151_inv )
  );
  LUT6 #(
    .INIT ( 64'h88828882FFFF8882 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT61  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [5]),
    .I2(\lm32_cpu/mc_arithmetic/Msub_cycles[5]_GND_29_o_sub_54_OUT_cy<3> ),
    .I3(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT1121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I2(\lm32_cpu/shift_left_q_d_6694 ),
    .I3(\lm32_cpu/shift_right_q_d_6693 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT91  (
    .I0(\lm32_cpu/d_result_0 [17]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [18]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [17]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT81  (
    .I0(\lm32_cpu/d_result_0 [16]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [17]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [16]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT71  (
    .I0(\lm32_cpu/d_result_0 [15]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [16]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [15]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT61  (
    .I0(\lm32_cpu/d_result_0 [14]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [15]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [14]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT51  (
    .I0(\lm32_cpu/d_result_0 [13]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [14]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [13]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT41  (
    .I0(\lm32_cpu/d_result_0 [12]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [12]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT321  (
    .I0(\lm32_cpu/d_result_0 [9]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [10]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [9]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT311  (
    .I0(\lm32_cpu/d_result_0 [8]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [9]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [8]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT301  (
    .I0(\lm32_cpu/d_result_0 [7]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [8]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [7]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT31  (
    .I0(\lm32_cpu/d_result_0 [11]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [12]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [11]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT291  (
    .I0(\lm32_cpu/d_result_0 [6]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [7]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [6]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT281  (
    .I0(\lm32_cpu/d_result_0 [5]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [6]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [5]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT271  (
    .I0(\lm32_cpu/d_result_0 [4]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [5]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [4]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT261  (
    .I0(\lm32_cpu/d_result_0 [3]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [4]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [3]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT231  (
    .I0(\lm32_cpu/d_result_0 [2]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [3]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [2]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT221  (
    .I0(\lm32_cpu/d_result_0 [29]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [30]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [29]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT211  (
    .I0(\lm32_cpu/d_result_0 [28]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [29]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [28]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT201  (
    .I0(\lm32_cpu/d_result_0 [27]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [28]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [27]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT21  (
    .I0(\lm32_cpu/d_result_0 [10]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [11]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [10]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT191  (
    .I0(\lm32_cpu/d_result_0 [26]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [27]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [26]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT181  (
    .I0(\lm32_cpu/d_result_0 [25]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [26]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [25]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT171  (
    .I0(\lm32_cpu/d_result_0 [24]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [25]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [24]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT161  (
    .I0(\lm32_cpu/d_result_0 [23]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [24]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [23]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT151  (
    .I0(\lm32_cpu/d_result_0 [22]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [23]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [22]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT141  (
    .I0(\lm32_cpu/d_result_0 [21]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [22]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [21]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT131  (
    .I0(\lm32_cpu/d_result_0 [20]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [21]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [20]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT121  (
    .I0(\lm32_cpu/d_result_0 [1]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [1]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112  (
    .I0(\lm32_cpu/d_result_0 [19]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [20]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [19]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT101  (
    .I0(\lm32_cpu/d_result_0 [18]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [18]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT11  (
    .I0(\lm32_cpu/d_result_0 [0]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [1]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [0]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT241  (
    .I0(\lm32_cpu/d_result_0 [30]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I2(\lm32_cpu/mc_arithmetic/b [31]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 ),
    .I5(\lm32_cpu/d_result_1 [30]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT1111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I2(\lm32_cpu/shift_left_q_d_6694 ),
    .I3(\lm32_cpu/shift_right_q_d_6693 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT111 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT1101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT110 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_stall_request_x )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40000040 ))
  \lm32_cpu/decoder/branch1  (
    .I0(\lm32_cpu/branch_x_BRB0_9507 ),
    .I1(\lm32_cpu/branch_x_BRB1_9508 ),
    .I2(\lm32_cpu/branch_x_BRB2_9509 ),
    .I3(\lm32_cpu/branch_x_BRB3_9510 ),
    .I4(\lm32_cpu/branch_x_BRB4_9511 ),
    .I5(\lm32_cpu/branch_predict_x_BRB1_9495 ),
    .O(\lm32_cpu/branch_x )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/branch_reg1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/branch_reg_d )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/Mmux_immediate1031  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/decoder/Mmux_immediate103 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510015555 ))
  \lm32_cpu/decoder/Mmux_d_result_sel_121  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FF7FFFFFFFF ))
  \lm32_cpu/decoder/read_enable_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_0_d )
  );
  LUT6 #(
    .INIT ( 64'h555C111395147D15 ))
  \lm32_cpu/decoder/x_bypass_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/x_bypass_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/decoder/op_bi<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/bi_unconditional )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/decoder/call1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/d_result_sel_0_d )
  );
  LUT6 #(
    .INIT ( 64'h0404040400040400 ))
  \lm32_cpu/decoder/bi_conditional1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/bi_conditional )
  );
  LUT5 #(
    .INIT ( 32'h88880880 ))
  \lm32_cpu/decoder/cmp1  (
    .I0(\lm32_cpu/logic_op_x [3]),
    .I1(\lm32_cpu/branch_x_BRB1_9508 ),
    .I2(\lm32_cpu/branch_x_BRB3_9510 ),
    .I3(\lm32_cpu/branch_x_BRB4_9511 ),
    .I4(\lm32_cpu/m_result_sel_compare_x_BRB4_9528 ),
    .O(\lm32_cpu/m_result_sel_compare_x )
  );
  LUT6 #(
    .INIT ( 64'hF7FDFFFEFFFFBE77 ))
  \lm32_cpu/decoder/read_enable_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/read_enable_1_d )
  );
  LUT6 #(
    .INIT ( 64'hDFE5876FFEF50607 ))
  \lm32_cpu/decoder/m_bypass_enable1  (
    .I0(\lm32_cpu/branch_x_BRB3_9510 ),
    .I1(\lm32_cpu/m_result_sel_compare_x_BRB4_9528 ),
    .I2(\lm32_cpu/m_bypass_enable_x_BRB2_9538 ),
    .I3(\lm32_cpu/branch_x_BRB4_9511 ),
    .I4(\lm32_cpu/logic_op_x [3]),
    .I5(\lm32_cpu/m_bypass_enable_x_BRB5_9539 ),
    .O(\lm32_cpu/m_bypass_enable_x )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \lm32_cpu/decoder/op_rcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_csr_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/decoder/op_wcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/csr_write_enable_d )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFFFF7 ))
  \lm32_cpu/decoder/Mmux_immediate1011  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/decoder/Mmux_immediate101 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/decoder/op_modu<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/modulus_d )
  );
  LUT6 #(
    .INIT ( 64'hA8EFFFA86EABAE2A ))
  \lm32_cpu/decoder/Mmux_x_result_sel_add11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/x_result_sel_add_d )
  );
  LUT6 #(
    .INIT ( 64'h0000100000100400 ))
  \lm32_cpu/decoder/store1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/store_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000110014400 ))
  \lm32_cpu/decoder/load1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/load_d )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2A2800AA2228 ))
  \lm32_cpu/decoder/adder_op1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d )
  );
  LUT6 #(
    .INIT ( 64'h0000800000080000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_sext11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/x_result_sel_sext_d )
  );
  LUT6 #(
    .INIT ( 64'h8AA8AAA88A28AA2A ))
  \lm32_cpu/decoder/extended_immediate<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/immediate_d [31])
  );
  LUT6 #(
    .INIT ( 64'hEFFDFFFBFFF54557 ))
  \lm32_cpu/decoder/write_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/write_enable_d )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \lm32_cpu/decoder/Mmux_write_idx21  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I3(\lm32_cpu/decoder/Mmux_d_result_sel_111 ),
    .O(\lm32_cpu/write_idx_d [1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \lm32_cpu/decoder/Mmux_d_result_sel_1111  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/decoder/Mmux_d_result_sel_111 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/decoder/Mmux_immediate1021  (
    .I0(\lm32_cpu/immediate_d [31]),
    .I1(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/decoder/Mmux_immediate102 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \lm32_cpu/decoder/Mmux_write_idx11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/write_idx_d [0])
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \lm32_cpu/decoder/Mmux_write_idx31  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/write_idx_d [2])
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \lm32_cpu/decoder/Mmux_write_idx41  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/write_idx_d [3])
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \lm32_cpu/decoder/Mmux_write_idx51  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/write_idx_d [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  vns_xilinxasyncresetsynchronizerimpl11 (
    .I0(soc_crg_por[2]),
    .I1(soc_crg_por[3]),
    .I2(soc_crg_por[10]),
    .I3(soc_crg_por[6]),
    .I4(soc_crg_por[8]),
    .I5(soc_crg_por[9]),
    .O(vns_xilinxasyncresetsynchronizerimpl11_8281)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  vns_xilinxasyncresetsynchronizerimpl12 (
    .I0(soc_crg_pll_lckd),
    .I1(soc_crg_por[7]),
    .I2(soc_crg_por[0]),
    .I3(soc_crg_por[1]),
    .I4(soc_crg_por[4]),
    .I5(soc_crg_por[5]),
    .O(vns_xilinxasyncresetsynchronizerimpl12_8282)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  vns_xilinxasyncresetsynchronizerimpl13 (
    .I0(vns_xilinxasyncresetsynchronizerimpl11_8281),
    .I1(vns_xilinxasyncresetsynchronizerimpl12_8282),
    .O(vns_xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_front_panel_done<25>1  (
    .I0(soc_front_panel_count[1]),
    .I1(soc_front_panel_count[0]),
    .I2(soc_front_panel_count[2]),
    .I3(soc_front_panel_count[3]),
    .I4(soc_front_panel_count[4]),
    .I5(soc_front_panel_count[5]),
    .O(soc_front_panel_done_12[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_front_panel_done<25>2  (
    .I0(soc_front_panel_count[7]),
    .I1(soc_front_panel_count[6]),
    .I2(soc_front_panel_count[8]),
    .I3(soc_front_panel_count[9]),
    .I4(soc_front_panel_count[10]),
    .I5(soc_front_panel_count[11]),
    .O(\soc_front_panel_done<25>1_8284 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_front_panel_done<25>3  (
    .I0(soc_front_panel_count[13]),
    .I1(soc_front_panel_count[12]),
    .I2(soc_front_panel_count[14]),
    .I3(soc_front_panel_count[15]),
    .I4(soc_front_panel_count[16]),
    .I5(soc_front_panel_count[17]),
    .O(\soc_front_panel_done<25>2_8285 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_front_panel_done<25>4  (
    .I0(soc_front_panel_count[19]),
    .I1(soc_front_panel_count[18]),
    .I2(soc_front_panel_count[20]),
    .I3(soc_front_panel_count[21]),
    .I4(soc_front_panel_count[22]),
    .I5(soc_front_panel_count[23]),
    .O(\soc_front_panel_done<25>3_8286 )
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \soc_front_panel_done<25>5  (
    .I0(\soc_front_panel_done<25>1_8284 ),
    .I1(soc_front_panel_count[25]),
    .I2(soc_front_panel_done_12[25]),
    .I3(\soc_front_panel_done<25>3_8286 ),
    .I4(soc_front_panel_count[24]),
    .I5(\soc_front_panel_done<25>2_8285 ),
    .O(soc_front_panel_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>1  (
    .I0(soc_basesoc_value[13]),
    .I1(soc_basesoc_value[12]),
    .I2(soc_basesoc_value[14]),
    .I3(soc_basesoc_value[15]),
    .I4(soc_basesoc_value[16]),
    .I5(soc_basesoc_value[17]),
    .O(soc_basesoc_zero_trigger_INV_469_o_13[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>2  (
    .I0(soc_basesoc_value[19]),
    .I1(soc_basesoc_value[18]),
    .I2(soc_basesoc_value[20]),
    .I3(soc_basesoc_value[21]),
    .I4(soc_basesoc_value[22]),
    .I5(soc_basesoc_value[23]),
    .O(\soc_basesoc_zero_trigger_INV_469_o<31>1_8288 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>3  (
    .I0(soc_basesoc_value[1]),
    .I1(soc_basesoc_value[0]),
    .I2(soc_basesoc_value[2]),
    .I3(soc_basesoc_value[3]),
    .I4(soc_basesoc_value[4]),
    .I5(soc_basesoc_value[5]),
    .O(\soc_basesoc_zero_trigger_INV_469_o<31>2_8289 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>4  (
    .I0(soc_basesoc_value[7]),
    .I1(soc_basesoc_value[6]),
    .I2(soc_basesoc_value[8]),
    .I3(soc_basesoc_value[9]),
    .I4(soc_basesoc_value[10]),
    .I5(soc_basesoc_value[11]),
    .O(\soc_basesoc_zero_trigger_INV_469_o<31>3_8290 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>5  (
    .I0(soc_basesoc_value[25]),
    .I1(soc_basesoc_value[24]),
    .I2(soc_basesoc_value[26]),
    .I3(soc_basesoc_value[27]),
    .I4(soc_basesoc_value[28]),
    .I5(soc_basesoc_value[29]),
    .O(\soc_basesoc_zero_trigger_INV_469_o<31>4_8291 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>6  (
    .I0(soc_basesoc_value[31]),
    .I1(soc_basesoc_value[30]),
    .O(\soc_basesoc_zero_trigger_INV_469_o<31>5_8292 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \soc_basesoc_zero_trigger_INV_469_o<31>7  (
    .I0(soc_basesoc_zero_trigger_INV_469_o_13[31]),
    .I1(\soc_basesoc_zero_trigger_INV_469_o<31>1_8288 ),
    .I2(\soc_basesoc_zero_trigger_INV_469_o<31>2_8289 ),
    .I3(\soc_basesoc_zero_trigger_INV_469_o<31>3_8290 ),
    .I4(\soc_basesoc_zero_trigger_INV_469_o<31>4_8291 ),
    .I5(\soc_basesoc_zero_trigger_INV_469_o<31>5_8292 ),
    .O(soc_basesoc_zero_trigger_INV_469_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_timer_done1<8>_SW0  (
    .I0(soc_basesoc_sdram_timer_count1[6]),
    .I1(soc_basesoc_sdram_timer_count1[4]),
    .I2(soc_basesoc_sdram_timer_count1[8]),
    .I3(soc_basesoc_sdram_timer_count1[5]),
    .O(N1108)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_sdram_timer_done1<8>  (
    .I0(soc_basesoc_sdram_timer_count1[1]),
    .I1(soc_basesoc_sdram_timer_count1[0]),
    .I2(soc_basesoc_sdram_timer_count1[2]),
    .I3(soc_basesoc_sdram_timer_count1[3]),
    .I4(soc_basesoc_sdram_timer_count1[7]),
    .I5(N1108),
    .O(soc_basesoc_sdram_timer_done1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_sdram_zqcs_timer_done1<25>1  (
    .I0(soc_basesoc_sdram_zqcs_timer_count1[1]),
    .I1(soc_basesoc_sdram_zqcs_timer_count1[0]),
    .I2(soc_basesoc_sdram_zqcs_timer_count1[2]),
    .I3(soc_basesoc_sdram_zqcs_timer_count1[3]),
    .I4(soc_basesoc_sdram_zqcs_timer_count1[4]),
    .I5(soc_basesoc_sdram_zqcs_timer_count1[5]),
    .O(soc_basesoc_sdram_zqcs_timer_done1_14[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_sdram_zqcs_timer_done1<25>2  (
    .I0(soc_basesoc_sdram_zqcs_timer_count1[7]),
    .I1(soc_basesoc_sdram_zqcs_timer_count1[6]),
    .I2(soc_basesoc_sdram_zqcs_timer_count1[8]),
    .I3(soc_basesoc_sdram_zqcs_timer_count1[9]),
    .I4(soc_basesoc_sdram_zqcs_timer_count1[10]),
    .I5(soc_basesoc_sdram_zqcs_timer_count1[11]),
    .O(\soc_basesoc_sdram_zqcs_timer_done1<25>1_8295 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_sdram_zqcs_timer_done1<25>3  (
    .I0(soc_basesoc_sdram_zqcs_timer_count1[13]),
    .I1(soc_basesoc_sdram_zqcs_timer_count1[12]),
    .I2(soc_basesoc_sdram_zqcs_timer_count1[14]),
    .I3(soc_basesoc_sdram_zqcs_timer_count1[15]),
    .I4(soc_basesoc_sdram_zqcs_timer_count1[16]),
    .I5(soc_basesoc_sdram_zqcs_timer_count1[17]),
    .O(\soc_basesoc_sdram_zqcs_timer_done1<25>2_8296 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \soc_basesoc_sdram_zqcs_timer_done1<25>4  (
    .I0(soc_basesoc_sdram_zqcs_timer_count1[19]),
    .I1(soc_basesoc_sdram_zqcs_timer_count1[18]),
    .I2(soc_basesoc_sdram_zqcs_timer_count1[20]),
    .I3(soc_basesoc_sdram_zqcs_timer_count1[21]),
    .I4(soc_basesoc_sdram_zqcs_timer_count1[22]),
    .I5(soc_basesoc_sdram_zqcs_timer_count1[23]),
    .O(\soc_basesoc_sdram_zqcs_timer_done1<25>3_8297 )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \soc_basesoc_sdram_zqcs_timer_done1<25>5  (
    .I0(soc_basesoc_sdram_zqcs_timer_count1[24]),
    .I1(soc_basesoc_sdram_zqcs_timer_count1[25]),
    .I2(\soc_basesoc_sdram_zqcs_timer_done1<25>2_8296 ),
    .I3(\soc_basesoc_sdram_zqcs_timer_done1<25>3_8297 ),
    .I4(soc_basesoc_sdram_zqcs_timer_done1_14[25]),
    .I5(\soc_basesoc_sdram_zqcs_timer_done1<25>1_8295 ),
    .O(soc_basesoc_sdram_zqcs_timer_done1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_read_available1 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(soc_basesoc_sdram_read_available1_8298)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_read_available2 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(soc_basesoc_sdram_read_available2_8299)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  soc_basesoc_sdram_read_available3 (
    .I0(soc_basesoc_sdram_read_available2_8299),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(soc_basesoc_sdram_read_available1_8298),
    .O(soc_basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_write_available1 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(soc_basesoc_sdram_write_available1_8300)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_write_available2 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(soc_basesoc_sdram_write_available2_8301)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  soc_basesoc_sdram_write_available3 (
    .I0(soc_basesoc_sdram_write_available2_8301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_write_available1_8300),
    .O(soc_basesoc_sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \vns_basesoc_done<19>1  (
    .I0(vns_basesoc_count[1]),
    .I1(vns_basesoc_count[0]),
    .I2(vns_basesoc_count[2]),
    .I3(vns_basesoc_count[3]),
    .I4(vns_basesoc_count[4]),
    .I5(vns_basesoc_count[5]),
    .O(vns_basesoc_done_15[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \vns_basesoc_done<19>2  (
    .I0(vns_basesoc_count[7]),
    .I1(vns_basesoc_count[6]),
    .I2(vns_basesoc_count[8]),
    .I3(vns_basesoc_count[9]),
    .I4(vns_basesoc_count[10]),
    .I5(vns_basesoc_count[11]),
    .O(\vns_basesoc_done<19>1_8303 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \vns_basesoc_done<19>3  (
    .I0(vns_basesoc_count[13]),
    .I1(vns_basesoc_count[12]),
    .I2(vns_basesoc_count[14]),
    .I3(vns_basesoc_count[15]),
    .I4(vns_basesoc_count[16]),
    .I5(vns_basesoc_count[17]),
    .O(\vns_basesoc_done<19>2_8304 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \vns_basesoc_done<19>4  (
    .I0(vns_basesoc_count[19]),
    .I1(vns_basesoc_done_15[19]),
    .I2(\vns_basesoc_done<19>2_8304 ),
    .I3(vns_basesoc_count[18]),
    .I4(\vns_basesoc_done<19>1_8303 ),
    .O(vns_basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2071_inv_SW0 (
    .I0(soc_crg_por[1]),
    .I1(soc_crg_por[10]),
    .I2(soc_crg_por[0]),
    .I3(soc_crg_por[7]),
    .I4(soc_crg_por[3]),
    .I5(soc_crg_por[2]),
    .O(N1110)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2071_inv (
    .I0(soc_crg_por[9]),
    .I1(soc_crg_por[8]),
    .I2(soc_crg_por[6]),
    .I3(soc_crg_por[5]),
    .I4(soc_crg_por[4]),
    .I5(N1110),
    .O(n2071_inv_4061)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<5>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<5>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<5>1_8307 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<5>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<5>1_8307 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[5]),
    .O(vns_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<6>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<6>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<6>1_8309 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<6>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<6>1_8309 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[6]),
    .O(vns_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<7>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<7>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<7>1_8311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<7>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<7>1_8311 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[7]),
    .O(vns_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<8>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<8>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<8>1_8313 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<8>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<8>1_8313 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[8]),
    .O(vns_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<9>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<9>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<9>1_8315 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<9>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<9>1_8315 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[9]),
    .O(vns_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<10>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<10>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<10>1_8317 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<10>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<10>1_8317 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[10]),
    .O(vns_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>1_8319 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>2_8320 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>3_8321 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[11]),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>1_8319 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>2_8320 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<11>3_8321 ),
    .O(vns_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>1_8323 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>2_8324 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>3_8325 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[12]),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>1_8323 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>2_8324 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<12>3_8325 ),
    .O(vns_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>1_8327 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>2_8328 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>3_8329 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[0]),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>1_8327 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>2_8328 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<0>3_8329 ),
    .O(vns_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>1_8331 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>2_8332 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>3_8333 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[1]),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>1_8331 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>2_8332 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<1>3_8333 ),
    .O(vns_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>1_8335 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>2_8336 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>3_8337 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[2]),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>1_8335 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>2_8336 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<2>3_8337 ),
    .O(vns_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<3>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<3>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<3>1_8339 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<3>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<3>1_8339 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[3]),
    .O(vns_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<4>1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<4>2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<4>1_8341 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<4>3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<4>1_8341 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[4]),
    .O(vns_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>1_8343 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>2_8344 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>3_8345 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1[13]),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>1_8343 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>2_8344 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed1<13>3_8345 ),
    .O(vns_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed91 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed92 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed91_8347)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed93 (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed91_8347),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed9),
    .O(vns_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<5>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<5>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<5>1_8349 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<5>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<5>1_8349 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[5]),
    .O(vns_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<6>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<6>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<6>1_8351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<6>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<6>1_8351 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[6]),
    .O(vns_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<7>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<7>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<7>1_8353 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<7>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<7>1_8353 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[7]),
    .O(vns_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<8>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<8>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<8>1_8355 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<8>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<8>1_8355 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[8]),
    .O(vns_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<9>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<9>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<9>1_8357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<9>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<9>1_8357 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[9]),
    .O(vns_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<10>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<10>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<10>1_8359 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<10>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<10>1_8359 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[10]),
    .O(vns_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>1_8361 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>2_8362 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>3_8363 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>5  (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[11]),
    .I1(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>1_8361 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>2_8362 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<11>3_8363 ),
    .O(vns_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>1_8365 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>2_8366 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>3_8367 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>5  (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[12]),
    .I1(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>1_8365 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>2_8366 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<12>3_8367 ),
    .O(vns_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>1_8369 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>2_8370 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>3_8371 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>5  (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[0]),
    .I1(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>1_8369 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>2_8370 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<0>3_8371 ),
    .O(vns_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>1_8373 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>2_8374 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>3_8375 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>5  (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[1]),
    .I1(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>1_8373 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>2_8374 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<1>3_8375 ),
    .O(vns_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>1_8377 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>2_8378 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>3_8379 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>5  (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[2]),
    .I1(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>1_8377 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>2_8378 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<2>3_8379 ),
    .O(vns_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<3>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<3>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<3>1_8381 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<3>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<3>1_8381 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[3]),
    .O(vns_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<4>1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<4>2  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<4>1_8383 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<4>3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<4>1_8383 ),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[4]),
    .O(vns_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>1  (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine0_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>2  (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine6_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>1_8385 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>3  (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine4_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>2_8386 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>4  (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(soc_basesoc_sdram_bankmachine2_row_open),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>3_8387 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>5  (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7[13]),
    .I1(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>1_8385 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>2_8386 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed7<13>3_8387 ),
    .O(vns_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'h00CCF0FCAAEEFAFE ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed61 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h00F0CCFCAAFAEEFE ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed62 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed61_8389)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed63 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I4(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed6),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed61_8389),
    .O(vns_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed101 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed102 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed101_8391)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed103 (
    .I0(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed101_8391),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_choose_req_grant_vns_rhs_array_muxed10),
    .O(vns_rhs_array_muxed10)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mmux_vns_basesoc_shared_ack1_SW0 (
    .I0(soc_basesoc_sram_bus_ack_906),
    .I1(soc_basesoc_rom_bus_ack_905),
    .I2(vns_basesoc_done),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEFEEEEE ))
  Mmux_vns_basesoc_shared_ack1 (
    .I0(N1112),
    .I1(soc_spiflash_bus_ack_2280),
    .I2(\soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o ),
    .I3(vns_cache_state_FSM_FFd2_5174),
    .I4(vns_cache_state_FSM_FFd3_5173),
    .I5(vns_wb2csr_state_2269),
    .O(vns_basesoc_shared_ack)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \vns_basesoc_slave_sel<0><28>11  (
    .I0(\vns_rhs_array_muxed44[21] ),
    .I1(\vns_rhs_array_muxed44[23] ),
    .I2(\vns_rhs_array_muxed44[20] ),
    .I3(\vns_rhs_array_muxed44[19] ),
    .I4(\vns_rhs_array_muxed44[18] ),
    .I5(\vns_rhs_array_muxed44[17] ),
    .O(\vns_basesoc_slave_sel<0><28>12_8393 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n11294_inv1 (
    .I0(soc_basesoc_ctrl_bus_errors[15]),
    .I1(soc_basesoc_ctrl_bus_errors[16]),
    .I2(soc_basesoc_ctrl_bus_errors[14]),
    .I3(soc_basesoc_ctrl_bus_errors[13]),
    .I4(soc_basesoc_ctrl_bus_errors[12]),
    .I5(soc_basesoc_ctrl_bus_errors[11]),
    .O(_n11294_inv1_8395)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n11294_inv2 (
    .I0(soc_basesoc_ctrl_bus_errors[0]),
    .I1(soc_basesoc_ctrl_bus_errors[10]),
    .I2(_n11294_inv1_8395),
    .O(_n11294_inv2_8396)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n11294_inv3 (
    .I0(soc_basesoc_ctrl_bus_errors[26]),
    .I1(soc_basesoc_ctrl_bus_errors[27]),
    .I2(soc_basesoc_ctrl_bus_errors[25]),
    .I3(soc_basesoc_ctrl_bus_errors[24]),
    .I4(soc_basesoc_ctrl_bus_errors[23]),
    .I5(soc_basesoc_ctrl_bus_errors[22]),
    .O(_n11294_inv3_8397)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n11294_inv4 (
    .I0(soc_basesoc_ctrl_bus_errors[20]),
    .I1(soc_basesoc_ctrl_bus_errors[21]),
    .I2(soc_basesoc_ctrl_bus_errors[1]),
    .I3(soc_basesoc_ctrl_bus_errors[19]),
    .I4(soc_basesoc_ctrl_bus_errors[18]),
    .I5(soc_basesoc_ctrl_bus_errors[17]),
    .O(_n11294_inv4_8398)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n11294_inv5 (
    .I0(soc_basesoc_ctrl_bus_errors[8]),
    .I1(soc_basesoc_ctrl_bus_errors[9]),
    .I2(soc_basesoc_ctrl_bus_errors[7]),
    .I3(soc_basesoc_ctrl_bus_errors[6]),
    .I4(soc_basesoc_ctrl_bus_errors[5]),
    .I5(soc_basesoc_ctrl_bus_errors[4]),
    .O(_n11294_inv5_8399)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n11294_inv6 (
    .I0(soc_basesoc_ctrl_bus_errors[31]),
    .I1(soc_basesoc_ctrl_bus_errors[3]),
    .I2(soc_basesoc_ctrl_bus_errors[30]),
    .I3(soc_basesoc_ctrl_bus_errors[2]),
    .I4(soc_basesoc_ctrl_bus_errors[29]),
    .I5(soc_basesoc_ctrl_bus_errors[28]),
    .O(_n11294_inv6_8400)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n11294_inv7 (
    .I0(vns_basesoc_done),
    .I1(_n11294_inv3_8397),
    .I2(_n11294_inv4_8398),
    .I3(_n11294_inv5_8399),
    .I4(_n11294_inv6_8400),
    .I5(_n11294_inv2_8396),
    .O(_n11294_inv)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o2 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o1_8401),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I3(soc_basesoc_sdram_cmd_valid_mmx_out),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(_n6741),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o2_8402)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o4 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o3_8403),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(soc_basesoc_sdram_cmd_valid_mmx_out1),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I5(_n6723),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o4_8404)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o8 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o7_8406),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(soc_basesoc_sdram_cmd_valid_mmx_out3),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I5(_n6777),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o8_8407)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o1 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(vns_bankmachine3_state_FSM_FFd1_1283),
    .I2(Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_we11_6198),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o1_8408)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o2 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o1_8408),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_we11_6199),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o2_8409)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o3 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I1(vns_bankmachine1_state_FSM_FFd1_1279),
    .I2(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_we11_6200),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o3_8410)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o4 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o3_8410),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_we11_6201),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o4_8411)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o5 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I1(vns_bankmachine7_state_FSM_FFd1_1291),
    .I2(Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_we11_6194),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o5_8412)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o6 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o5_8412),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_we11_6195),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o6_8413)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o7 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I1(vns_bankmachine5_state_FSM_FFd1_1287),
    .I2(Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_we11_6196),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o7_8414)
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o8 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o7_8414),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_we11_6197),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o8_8415)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o2 (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_payload_ras),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o2_8416)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o3 (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_payload_ras),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o3_8417)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o4 (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_payload_ras),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o4_8418)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o11 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .O(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o11_8419)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o12 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .O(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o12_8420)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o13 (
    .I0(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o12_8420),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I5(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o11_8419),
    .O(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o1)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT11  (
    .I0(vns_opsisi2c_storage_2180),
    .I1(N1537),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT12  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT1 ),
    .I3(soc_opsis_i2c_slave_addr_storage[0]),
    .I4(soc_opsis_i2c_status_storage[0]),
    .I5(soc_opsis_i2c_master_storage[0]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT11_8422 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT13  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_opsis_i2c_fx2_reset_storage_2164),
    .I3(vns_opsisi2c_storage_2180),
    .I4(soc_opsis_i2c_shift_reg_storage[0]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT12_8423 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT14  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT11_8422 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT12_8423 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT11  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(memdat_4[0]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_suart_rx_fifo_readable_2277),
    .I4(soc_suart_tx_pending_2274),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT12  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_suart_eventmanager_storage[0]),
    .I4(soc_suart_tx_trigger),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT1 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT11_8425 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0000080000000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6187 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8426 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8427 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6188 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8428 ),
    .I3(soc_basesoc_sdram_choose_req_grant_SF90),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8429 )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r321 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[9]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[9]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r32_8430)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r322 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[73]),
    .I3(soc_basesoc_dat_w[9]),
    .I4(soc_basesoc_dat_w[41]),
    .I5(soc_basesoc_dat_w[105]),
    .O(Mmux_vns_basesoc_shared_dat_r321_8431)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r323 (
    .I0(Mmux_vns_basesoc_shared_dat_r32_8430),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r321_8431),
    .I3(soc_basesoc_sram_bus_dat_r[9]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[9])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r311 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[8]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[8]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r31_8432)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r312 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[72]),
    .I3(soc_basesoc_dat_w[8]),
    .I4(soc_basesoc_dat_w[40]),
    .I5(soc_basesoc_dat_w[104]),
    .O(Mmux_vns_basesoc_shared_dat_r311_8433)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r313 (
    .I0(Mmux_vns_basesoc_shared_dat_r31_8432),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r311_8433),
    .I3(soc_basesoc_sram_bus_dat_r[8]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[8])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r251 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[31]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[31]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r252 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[95]),
    .I3(soc_basesoc_dat_w[31]),
    .I4(soc_basesoc_dat_w[63]),
    .I5(soc_basesoc_dat_w[127]),
    .O(Mmux_vns_basesoc_shared_dat_r251_8435)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r253 (
    .I0(Mmux_vns_basesoc_shared_dat_r25),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r251_8435),
    .I3(soc_basesoc_sram_bus_dat_r[31]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[31])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r241 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[30]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[30]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r24_8436)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r242 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[94]),
    .I3(soc_basesoc_dat_w[30]),
    .I4(soc_basesoc_dat_w[62]),
    .I5(soc_basesoc_dat_w[126]),
    .O(Mmux_vns_basesoc_shared_dat_r241_8437)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r243 (
    .I0(Mmux_vns_basesoc_shared_dat_r24_8436),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r241_8437),
    .I3(soc_basesoc_sram_bus_dat_r[30]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[30])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r221 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[29]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[29]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r22_8438)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r222 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[93]),
    .I3(soc_basesoc_dat_w[29]),
    .I4(soc_basesoc_dat_w[61]),
    .I5(soc_basesoc_dat_w[125]),
    .O(Mmux_vns_basesoc_shared_dat_r221_8439)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r223 (
    .I0(Mmux_vns_basesoc_shared_dat_r22_8438),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r221_8439),
    .I3(soc_basesoc_sram_bus_dat_r[29]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[29])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r211 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[28]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[28]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r21_8440)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r212 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[92]),
    .I3(soc_basesoc_dat_w[28]),
    .I4(soc_basesoc_dat_w[60]),
    .I5(soc_basesoc_dat_w[124]),
    .O(Mmux_vns_basesoc_shared_dat_r211_8441)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r213 (
    .I0(Mmux_vns_basesoc_shared_dat_r21_8440),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r211_8441),
    .I3(soc_basesoc_sram_bus_dat_r[28]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[28])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r201 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[27]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[27]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r202 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[91]),
    .I3(soc_basesoc_dat_w[27]),
    .I4(soc_basesoc_dat_w[59]),
    .I5(soc_basesoc_dat_w[123]),
    .O(Mmux_vns_basesoc_shared_dat_r201_8443)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r203 (
    .I0(Mmux_vns_basesoc_shared_dat_r20),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r201_8443),
    .I3(soc_basesoc_sram_bus_dat_r[27]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[27])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r191 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[26]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[26]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r192 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[90]),
    .I3(soc_basesoc_dat_w[26]),
    .I4(soc_basesoc_dat_w[58]),
    .I5(soc_basesoc_dat_w[122]),
    .O(Mmux_vns_basesoc_shared_dat_r191_8445)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r193 (
    .I0(Mmux_vns_basesoc_shared_dat_r19),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r191_8445),
    .I3(soc_basesoc_sram_bus_dat_r[26]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[26])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r181 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[25]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[25]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r182 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[89]),
    .I3(soc_basesoc_dat_w[25]),
    .I4(soc_basesoc_dat_w[57]),
    .I5(soc_basesoc_dat_w[121]),
    .O(Mmux_vns_basesoc_shared_dat_r181_8447)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r183 (
    .I0(Mmux_vns_basesoc_shared_dat_r18),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r181_8447),
    .I3(soc_basesoc_sram_bus_dat_r[25]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[25])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r171 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[24]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[24]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r172 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[88]),
    .I3(soc_basesoc_dat_w[24]),
    .I4(soc_basesoc_dat_w[56]),
    .I5(soc_basesoc_dat_w[120]),
    .O(Mmux_vns_basesoc_shared_dat_r171_8449)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r173 (
    .I0(Mmux_vns_basesoc_shared_dat_r17),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r171_8449),
    .I3(soc_basesoc_sram_bus_dat_r[24]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[24])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r161 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[23]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[23]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r16_8450)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r162 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[87]),
    .I3(soc_basesoc_dat_w[23]),
    .I4(soc_basesoc_dat_w[55]),
    .I5(soc_basesoc_dat_w[119]),
    .O(Mmux_vns_basesoc_shared_dat_r161_8451)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r163 (
    .I0(Mmux_vns_basesoc_shared_dat_r16_8450),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r161_8451),
    .I3(soc_basesoc_sram_bus_dat_r[23]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[23])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r151 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[22]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[22]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r15_8452)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r152 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[86]),
    .I3(soc_basesoc_dat_w[22]),
    .I4(soc_basesoc_dat_w[54]),
    .I5(soc_basesoc_dat_w[118]),
    .O(Mmux_vns_basesoc_shared_dat_r151_8453)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r153 (
    .I0(Mmux_vns_basesoc_shared_dat_r15_8452),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r151_8453),
    .I3(soc_basesoc_sram_bus_dat_r[22]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[22])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r141 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[21]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[21]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r14_8454)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r142 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[85]),
    .I3(soc_basesoc_dat_w[21]),
    .I4(soc_basesoc_dat_w[53]),
    .I5(soc_basesoc_dat_w[117]),
    .O(Mmux_vns_basesoc_shared_dat_r141_8455)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r143 (
    .I0(Mmux_vns_basesoc_shared_dat_r14_8454),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r141_8455),
    .I3(soc_basesoc_sram_bus_dat_r[21]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[21])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r131 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[20]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[20]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r13_8456)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r132 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[84]),
    .I3(soc_basesoc_dat_w[20]),
    .I4(soc_basesoc_dat_w[52]),
    .I5(soc_basesoc_dat_w[116]),
    .O(Mmux_vns_basesoc_shared_dat_r131_8457)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r133 (
    .I0(Mmux_vns_basesoc_shared_dat_r13_8456),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r131_8457),
    .I3(soc_basesoc_sram_bus_dat_r[20]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[20])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r111 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[19]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[19]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r11_8458)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r112 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[83]),
    .I3(soc_basesoc_dat_w[19]),
    .I4(soc_basesoc_dat_w[51]),
    .I5(soc_basesoc_dat_w[115]),
    .O(Mmux_vns_basesoc_shared_dat_r111_8459)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r113 (
    .I0(Mmux_vns_basesoc_shared_dat_r11_8458),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r111_8459),
    .I3(soc_basesoc_sram_bus_dat_r[19]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[19])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r101 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[18]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[18]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r102 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[82]),
    .I3(soc_basesoc_dat_w[18]),
    .I4(soc_basesoc_dat_w[50]),
    .I5(soc_basesoc_dat_w[114]),
    .O(Mmux_vns_basesoc_shared_dat_r101_8461)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r103 (
    .I0(Mmux_vns_basesoc_shared_dat_r10),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r101_8461),
    .I3(soc_basesoc_sram_bus_dat_r[18]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[18])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r91 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[17]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[17]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r92 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[81]),
    .I3(soc_basesoc_dat_w[17]),
    .I4(soc_basesoc_dat_w[49]),
    .I5(soc_basesoc_dat_w[113]),
    .O(Mmux_vns_basesoc_shared_dat_r91_8463)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r93 (
    .I0(Mmux_vns_basesoc_shared_dat_r9),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r91_8463),
    .I3(soc_basesoc_sram_bus_dat_r[17]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[17])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r81 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[16]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[16]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r82 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[80]),
    .I3(soc_basesoc_dat_w[16]),
    .I4(soc_basesoc_dat_w[48]),
    .I5(soc_basesoc_dat_w[112]),
    .O(Mmux_vns_basesoc_shared_dat_r81_8465)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r83 (
    .I0(Mmux_vns_basesoc_shared_dat_r8),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r81_8465),
    .I3(soc_basesoc_sram_bus_dat_r[16]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[16])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r71 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[15]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[15]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r72 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[79]),
    .I3(soc_basesoc_dat_w[15]),
    .I4(soc_basesoc_dat_w[47]),
    .I5(soc_basesoc_dat_w[111]),
    .O(Mmux_vns_basesoc_shared_dat_r71_8467)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r73 (
    .I0(Mmux_vns_basesoc_shared_dat_r7),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r71_8467),
    .I3(soc_basesoc_sram_bus_dat_r[15]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[15])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r61 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[14]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[14]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r6)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r62 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[78]),
    .I3(soc_basesoc_dat_w[14]),
    .I4(soc_basesoc_dat_w[46]),
    .I5(soc_basesoc_dat_w[110]),
    .O(Mmux_vns_basesoc_shared_dat_r61_8469)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r63 (
    .I0(Mmux_vns_basesoc_shared_dat_r6),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r61_8469),
    .I3(soc_basesoc_sram_bus_dat_r[14]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[14])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r51 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[13]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[13]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r5)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r52 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[77]),
    .I3(soc_basesoc_dat_w[13]),
    .I4(soc_basesoc_dat_w[45]),
    .I5(soc_basesoc_dat_w[109]),
    .O(Mmux_vns_basesoc_shared_dat_r51_8471)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r53 (
    .I0(Mmux_vns_basesoc_shared_dat_r5),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r51_8471),
    .I3(soc_basesoc_sram_bus_dat_r[13]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[13])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r41 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[12]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[12]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r42 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[76]),
    .I3(soc_basesoc_dat_w[12]),
    .I4(soc_basesoc_dat_w[44]),
    .I5(soc_basesoc_dat_w[108]),
    .O(Mmux_vns_basesoc_shared_dat_r41_8473)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r43 (
    .I0(Mmux_vns_basesoc_shared_dat_r4),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r41_8473),
    .I3(soc_basesoc_sram_bus_dat_r[12]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[12])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r31 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[11]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[11]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r3)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r32 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[75]),
    .I3(soc_basesoc_dat_w[11]),
    .I4(soc_basesoc_dat_w[43]),
    .I5(soc_basesoc_dat_w[107]),
    .O(Mmux_vns_basesoc_shared_dat_r33_8475)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r33 (
    .I0(Mmux_vns_basesoc_shared_dat_r3),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r33_8475),
    .I3(soc_basesoc_sram_bus_dat_r[11]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[11])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r21 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[10]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[10]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r2)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r22 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[74]),
    .I3(soc_basesoc_dat_w[10]),
    .I4(soc_basesoc_dat_w[42]),
    .I5(soc_basesoc_dat_w[106]),
    .O(Mmux_vns_basesoc_shared_dat_r23)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r24 (
    .I0(Mmux_vns_basesoc_shared_dat_r2),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r23),
    .I3(soc_basesoc_sram_bus_dat_r[10]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT8  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(mux139_6_6171),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(mux139_71_6162),
    .I5(N1114),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT7  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(mux138_6_6153),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(mux138_71_6144),
    .I5(N1116),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT6  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux137_8_6124),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(mux137_71_6128),
    .I5(N1118),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT5_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(mux136_6_6081),
    .I2(mux136_7_6076),
    .O(N1120)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT5  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux136_8_6067),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(mux136_71_6071),
    .I5(N1120),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT4_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(mux135_6_6119),
    .I2(mux135_7_6114),
    .O(N1122)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT4  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux135_8_6105),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(mux135_71_6109),
    .I5(N1122),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT3_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(mux134_6_6100),
    .I2(mux134_7_6095),
    .O(N1124)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT3  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux134_8_6086),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(mux134_71_6090),
    .I5(N1124),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT2_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(mux133_6_6062),
    .I2(mux133_7_6057),
    .O(N1126)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT2  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux133_8_6048),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(mux133_71_6052),
    .I5(N1126),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT1_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(mux132_6_6043),
    .I2(mux132_7_6038),
    .O(N1128)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT1  (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux132_8_6029),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(mux132_71_6033),
    .I5(N1128),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT3_SW0  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_opsis_i2c_slave_addr_storage[2]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_opsis_i2c_shift_reg_storage[2]),
    .O(N1130)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT4_SW0  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_opsis_i2c_slave_addr_storage[3]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_opsis_i2c_shift_reg_storage[3]),
    .O(N1132)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT5_SW0  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_opsis_i2c_slave_addr_storage[4]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_opsis_i2c_shift_reg_storage[4]),
    .O(N1134)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT6_SW0  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_opsis_i2c_slave_addr_storage[5]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_opsis_i2c_shift_reg_storage[5]),
    .O(N1136)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT7_SW0  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_opsis_i2c_slave_addr_storage[6]),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_opsis_i2c_shift_reg_storage[6]),
    .O(N1138)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_vns_array_muxed1311_SW0 (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .O(N1140)
  );
  LUT6 #(
    .INIT ( 64'h5450040004000400 ))
  Mmux_vns_array_muxed1311 (
    .I0(N1140),
    .I1(vns_rhs_array_muxed9),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_1188_o1),
    .I5(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(vns_array_muxed13)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r121 (
    .I0(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(vns_basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(Mmux_vns_basesoc_shared_dat_r12_8492)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  Mmux_vns_basesoc_shared_dat_r122 (
    .I0(vns_basesoc_csrbankarray_sel_r_1175),
    .I1(memadr_1[0]),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .I4(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(Mmux_vns_basesoc_shared_dat_r121_8493)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  Mmux_vns_basesoc_shared_dat_r123 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(Mmux_vns_basesoc_shared_dat_r12_8492),
    .I2(Mmux_vns_basesoc_shared_dat_r121_8493),
    .I3(soc_spiflash_sr[1]),
    .I4(vns_basesoc_slave_sel_r[3]),
    .O(Mmux_vns_basesoc_shared_dat_r122_8494)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_vns_basesoc_shared_dat_r124 (
    .I0(vns_basesoc_done),
    .I1(Mmux_vns_basesoc_shared_dat_r122_8494),
    .I2(memdat[1]),
    .I3(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r123_8495)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r125 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[65]),
    .I3(soc_basesoc_dat_w[1]),
    .I4(soc_basesoc_dat_w[33]),
    .I5(soc_basesoc_dat_w[97]),
    .O(Mmux_vns_basesoc_shared_dat_r124_8496)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r126 (
    .I0(Mmux_vns_basesoc_shared_dat_r123_8495),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r124_8496),
    .I3(soc_basesoc_sram_bus_dat_r[1]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[1])
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  Mmux_vns_basesoc_shared_dat_r261 (
    .I0(memadr_1[2]),
    .I1(memadr_1[1]),
    .I2(vns_basesoc_csrbankarray_sel_r_1175),
    .I3(memadr_1[0]),
    .O(Mmux_vns_basesoc_shared_dat_r26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r262 (
    .I0(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I1(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I3(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I4(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .O(Mmux_vns_basesoc_shared_dat_r261_8498)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  Mmux_vns_basesoc_shared_dat_r263 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I2(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I3(Mmux_vns_basesoc_shared_dat_r261_8498),
    .I4(Mmux_vns_basesoc_shared_dat_r26),
    .O(Mmux_vns_basesoc_shared_dat_r262_8499)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r264 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[3]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[3]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .I5(Mmux_vns_basesoc_shared_dat_r262_8499),
    .O(Mmux_vns_basesoc_shared_dat_r263_8500)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r265 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[67]),
    .I3(soc_basesoc_dat_w[3]),
    .I4(soc_basesoc_dat_w[35]),
    .I5(soc_basesoc_dat_w[99]),
    .O(Mmux_vns_basesoc_shared_dat_r264_8501)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r266 (
    .I0(Mmux_vns_basesoc_shared_dat_r263_8500),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r264_8501),
    .I3(soc_basesoc_sram_bus_dat_r[3]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r281 (
    .I0(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .I1(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I2(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I4(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I5(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .O(Mmux_vns_basesoc_shared_dat_r28)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00808880 ))
  Mmux_vns_basesoc_shared_dat_r282 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(vns_basesoc_csrbankarray_sel_r_1175),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(memadr_1[2]),
    .I5(Mmux_vns_basesoc_shared_dat_r28),
    .O(Mmux_vns_basesoc_shared_dat_r281_8503)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r283 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[5]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[5]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .I5(Mmux_vns_basesoc_shared_dat_r281_8503),
    .O(Mmux_vns_basesoc_shared_dat_r282_8504)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r284 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[69]),
    .I3(soc_basesoc_dat_w[5]),
    .I4(soc_basesoc_dat_w[37]),
    .I5(soc_basesoc_dat_w[101]),
    .O(Mmux_vns_basesoc_shared_dat_r283_8505)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r285 (
    .I0(Mmux_vns_basesoc_shared_dat_r282_8504),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r283_8505),
    .I3(soc_basesoc_sram_bus_dat_r[5]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r291 (
    .I0(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .I1(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I2(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .I4(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I5(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(Mmux_vns_basesoc_shared_dat_r29)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08888888 ))
  Mmux_vns_basesoc_shared_dat_r292 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(vns_basesoc_csrbankarray_sel_r_1175),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(memadr_1[0]),
    .I5(Mmux_vns_basesoc_shared_dat_r29),
    .O(Mmux_vns_basesoc_shared_dat_r291_8507)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r293 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[6]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[6]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .I5(Mmux_vns_basesoc_shared_dat_r291_8507),
    .O(Mmux_vns_basesoc_shared_dat_r292_8508)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r294 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[70]),
    .I3(soc_basesoc_dat_w[6]),
    .I4(soc_basesoc_dat_w[38]),
    .I5(soc_basesoc_dat_w[102]),
    .O(Mmux_vns_basesoc_shared_dat_r293_8509)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r295 (
    .I0(Mmux_vns_basesoc_shared_dat_r292_8508),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r293_8509),
    .I3(soc_basesoc_sram_bus_dat_r[6]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r301 (
    .I0(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I3(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .I4(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I5(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(Mmux_vns_basesoc_shared_dat_r30)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_vns_basesoc_shared_dat_r302 (
    .I0(soc_spiflash_sr[7]),
    .I1(vns_basesoc_slave_sel_r[3]),
    .I2(vns_basesoc_slave_sel_r[2]),
    .I3(Mmux_vns_basesoc_shared_dat_r30),
    .O(Mmux_vns_basesoc_shared_dat_r301_8511)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_vns_basesoc_shared_dat_r303 (
    .I0(vns_basesoc_done),
    .I1(Mmux_vns_basesoc_shared_dat_r301_8511),
    .I2(memdat[7]),
    .I3(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r302_8512)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r304 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[71]),
    .I3(soc_basesoc_dat_w[7]),
    .I4(soc_basesoc_dat_w[39]),
    .I5(soc_basesoc_dat_w[103]),
    .O(Mmux_vns_basesoc_shared_dat_r303_8513)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r305 (
    .I0(Mmux_vns_basesoc_shared_dat_r302_8512),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r303_8513),
    .I3(soc_basesoc_sram_bus_dat_r[7]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[7])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT14  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT13_8515 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT15  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT12 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT13_8515 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[0]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT24  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT23_8517 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT25  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT22 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT23_8517 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[1]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT34  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT33_8519 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT35  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT32 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT33_8519 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[2]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT41  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_ctrl_storage_11_2156),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_basesoc_ctrl_storage_27_2146),
    .I5(soc_basesoc_ctrl_bus_errors[27]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT42  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_storage_3_2267),
    .I4(soc_basesoc_ctrl_storage_19_2151),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT41_8521 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT44  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT43_8523 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT45  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT42_8522 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT43_8523 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[3]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT51  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_ctrl_storage_12_2261),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_basesoc_ctrl_storage_28_2255),
    .I5(soc_basesoc_ctrl_bus_errors[28]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT52  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_storage_4_2266),
    .I4(soc_basesoc_ctrl_storage_20_2258),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT51_8525 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT54  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT53_8527 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT55  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT52_8526 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT53_8527 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[4]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT61  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_ctrl_storage_13_2155),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_basesoc_ctrl_storage_29_2145),
    .I5(soc_basesoc_ctrl_bus_errors[29]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT62  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_storage_5_2265),
    .I4(soc_basesoc_ctrl_storage_21_2257),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT61_8529 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT64  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT63_8531 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT65  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT62_8530 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT63_8531 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[5]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT71  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_ctrl_storage_14_2260),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_basesoc_ctrl_storage_30_2144),
    .I5(soc_basesoc_ctrl_bus_errors[30]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT72  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_storage_6_2264),
    .I4(soc_basesoc_ctrl_storage_22_2150),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT71_8533 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT74  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[14]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT73_8535 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT75  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT72_8534 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT73_8535 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[6]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT81  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(soc_basesoc_ctrl_storage_15_2154),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_basesoc_ctrl_storage_31_2143),
    .I5(soc_basesoc_ctrl_bus_errors[31]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT82  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_storage_7_2158),
    .I4(soc_basesoc_ctrl_storage_23_2149),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT81_8537 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT84  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_ctrl_bus_errors[15]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT83_8539 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT85  (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT82_8538 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT83_8539 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I5(soc_basesoc_ctrl_bus_errors[7]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8540 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_choose_cmd_ce),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8540 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(soc_basesoc_sdram_choose_req_ce),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5241 ),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I1(soc_basesoc_sdram_choose_req_ce),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(soc_basesoc_sdram_choose_req_ce),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8543 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5243 ),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8544 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I1(soc_basesoc_sdram_choose_req_ce),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8544 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h80000000AAAAAAAA ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6187 ),
    .I5(soc_basesoc_sdram_choose_cmd_ce),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8545 )
  );
  LUT6 #(
    .INIT ( 64'h3332323200000000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I5(soc_basesoc_sdram_choose_cmd_ce),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8546 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8545 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8546 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I1(soc_basesoc_sdram_choose_req_ce),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6188 ),
    .I4(soc_basesoc_sdram_choose_req_grant_SF90),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8547 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(soc_basesoc_sdram_choose_req_ce),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(soc_basesoc_sdram_choose_req_grant_SF90),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8548 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8547 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8548 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT14  (
    .I0(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT12 ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_load_storage_16_2622),
    .I4(\soc_basesoc_interface_adr[0] ),
    .I5(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT13_8550 )
  );
  LUT6 #(
    .INIT ( 64'h8888888088888888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT18  (
    .I0(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT16 ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_basesoc_update_value_storage_2251),
    .I5(\soc_basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT17_8552 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA222022202220 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT19  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT17_8552 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT13_8550 ),
    .I4(soc_basesoc_eventmanager_storage_2252),
    .I5(\Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT31 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I3(N1142),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5220 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I3(N1144),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5241 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n11306_inv_SW0 (
    .I0(soc_opsis_i2c_scl_r_941),
    .I1(soc_opsis_i2c_sda_r_942),
    .I2(soc_opsis_i2c_sda_i_1459),
    .O(N1146)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n11306_inv (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(vns_opsisi2c_state_FSM_FFd2_1272),
    .I2(vns_opsisi2c_state_FSM_FFd4_1274),
    .I3(vns_opsisi2c_state_FSM_FFd1_1271),
    .I4(soc_opsis_i2c_scl_i_1458),
    .I5(N1146),
    .O(_n11306_inv_3955)
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT22  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[25]),
    .I4(soc_basesoc_value_status[17]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT2 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT21_8557 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT26  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_17_2621),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT25_8559 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT27  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT25_8559 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT24 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT21_8557 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT32  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[26]),
    .I4(soc_basesoc_value_status[18]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT3 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT31_8561 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT36  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_18_2620),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT35_8563 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT37  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT35_8563 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT34 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT31_8561 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT42  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[27]),
    .I4(soc_basesoc_value_status[19]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT4 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT41_8565 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT43  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_reload_storage_3_2667),
    .I4(soc_basesoc_reload_storage_19_2651),
    .I5(soc_basesoc_load_storage_3_2635),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT42_8566 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT44  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_basesoc_load_storage_11_2627),
    .I4(soc_basesoc_reload_storage_11_2659),
    .I5(soc_basesoc_reload_storage_27_2643),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT43_8567 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT46  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_19_2619),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT45_8569 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT47  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT45_8569 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT44_8568 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT41_8565 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT52  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[28]),
    .I4(soc_basesoc_value_status[20]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT5 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT51_8571 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT53  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_reload_storage_4_2666),
    .I4(soc_basesoc_reload_storage_20_2650),
    .I5(soc_basesoc_load_storage_4_2634),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT52_8572 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT54  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_basesoc_load_storage_12_2626),
    .I4(soc_basesoc_reload_storage_12_2658),
    .I5(soc_basesoc_reload_storage_28_2642),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT53_8573 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT56  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_20_2618),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT55_8575 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT57  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT55_8575 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT54_8574 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT51_8571 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT62  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[29]),
    .I4(soc_basesoc_value_status[21]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT6 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT61_8577 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT63  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_reload_storage_5_2665),
    .I4(soc_basesoc_reload_storage_21_2649),
    .I5(soc_basesoc_load_storage_5_2633),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT62_8578 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT64  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_basesoc_load_storage_13_2625),
    .I4(soc_basesoc_reload_storage_13_2657),
    .I5(soc_basesoc_reload_storage_29_2641),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT63_8579 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT66  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_21_2617),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT65_8581 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT67  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT65_8581 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT64_8580 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT61_8577 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT72  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[30]),
    .I4(soc_basesoc_value_status[22]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT7 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT71_8583 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT73  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_reload_storage_6_2664),
    .I4(soc_basesoc_reload_storage_22_2648),
    .I5(soc_basesoc_load_storage_6_2632),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT72_8584 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT74  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_basesoc_load_storage_14_2624),
    .I4(soc_basesoc_reload_storage_14_2656),
    .I5(soc_basesoc_reload_storage_30_2640),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT73_8585 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT76  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_22_2616),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT75_8587 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT77  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT75_8587 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT74_8586 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT71_8583 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h6664464422200200 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT82  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_value_status[31]),
    .I4(soc_basesoc_value_status[23]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT8 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT81_8589 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT83  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_basesoc_reload_storage_7_2663),
    .I4(soc_basesoc_reload_storage_23_2647),
    .I5(soc_basesoc_load_storage_7_2631),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT82_8590 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT84  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_basesoc_load_storage_15_2623),
    .I4(soc_basesoc_reload_storage_15_2655),
    .I5(soc_basesoc_reload_storage_31_2639),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT83_8591 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT86  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_load_storage_23_2615),
    .I3(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT85_8593 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT87  (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT85_8593 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT84_8592 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT81_8589 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o71  (
    .I0(soc_opsis_i2c_din[2]),
    .I1(soc_opsis_i2c_slave_addr_storage[1]),
    .I2(soc_opsis_i2c_din[7]),
    .I3(soc_opsis_i2c_slave_addr_storage[6]),
    .I4(soc_opsis_i2c_din[6]),
    .I5(soc_opsis_i2c_slave_addr_storage[5]),
    .O(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o72  (
    .I0(soc_opsis_i2c_din[5]),
    .I1(soc_opsis_i2c_slave_addr_storage[4]),
    .I2(soc_opsis_i2c_din[4]),
    .I3(soc_opsis_i2c_slave_addr_storage[3]),
    .I4(soc_opsis_i2c_din[3]),
    .I5(soc_opsis_i2c_slave_addr_storage[2]),
    .O(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o71_8595 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o73  (
    .I0(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o7 ),
    .I1(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o71_8595 ),
    .I2(soc_opsis_i2c_din[1]),
    .I3(soc_opsis_i2c_slave_addr_storage[0]),
    .O(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I1(soc_basesoc_sdram_choose_req_ce),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 ),
    .I4(soc_basesoc_sdram_choose_req_grant_SF90),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In5  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8597 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(soc_basesoc_sdram_choose_cmd_ce),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata145_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[0]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[0]),
    .O(N1148)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata145 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[64]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[0]),
    .I5(N1148),
    .O(soc_half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata24_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_30_2456),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_30_2536),
    .O(N1150)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata24 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[94]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[30]),
    .I5(N1150),
    .O(soc_half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata141_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_9_2517),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_9_2597),
    .O(N1152)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata141 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[105]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[41]),
    .I5(N1152),
    .O(soc_half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata140_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_8_2518),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_8_2598),
    .O(N1154)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata140 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[104]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[40]),
    .I5(N1154),
    .O(soc_half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata139_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[7]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[7]),
    .O(N1156)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata139 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[103]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[39]),
    .I5(N1156),
    .O(soc_half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata138_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[6]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[6]),
    .O(N1158)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata138 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[102]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[38]),
    .I5(N1158),
    .O(soc_half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata29_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[6]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[6]),
    .O(N1160)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata29 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[70]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[6]),
    .I5(N1160),
    .O(soc_half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata137_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[5]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[5]),
    .O(N1162)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata137 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[101]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[37]),
    .I5(N1162),
    .O(soc_half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata28_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[5]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[5]),
    .O(N1164)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata28 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[69]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[5]),
    .I5(N1164),
    .O(soc_half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata136_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[4]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[4]),
    .O(N1166)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata136 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[100]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[36]),
    .I5(N1166),
    .O(soc_half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata27_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[4]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[4]),
    .O(N1168)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata27 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[68]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[4]),
    .I5(N1168),
    .O(soc_half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata135_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[3]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[3]),
    .O(N1170)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata135 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[99]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[35]),
    .I5(N1170),
    .O(soc_half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata26_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[3]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[3]),
    .O(N1172)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata26 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[67]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[3]),
    .I5(N1172),
    .O(soc_half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata134_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_31_2495),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_31_2575),
    .O(N1174)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata134 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[127]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[63]),
    .I5(N1174),
    .O(soc_half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata25_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_31_2455),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_31_2535),
    .O(N1176)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata25 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[95]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[31]),
    .I5(N1176),
    .O(soc_half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata133_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_30_2496),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_30_2576),
    .O(N1178)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata133 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[126]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[62]),
    .I5(N1178),
    .O(soc_half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata132_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[2]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[2]),
    .O(N1180)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata132 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[98]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[34]),
    .I5(N1180),
    .O(soc_half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata23_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[2]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[2]),
    .O(N1182)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata23 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[66]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[2]),
    .I5(N1182),
    .O(soc_half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata131_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_29_2497),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_29_2577),
    .O(N1184)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata131 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[125]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[61]),
    .I5(N1184),
    .O(soc_half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata22_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_29_2457),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_29_2537),
    .O(N1186)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata22 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[93]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[29]),
    .I5(N1186),
    .O(soc_half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata130_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_28_2498),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_28_2578),
    .O(N1188)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata130 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[124]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[60]),
    .I5(N1188),
    .O(soc_half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata21_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_28_2458),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_28_2538),
    .O(N1190)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata21 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[92]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[28]),
    .I5(N1190),
    .O(soc_half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata129_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_27_2499),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_27_2579),
    .O(N1192)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata129 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[123]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[59]),
    .I5(N1192),
    .O(soc_half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata20_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_27_2459),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_27_2539),
    .O(N1194)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata20 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[91]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[27]),
    .I5(N1194),
    .O(soc_half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata128_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_26_2500),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_26_2580),
    .O(N1196)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata128 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[122]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[58]),
    .I5(N1196),
    .O(soc_half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata19_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_26_2460),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_26_2540),
    .O(N1198)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata19 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[90]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[26]),
    .I5(N1198),
    .O(soc_half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata127_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_25_2501),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_25_2581),
    .O(N1200)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata127 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[121]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[57]),
    .I5(N1200),
    .O(soc_half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata18_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_25_2461),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_25_2541),
    .O(N1202)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata18 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[89]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[25]),
    .I5(N1202),
    .O(soc_half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata126_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_24_2502),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_24_2582),
    .O(N1204)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata126 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[120]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[56]),
    .I5(N1204),
    .O(soc_half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata17_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_24_2462),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_24_2542),
    .O(N1206)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata17 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[88]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[24]),
    .I5(N1206),
    .O(soc_half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata125_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_23_2503),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_23_2583),
    .O(N1208)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata125 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[119]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[55]),
    .I5(N1208),
    .O(soc_half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata16_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_23_2463),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_23_2543),
    .O(N1210)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata16 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[87]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[23]),
    .I5(N1210),
    .O(soc_half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata124_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_22_2504),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_22_2584),
    .O(N1212)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata124 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[118]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[54]),
    .I5(N1212),
    .O(soc_half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata15_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_22_2464),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_22_2544),
    .O(N1214)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata15 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[86]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[22]),
    .I5(N1214),
    .O(soc_half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata123_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_21_2505),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_21_2585),
    .O(N1216)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata123 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[117]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[53]),
    .I5(N1216),
    .O(soc_half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata14_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_21_2465),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_21_2545),
    .O(N1218)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata14 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[85]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[21]),
    .I5(N1218),
    .O(soc_half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata122_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_20_2506),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_20_2586),
    .O(N1220)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata122 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[116]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[52]),
    .I5(N1220),
    .O(soc_half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata13_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_20_2466),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_20_2546),
    .O(N1222)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata13 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[84]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[20]),
    .I5(N1222),
    .O(soc_half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata121_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[1]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[1]),
    .O(N1224)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata121 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[97]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[33]),
    .I5(N1224),
    .O(soc_half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata12_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[1]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[1]),
    .O(N1226)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata12 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[65]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[1]),
    .I5(N1226),
    .O(soc_half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata120_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_19_2507),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_19_2587),
    .O(N1228)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata120 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[115]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[51]),
    .I5(N1228),
    .O(soc_half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata11_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_19_2467),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_19_2547),
    .O(N1230)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata11 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[83]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[19]),
    .I5(N1230),
    .O(soc_half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata119_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_18_2508),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_18_2588),
    .O(N1232)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata119 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[114]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[50]),
    .I5(N1232),
    .O(soc_half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata10_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_18_2468),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_18_2548),
    .O(N1234)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata10 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[82]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[18]),
    .I5(N1234),
    .O(soc_half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata118_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_17_2509),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_17_2589),
    .O(N1236)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata118 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[113]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[49]),
    .I5(N1236),
    .O(soc_half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata9_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_17_2469),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_17_2549),
    .O(N1238)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata9 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[81]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[17]),
    .I5(N1238),
    .O(soc_half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata117_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_16_2510),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_16_2590),
    .O(N1240)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata117 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[112]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[48]),
    .I5(N1240),
    .O(soc_half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata8_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_16_2470),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_16_2550),
    .O(N1242)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata8 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[80]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[16]),
    .I5(N1242),
    .O(soc_half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata116_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_15_2511),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_15_2591),
    .O(N1244)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata116 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[111]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[47]),
    .I5(N1244),
    .O(soc_half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata7_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_15_2471),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_15_2551),
    .O(N1246)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata7 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[79]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[15]),
    .I5(N1246),
    .O(soc_half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata115_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_14_2512),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_14_2592),
    .O(N1248)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata115 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[110]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[46]),
    .I5(N1248),
    .O(soc_half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata6_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_14_2472),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_14_2552),
    .O(N1250)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata6 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[78]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[14]),
    .I5(N1250),
    .O(soc_half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata114_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_13_2513),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_13_2593),
    .O(N1252)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata114 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[109]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[45]),
    .I5(N1252),
    .O(soc_half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata5_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_13_2473),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_13_2553),
    .O(N1254)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata5 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[77]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[13]),
    .I5(N1254),
    .O(soc_half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata113_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_12_2514),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_12_2594),
    .O(N1256)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata113 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[108]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[44]),
    .I5(N1256),
    .O(soc_half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata4_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_12_2474),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_12_2554),
    .O(N1258)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata4 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[76]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[12]),
    .I5(N1258),
    .O(soc_half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata112_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_11_2515),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_11_2595),
    .O(N1260)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata112 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[107]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[43]),
    .I5(N1260),
    .O(soc_half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata3_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_11_2475),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_11_2555),
    .O(N1262)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata3 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[75]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[11]),
    .I5(N1262),
    .O(soc_half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata111_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage_10_2516),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage_10_2596),
    .O(N1264)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata111 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[106]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[42]),
    .I5(N1264),
    .O(soc_half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata2_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_10_2476),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_10_2556),
    .O(N1266)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata2 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[74]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[10]),
    .I5(N1266),
    .O(soc_half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata110_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector1_wrdata_storage[0]),
    .I2(soc_basesoc_sdram_phaseinjector3_wrdata_storage[0]),
    .O(N1268)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata110 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[96]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[32]),
    .I5(N1268),
    .O(soc_half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata32_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_9_2477),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_9_2557),
    .O(N1270)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata32 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[73]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[9]),
    .I5(N1270),
    .O(soc_half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata31_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage_8_2478),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage_8_2558),
    .O(N1272)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata31 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[72]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[8]),
    .I5(N1272),
    .O(soc_half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata30_SW0 (
    .I0(soc_phase_sel_253),
    .I1(soc_basesoc_sdram_phaseinjector0_wrdata_storage[7]),
    .I2(soc_basesoc_sdram_phaseinjector2_wrdata_storage[7]),
    .O(N1274)
  );
  LUT6 #(
    .INIT ( 64'h80888000D5DDD555 ))
  Mmux_soc_half_rate_phy_dfi_p0_wrdata30 (
    .I0(soc_basesoc_sdram_storage[0]),
    .I1(vns_new_master_wdata_ready1_1155),
    .I2(soc_basesoc_dat_w[71]),
    .I3(soc_phase_sel_253),
    .I4(soc_basesoc_dat_w[7]),
    .I5(N1274),
    .O(soc_half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hFBFBBA9AFAFABA9A ))
  \vns_opsisi2c_state_FSM_FFd4-In11  (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(vns_opsisi2c_state_FSM_FFd4_1274),
    .I2(vns_opsisi2c_state_FSM_FFd2_1272),
    .I3(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I4(vns_opsisi2c_state_FSM_FFd1_1271),
    .I5(soc_opsis_i2c_scl_r_941),
    .O(\vns_opsisi2c_state_FSM_FFd4-In11_8664 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \vns_opsisi2c_state_FSM_FFd4-In12  (
    .I0(soc_opsis_i2c_status_storage[1]),
    .I1(soc_opsis_i2c_is_read_1468),
    .O(\vns_opsisi2c_state_FSM_FFd4-In12_8665 )
  );
  LUT6 #(
    .INIT ( 64'hFF11BA1155111011 ))
  \vns_opsisi2c_state_FSM_FFd4-In13  (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I2(vns_opsisi2c_state_FSM_FFd1_1271),
    .I3(vns_opsisi2c_state_FSM_FFd2_1272),
    .I4(\vns_opsisi2c_state_FSM_FFd4-In12_8665 ),
    .I5(soc_opsis_i2c_scl_r_941),
    .O(\vns_opsisi2c_state_FSM_FFd4-In13_8666 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \vns_opsisi2c_state_FSM_FFd4-In14  (
    .I0(\vns_opsisi2c_state_FSM_FFd4-In11_8664 ),
    .I1(soc_opsis_i2c_scl_i_1458),
    .I2(soc_opsis_i2c_sda_i_1459),
    .I3(soc_opsis_i2c_sda_r_942),
    .I4(vns_opsisi2c_state_FSM_FFd4_1274),
    .I5(\vns_opsisi2c_state_FSM_FFd4-In13_8666 ),
    .O(\vns_opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \vns_opsisi2c_state_FSM_FFd1-In31  (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(soc_opsis_i2c_status_storage[0]),
    .I2(soc_opsis_i2c_is_read_1468),
    .I3(soc_opsis_i2c_sda_i_1459),
    .I4(soc_opsis_i2c_scl_i_1458),
    .I5(soc_opsis_i2c_sda_r_942),
    .O(\vns_opsisi2c_state_FSM_FFd1-In31_8667 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \vns_opsisi2c_state_FSM_FFd1-In32  (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(soc_opsis_i2c_sda_r_942),
    .I2(soc_opsis_i2c_sda_i_1459),
    .I3(soc_opsis_i2c_scl_r_941),
    .I4(soc_opsis_i2c_scl_i_1458),
    .O(\vns_opsisi2c_state_FSM_FFd1-In32_8668 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \vns_opsisi2c_state_FSM_FFd1-In33  (
    .I0(vns_opsisi2c_state_FSM_FFd4_1274),
    .I1(vns_opsisi2c_state_FSM_FFd2_1272),
    .I2(\vns_opsisi2c_state_FSM_FFd1-In31_8667 ),
    .I3(\vns_opsisi2c_state_FSM_FFd1-In32_8668 ),
    .O(\vns_opsisi2c_state_FSM_FFd1-In33_8669 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \vns_opsisi2c_state_FSM_FFd1-In34  (
    .I0(vns_opsisi2c_state_FSM_FFd4_1274),
    .I1(vns_opsisi2c_state_FSM_FFd3_1273),
    .I2(soc_opsis_i2c_scl_r_941),
    .I3(vns_opsisi2c_state_FSM_FFd2_1272),
    .O(\vns_opsisi2c_state_FSM_FFd1-In34_8670 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \vns_opsisi2c_state_FSM_FFd1-In35  (
    .I0(vns_opsisi2c_state_FSM_FFd1_1271),
    .I1(soc_opsis_i2c_scl_i_1458),
    .I2(soc_opsis_i2c_sda_r_942),
    .I3(soc_opsis_i2c_sda_i_1459),
    .I4(\vns_opsisi2c_state_FSM_FFd1-In34_8670 ),
    .I5(\vns_opsisi2c_state_FSM_FFd1-In33_8669 ),
    .O(\vns_opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \vns_opsisi2c_state_FSM_FFd2-In51  (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(vns_opsisi2c_state_FSM_FFd1_1271),
    .I2(vns_opsisi2c_state_FSM_FFd3_1273),
    .I3(vns_opsisi2c_state_FSM_FFd4_1274),
    .O(\vns_opsisi2c_state_FSM_FFd2-In51_8671 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \vns_opsisi2c_state_FSM_FFd2-In52  (
    .I0(vns_opsisi2c_state_FSM_FFd2_1272),
    .I1(\vns_opsisi2c_state_FSM_FFd2-In2 ),
    .I2(soc_opsis_i2c_is_read_1468),
    .I3(soc_opsis_i2c_status_storage[0]),
    .I4(\vns_opsisi2c_state_FSM_FFd2-In51_8671 ),
    .O(\vns_opsisi2c_state_FSM_FFd2-In52_8672 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \vns_opsisi2c_state_FSM_FFd2-In53  (
    .I0(vns_opsisi2c_state_FSM_FFd1_1271),
    .I1(vns_opsisi2c_state_FSM_FFd3_1273),
    .I2(vns_opsisi2c_state_FSM_FFd4_1274),
    .I3(soc_opsis_i2c_scl_i_1458),
    .I4(soc_opsis_i2c_scl_r_941),
    .O(\vns_opsisi2c_state_FSM_FFd2-In53_8673 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \vns_opsisi2c_state_FSM_FFd2-In54  (
    .I0(vns_opsisi2c_state_FSM_FFd2_1272),
    .I1(vns_opsisi2c_state_FSM_FFd1_1271),
    .I2(soc_opsis_i2c_scl_r_941),
    .I3(vns_opsisi2c_state_FSM_FFd3_1273),
    .I4(vns_opsisi2c_state_FSM_FFd4_1274),
    .I5(soc_opsis_i2c_scl_i_1458),
    .O(\vns_opsisi2c_state_FSM_FFd2-In54_8674 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \vns_opsisi2c_state_FSM_FFd2-In55  (
    .I0(\vns_opsisi2c_state_FSM_FFd2-In54_8674 ),
    .I1(soc_opsis_i2c_sda_i_1459),
    .I2(soc_opsis_i2c_sda_r_942),
    .I3(\vns_opsisi2c_state_FSM_FFd2-In53_8673 ),
    .I4(\vns_opsisi2c_state_FSM_FFd2-In52_8672 ),
    .O(\vns_opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(N1276)
  );
  LUT6 #(
    .INIT ( 64'h0020002000200000 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(soc_basesoc_port_cmd_ready412),
    .I1(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I2(n0637),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I5(N1276),
    .O(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_6210)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  soc_basesoc_port_cmd_ready41_SW0 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1278)
  );
  LUT6 #(
    .INIT ( 64'h0080000000800080 ))
  soc_basesoc_port_cmd_ready41 (
    .I0(soc_basesoc_port_cmd_ready412),
    .I1(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I2(n0549),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I4(N1278),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(soc_basesoc_port_cmd_ready41_6208)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  soc_basesoc_port_cmd_ready11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1280)
  );
  LUT6 #(
    .INIT ( 64'h0002000000020002 ))
  soc_basesoc_port_cmd_ready11 (
    .I0(soc_basesoc_port_cmd_ready111_6211),
    .I1(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I2(soc_basesoc_sdram_bankmachine6_req_lock),
    .I3(soc_basesoc_sdram_bankmachine3_req_lock),
    .I4(N1280),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(soc_basesoc_port_cmd_ready11_6192)
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8679 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8678 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8679 ),
    .I2(soc_basesoc_sdram_choose_cmd_ce),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8680 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(soc_basesoc_sdram_choose_cmd_ce),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8680 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8681 ),
    .I1(soc_basesoc_sdram_choose_cmd_ce),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8682 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(soc_basesoc_sdram_choose_cmd_ce),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5220 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8682 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .O(N1282)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I3(N1282),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5243 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8685 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8684 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8685 ),
    .I2(soc_basesoc_sdram_choose_req_ce),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8686 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8687 ),
    .I1(soc_basesoc_sdram_choose_req_ce),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 ),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8688 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \vns_cache_state_FSM_FFd3-In2  (
    .I0(vns_cache_state_FSM_FFd3_5173),
    .I1(_n6648[23]),
    .I2(\soc_basesoc_tag_do_tag[22]_GND_1_o_equal_836_o ),
    .I3(\vns_cache_state_FSM_FFd3-In1 ),
    .I4(vns_basesoc_slave_sel[4]),
    .I5(vns_cache_state_FSM_FFd1_1318),
    .O(\vns_cache_state_FSM_FFd3-In2_8690 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \vns_cache_state_FSM_FFd3-In3  (
    .I0(soc_basesoc_ack),
    .I1(vns_cache_state_FSM_FFd2_5174),
    .I2(vns_cache_state_FSM_FFd3_5173),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(\vns_cache_state_FSM_FFd3-In2_8690 ),
    .O(\vns_cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \vns_multiplexer_state_FSM_FFd1-In11  (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I1(vns_bankmachine4_state_FSM_FFd2_5192),
    .I2(vns_bankmachine4_state_FSM_FFd1_1285),
    .I3(vns_bankmachine4_state_FSM_FFd3_5191),
    .I4(vns_bankmachine5_state_FSM_FFd3_5211),
    .I5(vns_bankmachine5_state_FSM_FFd2_5212),
    .O(\vns_multiplexer_state_FSM_FFd1-In11_8691 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \vns_multiplexer_state_FSM_FFd1-In12  (
    .I0(_n7385),
    .I1(_n7701),
    .I2(_n7082),
    .I3(_n7705),
    .I4(_n7218),
    .O(\vns_multiplexer_state_FSM_FFd1-In12_8692 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \vns_multiplexer_state_FSM_FFd1-In13  (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I1(vns_bankmachine5_state_FSM_FFd1_1287),
    .I2(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I3(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I4(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I5(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .O(\vns_multiplexer_state_FSM_FFd1-In13_8693 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \vns_multiplexer_state_FSM_FFd1-In14  (
    .I0(_n7697),
    .I1(\vns_multiplexer_state_FSM_FFd1-In11_8691 ),
    .I2(\vns_multiplexer_state_FSM_FFd1-In13_8693 ),
    .I3(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I4(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I5(\vns_multiplexer_state_FSM_FFd1-In12_8692 ),
    .O(\vns_multiplexer_state_FSM_FFd1-In1 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \soc_spiflash_counter[7]_GND_1_o_equal_1867_o<7>_SW0  (
    .I0(soc_spiflash_counter[7]),
    .I1(soc_spiflash_counter[0]),
    .I2(soc_spiflash_counter[6]),
    .O(N1284)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \soc_spiflash_counter[7]_GND_1_o_equal_1867_o<7>  (
    .I0(soc_spiflash_counter[3]),
    .I1(soc_spiflash_counter[4]),
    .I2(soc_spiflash_counter[2]),
    .I3(soc_spiflash_counter[1]),
    .I4(N1284),
    .I5(soc_spiflash_counter[5]),
    .O(\soc_spiflash_counter[7]_GND_1_o_equal_1867_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \soc_spiflash_counter[7]_PWR_1_o_equal_1871_o<7>_SW0  (
    .I0(soc_spiflash_counter[7]),
    .I1(soc_spiflash_counter[0]),
    .I2(soc_spiflash_counter[6]),
    .O(N1286)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \soc_spiflash_counter[7]_PWR_1_o_equal_1871_o<7>  (
    .I0(soc_spiflash_counter[1]),
    .I1(soc_spiflash_counter[5]),
    .I2(soc_spiflash_counter[4]),
    .I3(soc_spiflash_counter[3]),
    .I4(N1286),
    .I5(soc_spiflash_counter[2]),
    .O(\soc_spiflash_counter[7]_PWR_1_o_equal_1871_o )
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \vns_opsisi2c_state_FSM_FFd3-In31  (
    .I0(soc_opsis_i2c_sda_i_1459),
    .I1(soc_opsis_i2c_sda_r_942),
    .I2(soc_opsis_i2c_scl_r_941),
    .I3(vns_opsisi2c_state_FSM_FFd2_1272),
    .I4(vns_opsisi2c_state_FSM_FFd4_1274),
    .I5(soc_opsis_i2c_scl_i_1458),
    .O(\vns_opsisi2c_state_FSM_FFd3-In31_8696 )
  );
  LUT6 #(
    .INIT ( 64'hAA08FAF8AA08AA08 ))
  \vns_opsisi2c_state_FSM_FFd3-In32  (
    .I0(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I1(\soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o ),
    .I2(vns_opsisi2c_state_FSM_FFd2_1272),
    .I3(vns_opsisi2c_state_FSM_FFd1_1271),
    .I4(soc_opsis_i2c_status_storage[1]),
    .I5(soc_opsis_i2c_is_read_1468),
    .O(\vns_opsisi2c_state_FSM_FFd3-In32_8697 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \vns_opsisi2c_state_FSM_FFd3-In33  (
    .I0(\vns_opsisi2c_state_FSM_FFd3-In32_8697 ),
    .I1(\vns_opsisi2c_state_FSM_FFd2-In2 ),
    .I2(vns_opsisi2c_state_FSM_FFd4_1274),
    .I3(\vns_opsisi2c_state_FSM_FFd3-In31_8696 ),
    .I4(vns_opsisi2c_state_FSM_FFd3_1273),
    .O(\vns_opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \vns_multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(soc_basesoc_sdram_read_available),
    .I1(soc_basesoc_sdram_time0[4]),
    .I2(soc_basesoc_sdram_time0[3]),
    .I3(soc_basesoc_sdram_time0[2]),
    .I4(soc_basesoc_sdram_time0[1]),
    .I5(soc_basesoc_sdram_time0[0]),
    .O(N1288)
  );
  LUT6 #(
    .INIT ( 64'h8A8A8A8A8B8A8A8A ))
  \vns_multiplexer_state_FSM_FFd1-In  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd3_1317),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(\vns_multiplexer_state_FSM_FFd1-In1 ),
    .I4(soc_basesoc_sdram_write_available),
    .I5(N1288),
    .O(\vns_multiplexer_state_FSM_FFd1-In_3982 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2202FFFFEECE ))
  \vns_multiplexer_state_FSM_FFd2-In1  (
    .I0(soc_basesoc_sdram_read_available),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(soc_basesoc_sdram_write_available),
    .I3(soc_basesoc_sdram_max_time1),
    .I4(vns_multiplexer_state_FSM_FFd1_1315),
    .I5(soc_basesoc_sdram_twtrcon_ready_2330),
    .O(\vns_multiplexer_state_FSM_FFd2-In1_8699 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \vns_multiplexer_state_FSM_FFd2-In2  (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I1(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I2(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I3(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I4(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I5(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .O(\vns_multiplexer_state_FSM_FFd2-In2_8700 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \vns_multiplexer_state_FSM_FFd2-In4  (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(vns_bankmachine5_state_FSM_FFd2_5212),
    .I2(vns_bankmachine4_state_FSM_FFd1_1285),
    .I3(vns_bankmachine4_state_FSM_FFd2_5192),
    .I4(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I5(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .O(\vns_multiplexer_state_FSM_FFd2-In4_8702 )
  );
  LUT5 #(
    .INIT ( 32'hA2F7FFFF ))
  \vns_multiplexer_state_FSM_FFd2-In7  (
    .I0(vns_refresher_state_FSM_FFd2_5169),
    .I1(soc_basesoc_sdram_sequencer_done1_1111),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .I3(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I4(vns_refresher_state_FSM_FFd1_1276),
    .O(\vns_multiplexer_state_FSM_FFd2-In7_8704 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDCCC55551000 ))
  \vns_multiplexer_state_FSM_FFd2-In8  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd3_1317),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(\vns_multiplexer_state_FSM_FFd2-In7_8704 ),
    .I4(\vns_multiplexer_state_FSM_FFd2-In6_8703 ),
    .I5(\vns_multiplexer_state_FSM_FFd2-In1_8699 ),
    .O(\vns_multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o1 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877),
    .I1(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I3(_n7012),
    .I4(soc_basesoc_sdram_bankmachine5_row_hit),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o1_8705)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o2 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969),
    .I1(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I3(_n7304),
    .I4(soc_basesoc_sdram_bankmachine7_row_hit),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o2_8706)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o3 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785),
    .I1(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I3(_n6777),
    .I4(soc_basesoc_sdram_bankmachine3_row_hit),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o3_8707)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o4 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739),
    .I1(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I3(_n6809),
    .I4(soc_basesoc_sdram_bankmachine2_row_hit),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o4_8708)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o5 (
    .I0(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o1_8705),
    .I1(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o2_8706),
    .I2(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o3_8707),
    .I3(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o4_8708),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o5_8709)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o6 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647),
    .I1(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I3(_n6741),
    .I4(soc_basesoc_sdram_bankmachine0_row_hit),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o6_8710)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o7 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831),
    .I1(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I3(_n6748),
    .I4(soc_basesoc_sdram_bankmachine4_row_hit),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o7_8711)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o8 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693),
    .I1(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I3(_n6723),
    .I4(soc_basesoc_sdram_bankmachine1_row_hit),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o8_8712)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o9 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923),
    .I1(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I3(_n6734),
    .I4(soc_basesoc_sdram_bankmachine6_row_hit),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o9_8713)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o10 (
    .I0(vns_new_master_wdata_ready0_BRB0_9501),
    .I1(vns_new_master_wdata_ready0_BRB1_9502),
    .I2(vns_new_master_wdata_ready0_BRB2_9503),
    .I3(vns_new_master_wdata_ready0_BRB3_9504),
    .I4(vns_new_master_wdata_ready0_BRB4_9505),
    .I5(vns_new_master_wdata_ready0_BRB5_9506),
    .O(vns_new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o1 (
    .I0(vns_new_master_rdata_valid1_BRB5_9707),
    .I1(vns_new_master_rdata_valid1_BRB30_9708),
    .I2(vns_new_master_rdata_valid1_BRB31_9709),
    .I3(vns_new_master_rdata_valid1_BRB32_9710),
    .I4(vns_new_master_rdata_valid1_BRB33_9711),
    .I5(vns_new_master_rdata_valid1_BRB34_9712),
    .O(N2124)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o2 (
    .I0(vns_new_master_rdata_valid1_BRB6_9713),
    .I1(vns_new_master_rdata_valid1_BRB35_9714),
    .I2(vns_new_master_rdata_valid1_BRB36_9715),
    .I3(vns_new_master_rdata_valid1_BRB37_9716),
    .I4(vns_new_master_rdata_valid1_BRB38_9717),
    .I5(vns_new_master_rdata_valid1_BRB39_9718),
    .O(N2125)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o3 (
    .I0(vns_new_master_rdata_valid1_BRB7_9719),
    .I1(vns_new_master_rdata_valid1_BRB40_9720),
    .I2(vns_new_master_rdata_valid1_BRB41_9721),
    .I3(vns_new_master_rdata_valid1_BRB42_9722),
    .I4(vns_new_master_rdata_valid1_BRB43_9723),
    .I5(vns_new_master_rdata_valid1_BRB44_9724),
    .O(N2126)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o4 (
    .I0(vns_new_master_rdata_valid1_BRB8_9725),
    .I1(vns_new_master_rdata_valid1_BRB45_9726),
    .I2(vns_new_master_rdata_valid1_BRB46_9727),
    .I3(vns_new_master_rdata_valid1_BRB47_9728),
    .I4(vns_new_master_rdata_valid1_BRB48_9729),
    .I5(vns_new_master_rdata_valid1_BRB49_9730),
    .O(N2127)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o5 (
    .I0(vns_new_master_rdata_valid2_BRB6_9655),
    .I1(vns_new_master_rdata_valid2_BRB7_9656),
    .I2(vns_new_master_rdata_valid2_BRB8_9657),
    .I3(vns_new_master_rdata_valid2_BRB9_9658),
    .O(N2062)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o6 (
    .I0(vns_new_master_rdata_valid2_BRB3_9693),
    .I1(vns_new_master_rdata_valid2_BRB25_9694),
    .I2(vns_new_master_rdata_valid2_BRB26_9695),
    .I3(vns_new_master_rdata_valid2_BRB27_9696),
    .I4(vns_new_master_rdata_valid2_BRB28_9697),
    .I5(vns_new_master_rdata_valid2_BRB29_9698),
    .O(N2063)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o7 (
    .I0(vns_new_master_rdata_valid2_BRB4_9675),
    .I1(vns_new_master_rdata_valid2_BRB10_9676),
    .I2(vns_new_master_rdata_valid2_BRB11_9677),
    .I3(vns_new_master_rdata_valid2_BRB12_9678),
    .I4(vns_new_master_rdata_valid2_BRB13_9679),
    .I5(vns_new_master_rdata_valid2_BRB14_9680),
    .O(N2059)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o8 (
    .I0(vns_new_master_rdata_valid2_BRB1_9681),
    .I1(vns_new_master_rdata_valid2_BRB15_9682),
    .I2(vns_new_master_rdata_valid2_BRB16_9683),
    .I3(vns_new_master_rdata_valid2_BRB17_9684),
    .I4(vns_new_master_rdata_valid2_BRB18_9685),
    .I5(vns_new_master_rdata_valid2_BRB19_9686),
    .O(N2060)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o9 (
    .I0(vns_new_master_rdata_valid2_BRB2_9687),
    .I1(vns_new_master_rdata_valid2_BRB20_9688),
    .I2(vns_new_master_rdata_valid2_BRB21_9689),
    .I3(vns_new_master_rdata_valid2_BRB22_9690),
    .I4(vns_new_master_rdata_valid2_BRB23_9691),
    .I5(vns_new_master_rdata_valid2_BRB24_9692),
    .O(N2061)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  vns_roundrobin0_grant_vns_roundrobin7_grant_OR_560_o10 (
    .I0(vns_new_master_rdata_valid3_BRB0_9645),
    .I1(vns_new_master_rdata_valid3_BRB1_9646),
    .I2(vns_new_master_rdata_valid3_BRB2_9647),
    .I3(vns_new_master_rdata_valid3_BRB3_9648),
    .I4(vns_new_master_rdata_valid3_BRB4_9649),
    .I5(vns_new_master_rdata_valid3_BRB5_9650),
    .O(vns_new_master_rdata_valid3)
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  soc_half_rate_phy_rddata_en1 (
    .I0(soc_half_rate_phy_rddata_sr_3_BRB4_9731),
    .I1(soc_half_rate_phy_rddata_sr_3_BRB9_9732),
    .I2(soc_half_rate_phy_rddata_sr_3_BRB13_9733),
    .I3(soc_half_rate_phy_rddata_sr_3_BRB14_9734),
    .I4(soc_half_rate_phy_rddata_sr_3_BRB15_9735),
    .O(N2225)
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  soc_half_rate_phy_rddata_en2 (
    .I0(soc_half_rate_phy_rddata_sr_2_BRB5_9702),
    .I1(soc_half_rate_phy_rddata_sr_2_BRB8_9701),
    .I2(soc_half_rate_phy_rddata_sr_2_BRB10_9703),
    .I3(soc_half_rate_phy_rddata_sr_2_BRB11_9704),
    .I4(soc_half_rate_phy_rddata_sr_2_BRB12_9705),
    .O(N2143)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  soc_half_rate_phy_rddata_en3 (
    .I0(soc_half_rate_phy_rddata_sr_2_BRB6_9699),
    .I1(soc_half_rate_phy_rddata_sr_2_BRB7_9700),
    .I2(soc_half_rate_phy_rddata_sr_2_BRB8_9701),
    .O(N2144)
  );
  LUT6 #(
    .INIT ( 64'h7775777577752220 ))
  soc_half_rate_phy_rddata_en4 (
    .I0(soc_half_rate_phy_rddata_sr_1_BRB0_9666),
    .I1(soc_half_rate_phy_rddata_sr_1_BRB1_9667),
    .I2(soc_half_rate_phy_rddata_sr_1_BRB2_9668),
    .I3(soc_half_rate_phy_rddata_sr_1_BRB3_9669),
    .I4(soc_half_rate_phy_rddata_sr_1_BRB4_9670),
    .I5(soc_half_rate_phy_rddata_sr_1_BRB5_9671),
    .O(soc_half_rate_phy_rddata_sr[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEF2 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT111  (
    .I0(\Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT31 ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(_n13023),
    .I3(_n130081),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1111 ),
    .I5(N1290),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT111_6216 )
  );
  LUT6 #(
    .INIT ( 64'hC8C8D9C840405140 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT73  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_dna_status[22]),
    .I3(soc_dna_status[54]),
    .I4(Mmux_soc_basesoc_interface_adr101_9578),
    .I5(soc_dna_status[6]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT72_8717 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT74  (
    .I0(_n13032),
    .I1(_n129931),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT72_8717 ),
    .I3(_n129961_9575),
    .I4(soc_dna_status[46]),
    .I5(_n13023),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT73_8718 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT77  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT611 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT73_8718 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT75 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT71_8716 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hC8C8D9C840405140 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT61  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_dna_status[21]),
    .I3(soc_dna_status[53]),
    .I4(Mmux_soc_basesoc_interface_adr101_9578),
    .I5(soc_dna_status[5]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT62  (
    .I0(_n129931),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6 ),
    .I2(_n130412),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(_n12999),
    .I5(soc_dna_status[37]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT61_8721 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT66  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT611 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT64_8723 ),
    .I3(_n129961_9575),
    .I4(soc_dna_status[45]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT61_8721 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAFAF2AAAAFAF7FFF ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT1_SW0  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(N1534),
    .I2(soc_spiflash_bitbang_en_storage_2249),
    .I3(soc_spiflash_bitbang_storage[1]),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(soc_spiflash_bitbang_storage[0]),
    .O(N1294)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT6_SW0  (
    .I0(soc_spiflash_counter[4]),
    .I1(soc_spiflash_counter[3]),
    .I2(soc_spiflash_counter[0]),
    .O(N1296)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT8_SW0  (
    .I0(soc_spiflash_counter[5]),
    .I1(soc_spiflash_counter[0]),
    .O(N1298)
  );
  LUT6 #(
    .INIT ( 64'h1050145014501450 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT8  (
    .I0(\soc_spiflash_counter[7]_PWR_1_o_equal_1871_o ),
    .I1(soc_spiflash_counter[6]),
    .I2(soc_spiflash_counter[7]),
    .I3(\Madd_soc_spiflash_counter[7]_GND_1_o_add_1872_OUT_cy<5> ),
    .I4(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 ),
    .I5(N1298),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h222F222222222222 ))
  Mmux_GND_1_o_GND_1_o_mux_1909_OUT11 (
    .I0(soc_basesoc_sdram_zqcs_executer_start),
    .I1(N1300),
    .I2(soc_basesoc_sdram_sequencer_counter[1]),
    .I3(soc_basesoc_sdram_sequencer_counter[5]),
    .I4(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 ),
    .I5(soc_basesoc_sdram_sequencer_start0),
    .O(Mmux_GND_1_o_GND_1_o_mux_1909_OUT11_6176)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \vns_refresher_state_FSM_FFd1-In_SW0  (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd3_1317),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .O(N1302)
  );
  LUT6 #(
    .INIT ( 64'hAA2A8808EE6ECC4C ))
  \vns_refresher_state_FSM_FFd1-In  (
    .I0(vns_refresher_state_FSM_FFd2_5169),
    .I1(vns_refresher_state_FSM_FFd1_1276),
    .I2(soc_basesoc_sdram_sequencer_done1_1111),
    .I3(soc_basesoc_sdram_zqcs_timer_done1),
    .I4(N1302),
    .I5(soc_basesoc_sdram_zqcs_executer_done_1112),
    .O(\vns_refresher_state_FSM_FFd1-In_5168 )
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  vns_array_muxed10_INV_572_o_SW0 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(soc_basesoc_sdram_cmd_valid),
    .I2(soc_basesoc_sdram_cmd_payload_cas_1110),
    .I3(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o),
    .O(N1304)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFF8AAA ))
  vns_array_muxed10_INV_572_o (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I3(soc_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(N1304),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(vns_array_muxed10_INV_572_o_3270)
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  vns_array_muxed11_INV_573_o_SW0 (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(soc_basesoc_sdram_cmd_valid),
    .I2(soc_basesoc_sdram_cmd_payload_ras_1232),
    .I3(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o),
    .O(N1306)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFF8AAA ))
  vns_array_muxed11_INV_573_o (
    .I0(vns_multiplexer_state_FSM_FFd3_1317),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I3(soc_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(N1306),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(vns_array_muxed11_INV_573_o_3271)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r11 (
    .I0(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(vns_basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  Mmux_vns_basesoc_shared_dat_r12 (
    .I0(vns_basesoc_csrbankarray_sel_r_1175),
    .I1(memadr_1[2]),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r110)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  Mmux_vns_basesoc_shared_dat_r13 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(Mmux_vns_basesoc_shared_dat_r1),
    .I2(Mmux_vns_basesoc_shared_dat_r110),
    .I3(soc_spiflash_sr[0]),
    .I4(vns_basesoc_slave_sel_r[3]),
    .O(Mmux_vns_basesoc_shared_dat_r112_8733)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_vns_basesoc_shared_dat_r14 (
    .I0(vns_basesoc_done),
    .I1(Mmux_vns_basesoc_shared_dat_r112_8733),
    .I2(memdat[0]),
    .I3(vns_basesoc_slave_sel_r[0]),
    .O(Mmux_vns_basesoc_shared_dat_r113_8734)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r15 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[64]),
    .I3(soc_basesoc_dat_w[0]),
    .I4(soc_basesoc_dat_w[32]),
    .I5(soc_basesoc_dat_w[96]),
    .O(Mmux_vns_basesoc_shared_dat_r114)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r16 (
    .I0(Mmux_vns_basesoc_shared_dat_r113_8734),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r114),
    .I3(soc_basesoc_sram_bus_dat_r[0]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[0])
  );
  LUT4 #(
    .INIT ( 16'h0880 ))
  Mmux_vns_basesoc_shared_dat_r231 (
    .I0(memadr_1[0]),
    .I1(vns_basesoc_csrbankarray_sel_r_1175),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .O(Mmux_vns_basesoc_shared_dat_r231_8736)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r232 (
    .I0(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(vns_basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I3(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I4(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(Mmux_vns_basesoc_shared_dat_r232_8737)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  Mmux_vns_basesoc_shared_dat_r233 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I2(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I3(Mmux_vns_basesoc_shared_dat_r232_8737),
    .I4(Mmux_vns_basesoc_shared_dat_r231_8736),
    .O(Mmux_vns_basesoc_shared_dat_r233_8738)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r234 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[2]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[2]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .I5(Mmux_vns_basesoc_shared_dat_r233_8738),
    .O(Mmux_vns_basesoc_shared_dat_r234_8739)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r235 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[66]),
    .I3(soc_basesoc_dat_w[2]),
    .I4(soc_basesoc_dat_w[34]),
    .I5(soc_basesoc_dat_w[98]),
    .O(Mmux_vns_basesoc_shared_dat_r235_8740)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r236 (
    .I0(Mmux_vns_basesoc_shared_dat_r234_8739),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r235_8740),
    .I3(soc_basesoc_sram_bus_dat_r[2]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  Mmux_vns_basesoc_shared_dat_r271 (
    .I0(vns_basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .I1(vns_basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I2(vns_basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I4(vns_basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I5(vns_basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .O(Mmux_vns_basesoc_shared_dat_r27)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00202000 ))
  Mmux_vns_basesoc_shared_dat_r272 (
    .I0(vns_basesoc_slave_sel_r[2]),
    .I1(memadr_1[0]),
    .I2(vns_basesoc_csrbankarray_sel_r_1175),
    .I3(memadr_1[2]),
    .I4(memadr_1[1]),
    .I5(Mmux_vns_basesoc_shared_dat_r27),
    .O(Mmux_vns_basesoc_shared_dat_r271_8742)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r273 (
    .I0(vns_basesoc_done),
    .I1(soc_spiflash_sr[4]),
    .I2(vns_basesoc_slave_sel_r[3]),
    .I3(memdat[4]),
    .I4(vns_basesoc_slave_sel_r[0]),
    .I5(Mmux_vns_basesoc_shared_dat_r271_8742),
    .O(Mmux_vns_basesoc_shared_dat_r272_8743)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_vns_basesoc_shared_dat_r274 (
    .I0(soc_basesoc_adr_offset_r[0]),
    .I1(soc_basesoc_adr_offset_r[1]),
    .I2(soc_basesoc_dat_w[68]),
    .I3(soc_basesoc_dat_w[4]),
    .I4(soc_basesoc_dat_w[36]),
    .I5(soc_basesoc_dat_w[100]),
    .O(Mmux_vns_basesoc_shared_dat_r273_8744)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_vns_basesoc_shared_dat_r275 (
    .I0(Mmux_vns_basesoc_shared_dat_r272_8743),
    .I1(vns_basesoc_slave_sel_r[4]),
    .I2(Mmux_vns_basesoc_shared_dat_r273_8744),
    .I3(soc_basesoc_sram_bus_dat_r[4]),
    .I4(vns_basesoc_slave_sel_r[1]),
    .O(vns_basesoc_shared_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine0_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine0_state_FSM_FFd3_5181),
    .I1(vns_bankmachine0_state_FSM_FFd2_5182),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I5(soc_basesoc_sdram_bankmachine0_row_hit),
    .O(\vns_bankmachine0_state_FSM_FFd3-In1_8745 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine0_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine0_state_FSM_FFd2_5182),
    .I1(vns_bankmachine0_state_FSM_FFd3_5181),
    .I2(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .I3(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I4(vns_bankmachine0_state_FSM_FFd1_1277),
    .I5(\vns_bankmachine0_state_FSM_FFd3-In1_8745 ),
    .O(\vns_bankmachine0_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine0_row_hit),
    .I1(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647),
    .O(N1310)
  );
  LUT6 #(
    .INIT ( 64'hC0C1000100010001 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine0_state_FSM_FFd2_5182),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(N1310),
    .I4(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I5(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .O(Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_we11_6201)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I1(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .O(N1312)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I1(vns_bankmachine0_state_FSM_FFd3_5181),
    .I2(vns_bankmachine0_state_FSM_FFd2_5182),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(N1312),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out),
    .O(soc_basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine1_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine1_state_FSM_FFd3_5186),
    .I1(vns_bankmachine1_state_FSM_FFd2_5187),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I5(soc_basesoc_sdram_bankmachine1_row_hit),
    .O(\vns_bankmachine1_state_FSM_FFd3-In1_8748 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine1_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine1_state_FSM_FFd2_5187),
    .I1(vns_bankmachine1_state_FSM_FFd3_5186),
    .I2(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I3(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I4(vns_bankmachine1_state_FSM_FFd1_1279),
    .I5(\vns_bankmachine1_state_FSM_FFd3-In1_8748 ),
    .O(\vns_bankmachine1_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine1_row_hit),
    .I1(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693),
    .O(N1314)
  );
  LUT6 #(
    .INIT ( 64'h800080008000800F ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I1(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd2_5187),
    .I4(N1314),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_we11_6200)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I1(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .O(N1316)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I1(vns_bankmachine1_state_FSM_FFd3_5186),
    .I2(vns_bankmachine1_state_FSM_FFd2_5187),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(N1316),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out1),
    .O(soc_basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine2_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine2_state_FSM_FFd3_5196),
    .I1(vns_bankmachine2_state_FSM_FFd2_5197),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I5(soc_basesoc_sdram_bankmachine2_row_hit),
    .O(\vns_bankmachine2_state_FSM_FFd3-In1_8751 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine2_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine2_state_FSM_FFd2_5197),
    .I1(vns_bankmachine2_state_FSM_FFd3_5196),
    .I2(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I3(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I4(vns_bankmachine2_state_FSM_FFd1_1281),
    .I5(\vns_bankmachine2_state_FSM_FFd3-In1_8751 ),
    .O(\vns_bankmachine2_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine2_row_hit),
    .I1(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739),
    .O(N1318)
  );
  LUT6 #(
    .INIT ( 64'h800080008000800F ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I1(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd2_5197),
    .I4(N1318),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_we11_6199)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I1(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .O(N1320)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I1(vns_bankmachine2_state_FSM_FFd3_5196),
    .I2(vns_bankmachine2_state_FSM_FFd2_5197),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(N1320),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out2),
    .O(soc_basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine3_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine3_state_FSM_FFd3_5201),
    .I1(vns_bankmachine3_state_FSM_FFd2_5202),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I5(soc_basesoc_sdram_bankmachine3_row_hit),
    .O(\vns_bankmachine3_state_FSM_FFd3-In1_8754 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine3_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine3_state_FSM_FFd2_5202),
    .I1(vns_bankmachine3_state_FSM_FFd3_5201),
    .I2(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I3(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I4(vns_bankmachine3_state_FSM_FFd1_1283),
    .I5(\vns_bankmachine3_state_FSM_FFd3-In1_8754 ),
    .O(\vns_bankmachine3_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine3_row_hit),
    .I1(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785),
    .O(N1322)
  );
  LUT6 #(
    .INIT ( 64'h800080008000800F ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I1(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd2_5202),
    .I4(N1322),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_we11_6198)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I1(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .O(N1324)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I1(vns_bankmachine3_state_FSM_FFd3_5201),
    .I2(vns_bankmachine3_state_FSM_FFd2_5202),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(N1324),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out3),
    .O(soc_basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine4_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine4_state_FSM_FFd3_5191),
    .I1(vns_bankmachine4_state_FSM_FFd2_5192),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I5(soc_basesoc_sdram_bankmachine4_row_hit),
    .O(\vns_bankmachine4_state_FSM_FFd3-In1_8757 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine4_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine4_state_FSM_FFd2_5192),
    .I1(vns_bankmachine4_state_FSM_FFd3_5191),
    .I2(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I3(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I4(vns_bankmachine4_state_FSM_FFd1_1285),
    .I5(\vns_bankmachine4_state_FSM_FFd3-In1_8757 ),
    .O(\vns_bankmachine4_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine4_row_hit),
    .I1(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831),
    .O(N1326)
  );
  LUT6 #(
    .INIT ( 64'h800080008000800F ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I1(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd2_5192),
    .I4(N1326),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_we11_6197)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I1(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .O(N1328)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I1(vns_bankmachine4_state_FSM_FFd3_5191),
    .I2(vns_bankmachine4_state_FSM_FFd2_5192),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(N1328),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out4),
    .O(soc_basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine5_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine5_state_FSM_FFd3_5211),
    .I1(vns_bankmachine5_state_FSM_FFd2_5212),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I5(soc_basesoc_sdram_bankmachine5_row_hit),
    .O(\vns_bankmachine5_state_FSM_FFd3-In1_8760 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine5_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine5_state_FSM_FFd2_5212),
    .I1(vns_bankmachine5_state_FSM_FFd3_5211),
    .I2(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .I3(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I4(vns_bankmachine5_state_FSM_FFd1_1287),
    .I5(\vns_bankmachine5_state_FSM_FFd3-In1_8760 ),
    .O(\vns_bankmachine5_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine5_row_hit),
    .I1(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877),
    .O(N1330)
  );
  LUT6 #(
    .INIT ( 64'hC0C1000100010001 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine5_state_FSM_FFd2_5212),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(N1330),
    .I4(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I5(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .O(Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_we11_6196)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I1(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .O(N1332)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I1(vns_bankmachine5_state_FSM_FFd3_5211),
    .I2(vns_bankmachine5_state_FSM_FFd2_5212),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(N1332),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out5),
    .O(soc_basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine6_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine6_state_FSM_FFd3_5216),
    .I1(vns_bankmachine6_state_FSM_FFd2_5217),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I5(soc_basesoc_sdram_bankmachine6_row_hit),
    .O(\vns_bankmachine6_state_FSM_FFd3-In1_8763 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine6_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine6_state_FSM_FFd2_5217),
    .I1(vns_bankmachine6_state_FSM_FFd3_5216),
    .I2(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I3(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I4(vns_bankmachine6_state_FSM_FFd1_1289),
    .I5(\vns_bankmachine6_state_FSM_FFd3-In1_8763 ),
    .O(\vns_bankmachine6_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine6_row_hit),
    .I1(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923),
    .O(N1334)
  );
  LUT6 #(
    .INIT ( 64'h800080008000800F ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I1(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd2_5217),
    .I4(N1334),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_we11_6195)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I1(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .O(N1336)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I1(vns_bankmachine6_state_FSM_FFd3_5216),
    .I2(vns_bankmachine6_state_FSM_FFd2_5217),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(N1336),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out6),
    .O(soc_basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \vns_bankmachine7_state_FSM_FFd3-In1  (
    .I0(vns_bankmachine7_state_FSM_FFd3_5206),
    .I1(vns_bankmachine7_state_FSM_FFd2_5207),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I3(soc_basesoc_sdram_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I5(soc_basesoc_sdram_bankmachine7_row_hit),
    .O(\vns_bankmachine7_state_FSM_FFd3-In1_8766 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \vns_bankmachine7_state_FSM_FFd3-In2  (
    .I0(vns_bankmachine7_state_FSM_FFd2_5207),
    .I1(vns_bankmachine7_state_FSM_FFd3_5206),
    .I2(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I3(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I4(vns_bankmachine7_state_FSM_FFd1_1291),
    .I5(\vns_bankmachine7_state_FSM_FFd3-In1_8766 ),
    .O(\vns_bankmachine7_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(soc_basesoc_sdram_bankmachine7_row_hit),
    .I1(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969),
    .O(N1338)
  );
  LUT6 #(
    .INIT ( 64'h800080008000800F ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_we11 (
    .I0(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I1(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd2_5207),
    .I4(N1338),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_we11_6194)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I1(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .O(N1340)
  );
  LUT6 #(
    .INIT ( 64'h00C8000800CB000B ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_valid1 (
    .I0(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I1(vns_bankmachine7_state_FSM_FFd3_5206),
    .I2(vns_bankmachine7_state_FSM_FFd2_5207),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(N1340),
    .I5(soc_basesoc_sdram_cmd_valid_mmx_out7),
    .O(soc_basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT21  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_opsis_i2c_status_storage[1]),
    .I3(soc_opsis_i2c_master_storage[1]),
    .I4(soc_opsis_i2c_slave_addr_storage[1]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT22  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_opsis_i2c_shift_reg_storage[1]),
    .I4(\soc_basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT2 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT21  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_suart_rx_pending_2275),
    .I3(memdat_4[1]),
    .I4(soc_suart_eventmanager_storage[1]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h22222A2200000800 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT22  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_suart_rx_fifo_readable_2277),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT2 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  _n11996_inv_SW0 (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(vns_opsisi2c_state_FSM_FFd4_1274),
    .I2(vns_opsisi2c_state_FSM_FFd2_1272),
    .O(N1344)
  );
  LUT6 #(
    .INIT ( 64'hFFFF140414041404 ))
  _n11996_inv (
    .I0(N1344),
    .I1(vns_opsisi2c_state_FSM_FFd1_1271),
    .I2(vns_opsisi2c_state_FSM_FFd3_1273),
    .I3(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .I4(vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o),
    .I5(soc_suart_rx_clear1_6222),
    .O(_n11996_inv_3965)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_SW0 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .O(N1348)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(N1348),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re_3765)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_basesoc_port_cmd_ready111_SW0 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .O(N1352)
  );
  LUT6 #(
    .INIT ( 64'h0040000000400040 ))
  soc_basesoc_port_cmd_ready111 (
    .I0(soc_basesoc_sdram_bankmachine7_req_lock),
    .I1(n0549),
    .I2(n0637),
    .I3(N1352),
    .I4(n1537),
    .I5(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .O(soc_basesoc_port_cmd_ready111_6211)
  );
  LUT6 #(
    .INIT ( 64'hFFFF8A808A808A80 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT32  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT111 ),
    .I4(soc_dna_status[10]),
    .I5(_n130081),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT31 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT33  (
    .I0(soc_suart_rx_clear1_6222),
    .I1(soc_dna_status[26]),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT32_8776 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT34  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_dna_status[50]),
    .I3(soc_dna_status[18]),
    .I4(soc_dna_status[34]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT33_8777 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555545454 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT35  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT32_8776 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT31 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT33_8777 ),
    .I4(_n129931),
    .I5(_n130171),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT34_8778 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT37  (
    .I0(_n129931),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT35_8779 ),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(soc_dna_status[2]),
    .I4(_n13023),
    .I5(_n13029),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT36_8780 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT39  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT36_8780 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT37_8781 ),
    .I3(_n129961_9575),
    .I4(soc_dna_status[42]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT34_8778 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In12  (
    .I0(soc_basesoc_port_cmd_ready3),
    .I1(soc_basesoc_port_cmd_ready21),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .I3(\vns_litedramwishbone2native_state_FSM_FFd1-In11_8782 ),
    .I4(soc_basesoc_port_cmd_ready41_6208),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_6210),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In12_8783 )
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In14  (
    .I0(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I1(soc_basesoc_sdram_bankmachine6_req_lock),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In14_8784 )
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In15  (
    .I0(soc_basesoc_sdram_bankmachine7_req_lock),
    .I1(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In15_8785 )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In16  (
    .I0(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .I1(soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o),
    .I2(\vns_litedramwishbone2native_state_FSM_FFd1-In15_8785 ),
    .I3(\vns_litedramwishbone2native_state_FSM_FFd1-In14_8784 ),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In16_8786 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In18  (
    .I0(soc_basesoc_port_cmd_valid),
    .I1(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I2(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I3(\vns_litedramwishbone2native_state_FSM_FFd1-In12_8783 ),
    .I4(\vns_litedramwishbone2native_state_FSM_FFd1-In17_8787 ),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In1 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I1(vns_bankmachine4_state_FSM_FFd1_1285),
    .I2(Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_we11_6197),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_we11_6198),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we1_8789)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I2(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_we11_6200),
    .I3(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we2_8790)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAABAAA ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we2_8790),
    .I1(vns_bankmachine5_state_FSM_FFd1_1287),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I3(Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_we11_6196),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we1_8789),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we3_8791)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(vns_bankmachine7_state_FSM_FFd1_1291),
    .I2(Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_we11_6194),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we4_8792)
  );
  LUT6 #(
    .INIT ( 64'h0000FF004040FF40 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I2(Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_we11_6195),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we4_8792),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we5_8793)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAABAAA ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we6_8794),
    .I1(vns_bankmachine0_state_FSM_FFd1_1277),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I3(Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_we11_6201),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we5_8793),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we7_8795)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we3_8791),
    .I1(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we7_8795),
    .O(soc_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h0000CC00A0A0ECA0 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_payload_ras),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000CC00A0A0ECA0 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_payload_ras),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras1_8797)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras2_8798)
  );
  LUT6 #(
    .INIT ( 64'h00880000F0F8F0F0 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras2_8798),
    .I3(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras3_8799)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_payload_ras),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras4_8800)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras6 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I1(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras1_8797),
    .I2(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras4_8800),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_ras3_8799),
    .O(soc_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'hFF000000FF080808 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I1(_n7012),
    .I2(soc_basesoc_sdram_cmd_valid_mmx_out5),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas1_8802)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(_n6777),
    .I2(soc_basesoc_sdram_cmd_valid_mmx_out3),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas2_8803),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas3_8804)
  );
  LUT6 #(
    .INIT ( 64'h0000FF000808FF08 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(_n6741),
    .I2(soc_basesoc_sdram_cmd_valid_mmx_out),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas4_8805),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas5_8806)
  );
  LUT6 #(
    .INIT ( 64'h0000FF000808FF08 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I1(_n6734),
    .I2(soc_basesoc_sdram_cmd_valid_mmx_out6),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas6_8807),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas7_8808)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas5_8806),
    .I1(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas7_8808),
    .I2(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas3_8804),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas1_8802),
    .O(soc_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'hF000FAAAFCCCFEEE ))
  soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed02 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed0),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed01_8810)
  );
  LUT6 #(
    .INIT ( 64'h00CCF0FCAAEEFAFE ))
  soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed03 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed02_8811)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0ACE ))
  soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed04 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed01_8810),
    .I5(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed02_8811),
    .O(vns_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5220 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I1(soc_basesoc_sdram_choose_cmd_ce),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In5 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In111  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In111_8814 )
  );
  LUT5 #(
    .INIT ( 32'hFEAAFEFE ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In112  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In111_8814 ),
    .I3(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11 )
  );
  LUT6 #(
    .INIT ( 64'hBBB99B99AAA88A88 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT13  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(soc_dna_status[16]),
    .I4(soc_dna_status[0]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11_8816 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT12_8817 )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT14  (
    .I0(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1 ),
    .I1(_n129931),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT12_8817 ),
    .I3(_n129961_9575),
    .I4(soc_dna_status[40]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT13_8818 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT17  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT111_6216 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT15 ),
    .I3(_n130081),
    .I4(soc_dna_status[8]),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT13_8818 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAE040404 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(_n130441),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(_n130411),
    .I4(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT42  (
    .I0(_n13032),
    .I1(_n13029),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT4 ),
    .I3(_n129961_9575),
    .I4(soc_dna_status[43]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41_8821 )
  );
  LUT6 #(
    .INIT ( 64'h1111100010001000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT43  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(soc_dna_status[27]),
    .I3(soc_suart_rx_clear1_6222),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41121 ),
    .I5(soc_dna_status[51]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT42_8822 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT45  (
    .I0(_n129931),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_dna_status[35]),
    .I4(soc_dna_status[3]),
    .I5(soc_dna_status[19]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT44_8824 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEEE ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT46  (
    .I0(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT43_8823 ),
    .I1(_n130171),
    .I2(_n130081),
    .I3(soc_dna_status[11]),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT44_8824 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT42_8822 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT45_8825 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT47  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT45_8825 ),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT41_8821 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF222022202220 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT21  (
    .I0(_n130021),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(soc_dna_status[25]),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(_n130081),
    .I5(soc_dna_status[9]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT22  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_dna_status[33]),
    .I3(soc_dna_status[1]),
    .I4(soc_dna_status[17]),
    .I5(soc_dna_status[49]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT21_8827 )
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT23  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(_n130411),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(_n129931),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT21_8827 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT22_8828 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF100010001000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT81  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(_n130411),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(_n129961_9575),
    .I5(soc_dna_status[47]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA2220 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT85  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT83_8832 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT82 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT8 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT211_6217 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h2A28 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT51  (
    .I0(soc_suart_rx_clear1_6222),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(soc_dna_status[28]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hA282A08022022000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT52  (
    .I0(_n129931),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(soc_dna_status[20]),
    .I4(soc_dna_status[52]),
    .I5(soc_dna_status[4]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT51_8834 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF555455545554 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT53  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT51_8834 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT5 ),
    .I3(_n130171),
    .I4(_n129961_9575),
    .I5(soc_dna_status[44]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT52_8835 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT57  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(_n130081),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT55_8837 ),
    .I3(_n13032),
    .I4(_n13023),
    .I5(_n13029),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT56_8838 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT59  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT56_8838 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT57_8839 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT54 ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT52_8835 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_vns_array_muxed2111 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .O(Mmux_vns_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_vns_array_muxed2112 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .O(Mmux_vns_array_muxed2111_8841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_vns_array_muxed2113 (
    .I0(Mmux_vns_array_muxed2111_8841),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I5(Mmux_vns_array_muxed211),
    .O(Mmux_vns_array_muxed2112_8842)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  Mmux_vns_array_muxed2114 (
    .I0(soc_basesoc_sdram_choose_req_want_reads_inv),
    .I1(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I2(Mmux_vns_array_muxed2112_8842),
    .I3(soc_basesoc_sdram_choose_req_want_writes_inv),
    .I4(vns_rhs_array_muxed10),
    .I5(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o),
    .O(vns_array_muxed21)
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I2(soc_basesoc_sdram_choose_cmd_grant_SF2),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 ),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8844 ),
    .I5(soc_basesoc_sdram_choose_cmd_ce),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8845 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I1(soc_basesoc_sdram_choose_cmd_ce),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8845 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_x_result272_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_add_x_7174 ),
    .O(N1356)
  );
  LUT6 #(
    .INIT ( 64'h2020202220202000 ))
  \lm32_cpu/Mmux_x_result272  (
    .I0(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I1(N1356),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/condition_x [1]),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result272_6241 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result931  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [8]),
    .I5(\lm32_cpu/cc [8]),
    .O(\lm32_cpu/Mmux_x_result93_8847 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result932  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result931_8848 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result933  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result932_8849 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result934  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [8]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result931_8848 ),
    .I5(\lm32_cpu/Mmux_x_result932_8849 ),
    .O(\lm32_cpu/Mmux_x_result933_8850 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result935  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .I4(\lm32_cpu/Mmux_x_result93_8847 ),
    .I5(\lm32_cpu/Mmux_x_result933_8850 ),
    .O(\lm32_cpu/x_result [8])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result961  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [9]),
    .I5(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mmux_x_result96_8851 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result963  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result962_8853 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result964  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result963_8854 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result965  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [9]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result962_8853 ),
    .I5(\lm32_cpu/Mmux_x_result963_8854 ),
    .O(\lm32_cpu/Mmux_x_result964_8855 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result966  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [9]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [9]),
    .I4(\lm32_cpu/Mmux_x_result961_8852 ),
    .I5(\lm32_cpu/Mmux_x_result964_8855 ),
    .O(\lm32_cpu/x_result [9])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result91  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [11]),
    .I5(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mmux_x_result9 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result93  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result92_8858 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result94  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result94_8859 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result95  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [11]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result92_8858 ),
    .I5(\lm32_cpu/Mmux_x_result94_8859 ),
    .O(\lm32_cpu/Mmux_x_result95_8860 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result96  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [11]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [11]),
    .I4(\lm32_cpu/Mmux_x_result91_8857 ),
    .I5(\lm32_cpu/Mmux_x_result95_8860 ),
    .O(\lm32_cpu/x_result [11])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result61  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [10]),
    .I5(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mmux_x_result6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result64  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result62_8863 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result65  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result63 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result67  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [10]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result62_8863 ),
    .I5(\lm32_cpu/Mmux_x_result63 ),
    .O(\lm32_cpu/Mmux_x_result64_8865 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result68  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [10]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [10]),
    .I4(\lm32_cpu/Mmux_x_result61_8862 ),
    .I5(\lm32_cpu/Mmux_x_result64_8865 ),
    .O(\lm32_cpu/x_result [10])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result181  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [14]),
    .I5(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mmux_x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result183  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result182_8868 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result184  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result183_8869 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result185  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [14]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result182_8868 ),
    .I5(\lm32_cpu/Mmux_x_result183_8869 ),
    .O(\lm32_cpu/Mmux_x_result184_8870 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result186  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [14]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [14]),
    .I4(\lm32_cpu/Mmux_x_result181_8867 ),
    .I5(\lm32_cpu/Mmux_x_result184_8870 ),
    .O(\lm32_cpu/x_result [14])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result151  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [13]),
    .I5(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mmux_x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result153  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result152_8873 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result154  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result153_8874 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result155  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [13]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result152_8873 ),
    .I5(\lm32_cpu/Mmux_x_result153_8874 ),
    .O(\lm32_cpu/Mmux_x_result154_8875 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result156  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [13]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [13]),
    .I4(\lm32_cpu/Mmux_x_result151_8872 ),
    .I5(\lm32_cpu/Mmux_x_result154_8875 ),
    .O(\lm32_cpu/x_result [13])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result121  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [12]),
    .I5(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mmux_x_result12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result123  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result122_8878 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result124  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result123_8879 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result125  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [12]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result122_8878 ),
    .I5(\lm32_cpu/Mmux_x_result123_8879 ),
    .O(\lm32_cpu/Mmux_x_result124_8880 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result126  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [12]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [12]),
    .I4(\lm32_cpu/Mmux_x_result121_8877 ),
    .I5(\lm32_cpu/Mmux_x_result124_8880 ),
    .O(\lm32_cpu/x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/divide_q_d_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(N1358)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \lm32_cpu/divide_q_d  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/kill_d_6615 ),
    .I2(\lm32_cpu/valid_d_7306 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(N1358),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/divide_q_d_6691 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/multiply_q_d_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(N1360)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \lm32_cpu/multiply_q_d  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/valid_d_7306 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(N1360),
    .O(\lm32_cpu/multiply_q_d_6692 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/shift_right_q_d_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(N1362)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000004 ))
  \lm32_cpu/shift_right_q_d  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/valid_d_7306 ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(N1362),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/shift_right_q_d_6693 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/shift_left_q_d_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(N1364)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \lm32_cpu/shift_left_q_d  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/kill_d_6615 ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(N1364),
    .I5(\lm32_cpu/valid_d_7306 ),
    .O(\lm32_cpu/shift_left_q_d_6694 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_19_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [17]),
    .I2(\lm32_cpu/w_result [17]),
    .O(N1366)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_19  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1366),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/bypass_data_1 [17])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_015_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [17]),
    .I2(\lm32_cpu/w_result [17]),
    .O(N1368)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_015  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1368),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/raw_x_0_mmx_out22 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_18_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [16]),
    .I2(\lm32_cpu/w_result [16]),
    .O(N1370)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_18  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1370),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/bypass_data_1 [16])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_014_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [16]),
    .I2(\lm32_cpu/w_result [16]),
    .O(N1372)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_014  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1372),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/raw_x_0_mmx_out21 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_17_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [15]),
    .I2(\lm32_cpu/w_result [15]),
    .O(N1374)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_17  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1374),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/bypass_data_1 [15])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_013_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [15]),
    .I2(\lm32_cpu/w_result [15]),
    .O(N1376)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_013  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1376),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/raw_x_0_mmx_out20 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_16_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [14]),
    .I2(\lm32_cpu/w_result [14]),
    .O(N1378)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_16  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1378),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/bypass_data_1 [14])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_0111_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [14]),
    .I2(\lm32_cpu/w_result [14]),
    .O(N1380)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_0111  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1380),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/raw_x_0_mmx_out19 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_15_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [13]),
    .I2(\lm32_cpu/w_result [13]),
    .O(N1382)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_15  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1382),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/bypass_data_1 [13])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_010_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [13]),
    .I2(\lm32_cpu/w_result [13]),
    .O(N1384)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_010  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1384),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/raw_x_0_mmx_out18 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_14_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [12]),
    .I2(\lm32_cpu/w_result [12]),
    .O(N1386)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_14  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1386),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/bypass_data_1 [12])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_09_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [12]),
    .I2(\lm32_cpu/w_result [12]),
    .O(N1388)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_09  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1388),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/raw_x_0_mmx_out17 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_132_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [9]),
    .I2(\lm32_cpu/w_result [9]),
    .O(N1390)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_132  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1390),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/bypass_data_1 [9])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_06_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [9]),
    .I2(\lm32_cpu/w_result [9]),
    .O(N1392)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_06  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1392),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/raw_x_0_mmx_out14 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_131_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [8]),
    .I2(\lm32_cpu/w_result [8]),
    .O(N1394)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_131  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1394),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/bypass_data_1 [8])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_05_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [8]),
    .I2(\lm32_cpu/w_result [8]),
    .O(N1396)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_05  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1396),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/raw_x_0_mmx_out13 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_13_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [11]),
    .I2(\lm32_cpu/w_result [11]),
    .O(N1398)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_13  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1398),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/bypass_data_1 [11])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_08_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [11]),
    .I2(\lm32_cpu/w_result [11]),
    .O(N1400)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_08  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1400),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/raw_x_0_mmx_out16 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_130  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1402),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/bypass_data_1 [7])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_04  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1404),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/raw_x_0_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_129  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1406),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/bypass_data_1 [6])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_03  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1408),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/raw_x_0_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_128  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1410),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/bypass_data_1 [5])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_02  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1412),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/raw_x_0_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_127  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1414),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/bypass_data_1 [4])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_029  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1416),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/raw_x_0_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_125  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1418),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/x_result [31]),
    .O(\lm32_cpu/bypass_data_1 [31])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_026  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1420),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/x_result [31]),
    .O(\lm32_cpu/raw_x_0_mmx_out6 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_124_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [30]),
    .I2(\lm32_cpu/w_result [30]),
    .O(N1422)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_124  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1422),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/x_result [30]),
    .O(\lm32_cpu/bypass_data_1 [30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_025_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [30]),
    .I2(\lm32_cpu/w_result [30]),
    .O(N1424)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_025  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1424),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/x_result [30]),
    .O(\lm32_cpu/raw_x_0_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_126  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1426),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/bypass_data_1 [3])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_028  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1428),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/raw_x_0_mmx_out8 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_122_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [29]),
    .I2(\lm32_cpu/w_result [29]),
    .O(N1430)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_122  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1430),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/x_result [29]),
    .O(\lm32_cpu/bypass_data_1 [29])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_024_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [29]),
    .I2(\lm32_cpu/w_result [29]),
    .O(N1432)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_024  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1432),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/x_result [29]),
    .O(\lm32_cpu/raw_x_0_mmx_out4 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_121_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [28]),
    .I2(\lm32_cpu/w_result [28]),
    .O(N1434)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_121  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1434),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/x_result [28]),
    .O(\lm32_cpu/bypass_data_1 [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_023_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [28]),
    .I2(\lm32_cpu/w_result [28]),
    .O(N1436)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_023  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1436),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/x_result [28]),
    .O(\lm32_cpu/raw_x_0_mmx_out3 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_120_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [27]),
    .I2(\lm32_cpu/w_result [27]),
    .O(N1438)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_120  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1438),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/x_result [27]),
    .O(\lm32_cpu/bypass_data_1 [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_012_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [27]),
    .I2(\lm32_cpu/w_result [27]),
    .O(N1440)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_012  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1440),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/x_result [27]),
    .O(\lm32_cpu/raw_x_0_mmx_out2 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_12_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [10]),
    .I2(\lm32_cpu/w_result [10]),
    .O(N1442)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_12  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1442),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/bypass_data_1 [10])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_07_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [10]),
    .I2(\lm32_cpu/w_result [10]),
    .O(N1444)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_07  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1444),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/raw_x_0_mmx_out15 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_119_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [26]),
    .I2(\lm32_cpu/w_result [26]),
    .O(N1446)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_119  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1446),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/x_result [26]),
    .O(\lm32_cpu/bypass_data_1 [26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_011_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [26]),
    .I2(\lm32_cpu/w_result [26]),
    .O(N1448)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_011  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1448),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/x_result [26]),
    .O(\lm32_cpu/raw_x_0_mmx_out1 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_118_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [25]),
    .I2(\lm32_cpu/w_result [25]),
    .O(N1450)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_118  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1450),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/x_result [25]),
    .O(\lm32_cpu/bypass_data_1 [25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_01_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [25]),
    .I2(\lm32_cpu/w_result [25]),
    .O(N1452)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_01  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1452),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/x_result [25]),
    .O(\lm32_cpu/raw_x_0_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_117_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [24]),
    .I2(\lm32_cpu/w_result [24]),
    .O(N1454)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_117  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1454),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/x_result [24]),
    .O(\lm32_cpu/bypass_data_1 [24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_022_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [24]),
    .I2(\lm32_cpu/w_result [24]),
    .O(N1456)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_022  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1456),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/x_result [24]),
    .O(\lm32_cpu/raw_x_0_mmx_out29 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_116  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1458),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/x_result [23]),
    .O(\lm32_cpu/bypass_data_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_021  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1460),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/x_result [23]),
    .O(\lm32_cpu/raw_x_0_mmx_out28 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_115_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [22]),
    .I2(\lm32_cpu/w_result [22]),
    .O(N1462)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_115  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1462),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/bypass_data_1 [22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_020_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [22]),
    .I2(\lm32_cpu/w_result [22]),
    .O(N1464)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_020  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1464),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/raw_x_0_mmx_out27 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_114_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [21]),
    .I2(\lm32_cpu/w_result [21]),
    .O(N1466)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_114  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1466),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/bypass_data_1 [21])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_019_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [21]),
    .I2(\lm32_cpu/w_result [21]),
    .O(N1468)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_019  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1468),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/raw_x_0_mmx_out26 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_113_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [20]),
    .I2(\lm32_cpu/w_result [20]),
    .O(N1470)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_113  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1470),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/bypass_data_1 [20])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_018_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [20]),
    .I2(\lm32_cpu/w_result [20]),
    .O(N1472)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_018  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1472),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/raw_x_0_mmx_out25 )
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_123  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1474),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/bypass_data_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_027  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1476),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/raw_x_0_mmx_out7 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_111_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [19]),
    .I2(\lm32_cpu/w_result [19]),
    .O(N1478)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_111  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1478),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/bypass_data_1 [19])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_017_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [19]),
    .I2(\lm32_cpu/w_result [19]),
    .O(N1480)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_017  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1480),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/raw_x_0_mmx_out24 )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2F7F7A2F7F7 ))
  \lm32_cpu/Mmux_d_result_014_SW0  (
    .I0(\lm32_cpu/raw_m_0 ),
    .I1(\lm32_cpu/operand_m [1]),
    .I2(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I3(\lm32_cpu/raw_w_0_6656 ),
    .I4(\lm32_cpu/reg_data_0 [1]),
    .I5(\lm32_cpu/w_result [1]),
    .O(N1482)
  );
  LUT4 #(
    .INIT ( 16'h4051 ))
  \lm32_cpu/Mmux_d_result_014  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_6653 ),
    .I2(\lm32_cpu/x_result [1]),
    .I3(N1482),
    .O(\lm32_cpu/d_result_0 [1])
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_112  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1484),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [1]),
    .I5(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/bypass_data_1 [1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_bypass_data_110_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/reg_data_1 [18]),
    .I2(\lm32_cpu/w_result [18]),
    .O(N1486)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/Mmux_bypass_data_110  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/raw_m_1 ),
    .I2(N1486),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/bypass_data_1 [18])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/raw_x_016_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/reg_data_0 [18]),
    .I2(\lm32_cpu/w_result [18]),
    .O(N1488)
  );
  LUT6 #(
    .INIT ( 64'hABEFABAB01450101 ))
  \lm32_cpu/raw_x_016  (
    .I0(\lm32_cpu/raw_x_0_6653 ),
    .I1(\lm32_cpu/raw_m_0 ),
    .I2(N1488),
    .I3(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/raw_x_0_mmx_out23 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_d_result_021  (
    .I0(\lm32_cpu/m_result_sel_compare_m_7086 ),
    .I1(\lm32_cpu/operand_m [0]),
    .I2(\lm32_cpu/condition_met_m_7072 ),
    .O(\lm32_cpu/Mmux_bypass_data_11 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \lm32_cpu/Mmux_d_result_023  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_6653 ),
    .I2(\lm32_cpu/Mmux_d_result_021_8947 ),
    .I3(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/d_result_0 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1112  (
    .I0(\lm32_cpu/raw_x_1_6652 ),
    .I1(\lm32_cpu/Mmux_bypass_data_111_8949 ),
    .I2(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/bypass_data_1 [0])
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_1_SW0  (
    .I0(\lm32_cpu/write_idx_x [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_x [3]),
    .I4(\lm32_cpu/write_idx_x [0]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(N1490)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_x_1  (
    .I0(\lm32_cpu/write_enable_q_x ),
    .I1(N1490),
    .I2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I3(\lm32_cpu/write_idx_x [2]),
    .I4(\lm32_cpu/write_idx_x [4]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/raw_x_1_6652 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_0_SW0  (
    .I0(\lm32_cpu/write_idx_x [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_x [3]),
    .I4(\lm32_cpu/write_idx_x [0]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(N1492)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_x_0  (
    .I0(\lm32_cpu/write_enable_q_x ),
    .I1(N1492),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/write_idx_x [2]),
    .I4(\lm32_cpu/write_idx_x [4]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/raw_x_0_6653 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_w_1_SW0  (
    .I0(\lm32_cpu/write_idx_w [0]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/write_idx_w [1]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(N1494)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_w_1  (
    .I0(\lm32_cpu/reg_write_enable_q_w ),
    .I1(N1494),
    .I2(\lm32_cpu/write_idx_w [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I5(\lm32_cpu/write_idx_w [4]),
    .O(\lm32_cpu/raw_w_1_6655 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_w_0_SW0  (
    .I0(\lm32_cpu/write_idx_w [0]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/write_idx_w [1]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(N1496)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_w_0  (
    .I0(\lm32_cpu/reg_write_enable_q_w ),
    .I1(N1496),
    .I2(\lm32_cpu/write_idx_w [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(\lm32_cpu/write_idx_w [4]),
    .O(\lm32_cpu/raw_w_0_6656 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result751  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result75 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result752  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result75 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [31]),
    .O(\lm32_cpu/Mmux_x_result751_8955 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result753  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [31]),
    .I5(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mmux_x_result752_8956 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result721  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result72 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result722  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result72 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [30]),
    .O(\lm32_cpu/Mmux_x_result721_8958 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result723  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [30]),
    .I5(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mmux_x_result722_8959 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result724  (
    .I0(\lm32_cpu/Mmux_x_result722_8959 ),
    .I1(\lm32_cpu/Mmux_x_result721_8958 ),
    .I2(\lm32_cpu/eba [30]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result723_8960 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result725  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [30]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [30]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result723_8960 ),
    .O(\lm32_cpu/x_result [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result661  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result66 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result662  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result66 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [29]),
    .O(\lm32_cpu/Mmux_x_result661_8962 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result663  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [29]),
    .I5(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mmux_x_result662_8963 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result664  (
    .I0(\lm32_cpu/Mmux_x_result662_8963 ),
    .I1(\lm32_cpu/Mmux_x_result661_8962 ),
    .I2(\lm32_cpu/eba [29]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result663_8964 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result665  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [29]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [29]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result663_8964 ),
    .O(\lm32_cpu/x_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result631  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result631_8965 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result632  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result631_8965 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [28]),
    .O(\lm32_cpu/Mmux_x_result632_8966 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result633  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [28]),
    .I5(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mmux_x_result633_8967 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result634  (
    .I0(\lm32_cpu/Mmux_x_result633_8967 ),
    .I1(\lm32_cpu/Mmux_x_result632_8966 ),
    .I2(\lm32_cpu/eba [28]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result634_8968 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result635  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [28]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [28]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result634_8968 ),
    .O(\lm32_cpu/x_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result571  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result57 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result572  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result57 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [26]),
    .O(\lm32_cpu/Mmux_x_result571_8970 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result573  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [26]),
    .I5(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mmux_x_result572_8971 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result574  (
    .I0(\lm32_cpu/Mmux_x_result572_8971 ),
    .I1(\lm32_cpu/Mmux_x_result571_8970 ),
    .I2(\lm32_cpu/eba [26]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result573_8972 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result575  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [26]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [26]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result573_8972 ),
    .O(\lm32_cpu/x_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result541  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result54 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result542  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result54 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [25]),
    .O(\lm32_cpu/Mmux_x_result541_8974 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result543  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [25]),
    .I5(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mmux_x_result542_8975 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result544  (
    .I0(\lm32_cpu/Mmux_x_result542_8975 ),
    .I1(\lm32_cpu/Mmux_x_result541_8974 ),
    .I2(\lm32_cpu/eba [25]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result543_8976 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result545  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [25]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [25]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result543_8976 ),
    .O(\lm32_cpu/x_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result511  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result51 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result512  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result51 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [24]),
    .O(\lm32_cpu/Mmux_x_result511_8978 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result513  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [24]),
    .I5(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mmux_x_result512_8979 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result514  (
    .I0(\lm32_cpu/Mmux_x_result512_8979 ),
    .I1(\lm32_cpu/Mmux_x_result511_8978 ),
    .I2(\lm32_cpu/eba [24]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result513_8980 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result515  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [24]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [24]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result513_8980 ),
    .O(\lm32_cpu/x_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result481  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result48 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result482  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result48 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [23]),
    .O(\lm32_cpu/Mmux_x_result481_8982 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result483  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [23]),
    .I5(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mmux_x_result482_8983 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result484  (
    .I0(\lm32_cpu/Mmux_x_result482_8983 ),
    .I1(\lm32_cpu/Mmux_x_result481_8982 ),
    .I2(\lm32_cpu/eba [23]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result483_8984 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result485  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [23]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [23]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result483_8984 ),
    .O(\lm32_cpu/x_result [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result451  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result45 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result452  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result45 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [22]),
    .O(\lm32_cpu/Mmux_x_result451_8986 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result453  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [22]),
    .I5(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mmux_x_result452_8987 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result454  (
    .I0(\lm32_cpu/Mmux_x_result452_8987 ),
    .I1(\lm32_cpu/Mmux_x_result451_8986 ),
    .I2(\lm32_cpu/eba [22]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result453_8988 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result455  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [22]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [22]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result453_8988 ),
    .O(\lm32_cpu/x_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result421  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result42 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result422  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result42 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [21]),
    .O(\lm32_cpu/Mmux_x_result421_8990 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result423  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [21]),
    .I5(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mmux_x_result422_8991 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result424  (
    .I0(\lm32_cpu/Mmux_x_result422_8991 ),
    .I1(\lm32_cpu/Mmux_x_result421_8990 ),
    .I2(\lm32_cpu/eba [21]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result423_8992 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result425  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [21]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [21]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result423_8992 ),
    .O(\lm32_cpu/x_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result391  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result39 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result392  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result39 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [20]),
    .O(\lm32_cpu/Mmux_x_result391_8994 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result393  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [20]),
    .I5(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mmux_x_result392_8995 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result394  (
    .I0(\lm32_cpu/Mmux_x_result392_8995 ),
    .I1(\lm32_cpu/Mmux_x_result391_8994 ),
    .I2(\lm32_cpu/eba [20]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result393_8996 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result395  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [20]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [20]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result393_8996 ),
    .O(\lm32_cpu/x_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result331  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result33_8997 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result332  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result33_8997 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [19]),
    .O(\lm32_cpu/Mmux_x_result331_8998 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result333  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [19]),
    .I5(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mmux_x_result332_8999 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result334  (
    .I0(\lm32_cpu/Mmux_x_result332_8999 ),
    .I1(\lm32_cpu/Mmux_x_result331_8998 ),
    .I2(\lm32_cpu/eba [19]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result333_9000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result335  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [19]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [19]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result333_9000 ),
    .O(\lm32_cpu/x_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result301  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result30 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result302  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result30 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [18]),
    .O(\lm32_cpu/Mmux_x_result301_9002 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result303  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [18]),
    .I5(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mmux_x_result302_9003 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result304  (
    .I0(\lm32_cpu/Mmux_x_result302_9003 ),
    .I1(\lm32_cpu/Mmux_x_result301_9002 ),
    .I2(\lm32_cpu/eba [18]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result303_9004 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result305  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [18]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [18]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result303_9004 ),
    .O(\lm32_cpu/x_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result241  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result24 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result242  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result24 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [16]),
    .O(\lm32_cpu/Mmux_x_result241_9006 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result243  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [16]),
    .I5(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mmux_x_result242_9007 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result244  (
    .I0(\lm32_cpu/Mmux_x_result242_9007 ),
    .I1(\lm32_cpu/Mmux_x_result241_9006 ),
    .I2(\lm32_cpu/eba [16]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result243_9008 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result245  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [16]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [16]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result243_9008 ),
    .O(\lm32_cpu/x_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result211  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result21 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result212  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/Mmux_x_result21 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [15]),
    .O(\lm32_cpu/Mmux_x_result211_9010 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result213  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [15]),
    .I5(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mmux_x_result212_9011 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result214  (
    .I0(\lm32_cpu/Mmux_x_result212_9011 ),
    .I1(\lm32_cpu/Mmux_x_result211_9010 ),
    .I2(\lm32_cpu/eba [15]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .O(\lm32_cpu/Mmux_x_result213_9012 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result215  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [15]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [15]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result213_9012 ),
    .O(\lm32_cpu/x_result [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_m_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_m [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_m [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_m [2]),
    .O(\lm32_cpu/raw_m_11_9013 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_m_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_m [3]),
    .I4(\lm32_cpu/valid_m_7304 ),
    .I5(\lm32_cpu/write_enable_m_7047 ),
    .O(\lm32_cpu/raw_m_12_9014 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_13  (
    .I0(\lm32_cpu/raw_m_11_9013 ),
    .I1(\lm32_cpu/raw_m_12_9014 ),
    .O(\lm32_cpu/raw_m_1 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_m_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_m [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_m [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_m [2]),
    .O(\lm32_cpu/raw_m_01_9015 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_m_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_m [3]),
    .I4(\lm32_cpu/valid_m_7304 ),
    .I5(\lm32_cpu/write_enable_m_7047 ),
    .O(\lm32_cpu/raw_m_02_9016 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_03  (
    .I0(\lm32_cpu/raw_m_01_9015 ),
    .I1(\lm32_cpu/raw_m_02_9016 ),
    .O(\lm32_cpu/raw_m_0 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result601  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [27]),
    .I3(\lm32_cpu/eba [27]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [27]),
    .O(\lm32_cpu/Mmux_x_result60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result602  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result601_9018 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result603  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I1(\lm32_cpu/Mmux_x_result601_9018 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [27]),
    .O(\lm32_cpu/Mmux_x_result602_9019 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result604  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I2(\lm32_cpu/Mmux_x_result60 ),
    .I3(\lm32_cpu/Mmux_x_result602_9019 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .O(\lm32_cpu/Mmux_x_result603_9020 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result605  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [27]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [27]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result603_9020 ),
    .O(\lm32_cpu/x_result [27])
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result271  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [17]),
    .I3(\lm32_cpu/eba [17]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [17]),
    .O(\lm32_cpu/Mmux_x_result27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result273  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result271_9022 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result274  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I1(\lm32_cpu/Mmux_x_result271_9022 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [17]),
    .O(\lm32_cpu/Mmux_x_result273_9023 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result275  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I2(\lm32_cpu/Mmux_x_result27 ),
    .I3(\lm32_cpu/Mmux_x_result273_9023 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .O(\lm32_cpu/Mmux_x_result274_9024 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result276  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [17]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [17]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(\lm32_cpu/Mmux_x_result274_9024 ),
    .O(\lm32_cpu/x_result [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/kill_d_SW0  (
    .I0(\lm32_cpu/branch_m_7083 ),
    .I1(\lm32_cpu/valid_m_7304 ),
    .O(N1498)
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result901  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [7]),
    .I5(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mmux_x_result90 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result902  (
    .I0(\lm32_cpu/operand_1_x [7]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result901_9027 )
  );
  LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \lm32_cpu/Mmux_x_result903  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/Mmux_x_result901_9027 ),
    .I5(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .O(\lm32_cpu/Mmux_x_result902_9028 )
  );
  LUT6 #(
    .INIT ( 64'h4555405545404040 ))
  \lm32_cpu/Mmux_x_result904  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/operand_0_x [7]),
    .I2(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [7]),
    .I5(\lm32_cpu/Mmux_x_result902_9028 ),
    .O(\lm32_cpu/Mmux_x_result903_9029 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result905  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [7]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [7]),
    .I4(\lm32_cpu/Mmux_x_result90 ),
    .I5(\lm32_cpu/Mmux_x_result903_9029 ),
    .O(\lm32_cpu/x_result [7])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result871  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [6]),
    .I5(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mmux_x_result87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result872  (
    .I0(\lm32_cpu/operand_1_x [6]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result871_9031 )
  );
  LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \lm32_cpu/Mmux_x_result873  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/Mmux_x_result871_9031 ),
    .I5(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .O(\lm32_cpu/Mmux_x_result872_9032 )
  );
  LUT6 #(
    .INIT ( 64'h4555405545404040 ))
  \lm32_cpu/Mmux_x_result874  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/operand_0_x [6]),
    .I2(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [6]),
    .I5(\lm32_cpu/Mmux_x_result872_9032 ),
    .O(\lm32_cpu/Mmux_x_result873_9033 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result875  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [6]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [6]),
    .I4(\lm32_cpu/Mmux_x_result87 ),
    .I5(\lm32_cpu/Mmux_x_result873_9033 ),
    .O(\lm32_cpu/x_result [6])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result811  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [4]),
    .I5(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mmux_x_result81 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result812  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result811_9035 )
  );
  LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \lm32_cpu/Mmux_x_result813  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/logic_op_x [3]),
    .I4(\lm32_cpu/Mmux_x_result811_9035 ),
    .I5(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .O(\lm32_cpu/Mmux_x_result812_9036 )
  );
  LUT6 #(
    .INIT ( 64'h4555405545404040 ))
  \lm32_cpu/Mmux_x_result814  (
    .I0(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I1(\lm32_cpu/operand_0_x [4]),
    .I2(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [4]),
    .I5(\lm32_cpu/Mmux_x_result812_9036 ),
    .O(\lm32_cpu/Mmux_x_result813_9037 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result815  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [4]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [4]),
    .I4(\lm32_cpu/Mmux_x_result81 ),
    .I5(\lm32_cpu/Mmux_x_result813_9037 ),
    .O(\lm32_cpu/x_result [4])
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result844  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [5]),
    .I4(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mmux_x_result843_9039 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result845  (
    .I0(\lm32_cpu/adder_op_x_n_7159 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [5]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [5]),
    .O(\lm32_cpu/Mmux_x_result844_9040 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result846  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I3(\lm32_cpu/Mmux_x_result843_9039 ),
    .I4(\lm32_cpu/Mmux_x_result842 ),
    .I5(\lm32_cpu/Mmux_x_result844_9040 ),
    .O(\lm32_cpu/x_result [5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result781  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result782  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/logic_op_x [3]),
    .O(\lm32_cpu/Mmux_x_result781_9042 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result783  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/Mmux_x_result781_9042 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result78 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [3]),
    .O(\lm32_cpu/Mmux_x_result782_9043 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result784  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [3]),
    .I4(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mmux_x_result783_9044 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result785  (
    .I0(\lm32_cpu/adder_op_x_n_7159 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [3]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [3]),
    .O(\lm32_cpu/Mmux_x_result784_9045 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result786  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I3(\lm32_cpu/Mmux_x_result783_9044 ),
    .I4(\lm32_cpu/Mmux_x_result782_9043 ),
    .I5(\lm32_cpu/Mmux_x_result784_9045 ),
    .O(\lm32_cpu/x_result [3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result691  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result69 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result692  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/logic_op_x [3]),
    .O(\lm32_cpu/Mmux_x_result691_9047 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result693  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/Mmux_x_result691_9047 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result69 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [2]),
    .O(\lm32_cpu/Mmux_x_result692_9048 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result694  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [2]),
    .I4(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mmux_x_result693_9049 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result695  (
    .I0(\lm32_cpu/adder_op_x_n_7159 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [2]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [2]),
    .O(\lm32_cpu/Mmux_x_result694_9050 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result696  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I3(\lm32_cpu/Mmux_x_result693_9049 ),
    .I4(\lm32_cpu/Mmux_x_result692_9048 ),
    .I5(\lm32_cpu/Mmux_x_result694_9050 ),
    .O(\lm32_cpu/x_result [2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result361  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result36_9051 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result362  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/logic_op_x [3]),
    .O(\lm32_cpu/Mmux_x_result361_9052 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result363  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/Mmux_x_result361_9052 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result36_9051 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [1]),
    .O(\lm32_cpu/Mmux_x_result362_9053 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result364  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/eie_7523 ),
    .I2(\lm32_cpu/interrupt_unit/im [1]),
    .O(\lm32_cpu/Mmux_x_result363_9054 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \lm32_cpu/Mmux_x_result365  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/Mmux_x_result363_9054 ),
    .I3(soc_suart_irq),
    .I4(\lm32_cpu/cc [1]),
    .O(\lm32_cpu/Mmux_x_result364_9055 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result366  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I3(\lm32_cpu/Mmux_x_result364_9055 ),
    .I4(\lm32_cpu/Mmux_x_result362_9053 ),
    .I5(\lm32_cpu/adder_result_x[1] ),
    .O(\lm32_cpu/x_result [1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result31  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result32  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/logic_op_x [3]),
    .O(\lm32_cpu/Mmux_x_result31_9057 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result33  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I2(\lm32_cpu/Mmux_x_result31_9057 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I4(\lm32_cpu/Mmux_x_result3 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [0]),
    .O(\lm32_cpu/Mmux_x_result32_9058 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result36  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I3(\lm32_cpu/Mmux_x_result35_9059 ),
    .I4(\lm32_cpu/Mmux_x_result32_9058 ),
    .I5(\lm32_cpu/adder_result_x[0] ),
    .O(\lm32_cpu/x_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55404040 ))
  \lm32_cpu/stall_a2  (
    .I0(\lm32_cpu/x_bypass_enable_x_7172 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/raw_x_1_6652 ),
    .I3(\lm32_cpu/raw_x_0_6653 ),
    .I4(\lm32_cpu/read_enable_0_d ),
    .I5(\lm32_cpu/stall_a1_9060 ),
    .O(\lm32_cpu/stall_a2_9061 )
  );
  LUT6 #(
    .INIT ( 64'hE0E0E0E0EEE0E0E0 ))
  \lm32_cpu/stall_a4  (
    .I0(\lm32_cpu/eret_d ),
    .I1(\lm32_cpu/scall_d ),
    .I2(\lm32_cpu/stall_a3_9062 ),
    .I3(\lm32_cpu/store_x_7160 ),
    .I4(\lm32_cpu/valid_x_7305 ),
    .I5(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/stall_a4_9063 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF54FF54FF54 ))
  \lm32_cpu/stall_a5  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/stall_a4_9063 ),
    .I2(\lm32_cpu/stall_a2_9061 ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/csr_write_enable_d ),
    .O(\lm32_cpu/stall_a )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/stall_m_SW0  (
    .I0(\lm32_cpu/store_m_7078 ),
    .I1(\lm32_cpu/load_x_7161 ),
    .I2(\lm32_cpu/load_m_7079 ),
    .O(N1500)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \lm32_cpu/stall_m  (
    .I0(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I1(N1500),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_7160 ),
    .I4(\lm32_cpu/load_store_unit/stall_wb_load_7414 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\lm32_cpu/stall_m_6936 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux321  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/data_w [8]),
    .O(\lm32_cpu/mux32 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux322  (
    .I0(\lm32_cpu/load_store_unit/data_w [0]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux32 ),
    .I5(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/mux321_9066 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux323  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [0]),
    .I5(\lm32_cpu/mux321_9066 ),
    .O(\lm32_cpu/mux322_9067 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux324  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/mux322_9067 ),
    .O(\lm32_cpu/w_result [0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux110_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [10]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [26]),
    .O(N1502)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux110  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1502),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [10]),
    .O(\lm32_cpu/w_result [10])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux101_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [11]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [27]),
    .O(N1504)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux101  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1504),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [11]),
    .O(\lm32_cpu/w_result [11])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux102_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [12]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [28]),
    .O(N1506)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux102  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1506),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [12]),
    .O(\lm32_cpu/w_result [12])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux103_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [13]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [29]),
    .O(N1508)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux103  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1508),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [13]),
    .O(\lm32_cpu/w_result [13])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux104_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [14]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [30]),
    .O(N1510)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux104  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1510),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [14]),
    .O(\lm32_cpu/w_result [14])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/mux1051  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [15]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/mux105 )
  );
  LUT6 #(
    .INIT ( 64'h55DC00DC55100010 ))
  \lm32_cpu/mux1052  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [31]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<17>111 ),
    .I5(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/mux1051_9074 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF55D5AAAA0080 ))
  \lm32_cpu/mux1053  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/mux1051_9074 ),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_7762 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/mux105 ),
    .I5(\lm32_cpu/operand_w [15]),
    .O(\lm32_cpu/w_result [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux10111  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/data_w [9]),
    .O(\lm32_cpu/mux1011 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux10113  (
    .I0(\lm32_cpu/load_store_unit/data_w [1]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux1011 ),
    .I5(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/mux10111_9076 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101110  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [1]),
    .I5(\lm32_cpu/mux10111_9076 ),
    .O(\lm32_cpu/mux10112 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101112  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/mux10112 ),
    .O(\lm32_cpu/w_result [1])
  );
  LUT6 #(
    .INIT ( 64'h2F270D052A220800 ))
  \lm32_cpu/mux10151  (
    .I0(\lm32_cpu/operand_w [0]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [7]),
    .I4(\lm32_cpu/load_store_unit/data_w [23]),
    .I5(\lm32_cpu/load_store_unit/load_data_w<9>2 ),
    .O(\lm32_cpu/mux1015 )
  );
  LUT6 #(
    .INIT ( 64'hBB332020A8202020 ))
  \lm32_cpu/mux10152  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/load_data_w<9>2 ),
    .I4(\lm32_cpu/load_store_unit/sign_extend_w_7762 ),
    .I5(\lm32_cpu/mux1015 ),
    .O(\lm32_cpu/mux10151_9079 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux10153  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [23]),
    .I2(\lm32_cpu/mux10151_9079 ),
    .O(\lm32_cpu/w_result [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101121  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/data_w [10]),
    .O(\lm32_cpu/mux101121_9080 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux101122  (
    .I0(\lm32_cpu/load_store_unit/data_w [2]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux101121_9080 ),
    .I5(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/mux101122_9081 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101123  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [2]),
    .I5(\lm32_cpu/mux101122_9081 ),
    .O(\lm32_cpu/mux101123_9082 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101124  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [2]),
    .I2(\lm32_cpu/mux101123_9082 ),
    .O(\lm32_cpu/w_result [2])
  );
  LUT6 #(
    .INIT ( 64'h5573007355400040 ))
  \lm32_cpu/mux101141  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<17>111 ),
    .I5(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/mux10114 )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \lm32_cpu/mux101142  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/mux101141_9084 )
  );
  LUT6 #(
    .INIT ( 64'hAF080F08AA080808 ))
  \lm32_cpu/mux101143  (
    .I0(\lm32_cpu/load_store_unit/sign_extend_w_7762 ),
    .I1(\lm32_cpu/mux10114 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux101141_9084 ),
    .I5(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/mux101142_9085 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101144  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [31]),
    .I2(\lm32_cpu/mux101142_9085 ),
    .O(\lm32_cpu/w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101151  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/data_w [11]),
    .O(\lm32_cpu/mux10115 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux101152  (
    .I0(\lm32_cpu/load_store_unit/data_w [3]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux10115 ),
    .I5(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/mux101151_9087 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101153  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [3]),
    .I5(\lm32_cpu/mux101151_9087 ),
    .O(\lm32_cpu/mux101152_9088 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101154  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [3]),
    .I2(\lm32_cpu/mux101152_9088 ),
    .O(\lm32_cpu/w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101161  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/data_w [12]),
    .O(\lm32_cpu/mux10116 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux101162  (
    .I0(\lm32_cpu/load_store_unit/data_w [4]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux10116 ),
    .I5(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/mux101161_9090 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101163  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [4]),
    .I5(\lm32_cpu/mux101161_9090 ),
    .O(\lm32_cpu/mux101162_9091 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101164  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [4]),
    .I2(\lm32_cpu/mux101162_9091 ),
    .O(\lm32_cpu/w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101171  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/data_w [13]),
    .O(\lm32_cpu/mux10117 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux101172  (
    .I0(\lm32_cpu/load_store_unit/data_w [5]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux10117 ),
    .I5(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/mux101171_9093 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101173  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [5]),
    .I5(\lm32_cpu/mux101171_9093 ),
    .O(\lm32_cpu/mux101172_9094 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101174  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [5]),
    .I2(\lm32_cpu/mux101172_9094 ),
    .O(\lm32_cpu/w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101181  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/data_w [14]),
    .O(\lm32_cpu/mux10118 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux101182  (
    .I0(\lm32_cpu/load_store_unit/data_w [6]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/mux10118 ),
    .I5(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/mux101181_9096 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101183  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [6]),
    .I5(\lm32_cpu/mux101181_9096 ),
    .O(\lm32_cpu/mux101182_9097 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101184  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [6]),
    .I2(\lm32_cpu/mux101182_9097 ),
    .O(\lm32_cpu/w_result [6])
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/mux101191  (
    .I0(\lm32_cpu/load_store_unit/data_w [7]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<9>2 ),
    .I5(\lm32_cpu/load_store_unit/data_w [23]),
    .O(\lm32_cpu/mux10119 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/mux101192  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [7]),
    .I5(\lm32_cpu/mux10119 ),
    .O(\lm32_cpu/mux101191_9099 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mux101193  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/operand_w [7]),
    .I2(\lm32_cpu/mux101191_9099 ),
    .O(\lm32_cpu/w_result [7])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux10120_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [8]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [24]),
    .O(N1512)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux10120  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1512),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [8]),
    .O(\lm32_cpu/w_result [8])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/mux10121_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [9]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [25]),
    .O(N1514)
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \lm32_cpu/mux10121  (
    .I0(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(N1514),
    .I3(\lm32_cpu/load_store_unit/load_data_w<18>3 ),
    .I4(\lm32_cpu/operand_w [9]),
    .O(\lm32_cpu/w_result [9])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<9>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [9]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [9]),
    .I4(\lm32_cpu/instruction_unit/pc_a<9>1_9102 ),
    .O(\lm32_cpu/instruction_unit/pc_a [9])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<8>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [8]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [8]),
    .I4(\lm32_cpu/instruction_unit/pc_a<8>1_9103 ),
    .O(\lm32_cpu/instruction_unit/pc_a [8])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<7>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [7]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [7]),
    .I4(\lm32_cpu/instruction_unit/pc_a<7>1_9104 ),
    .O(\lm32_cpu/instruction_unit/pc_a [7])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<6>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [6]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [6]),
    .I4(\lm32_cpu/instruction_unit/pc_a<6>1_9105 ),
    .O(\lm32_cpu/instruction_unit/pc_a [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<5>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [5]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [5]),
    .I4(\lm32_cpu/instruction_unit/pc_a<5>1_9106 ),
    .O(\lm32_cpu/instruction_unit/pc_a [5])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<4>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [4]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [4]),
    .I4(\lm32_cpu/instruction_unit/pc_a<4>1_9107 ),
    .O(\lm32_cpu/instruction_unit/pc_a [4])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<3>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [3]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [3]),
    .I4(\lm32_cpu/instruction_unit/pc_a<3>1_9108 ),
    .O(\lm32_cpu/instruction_unit/pc_a [3])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<31>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [31]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [31]),
    .I4(\lm32_cpu/instruction_unit/pc_a<31>1_9109 ),
    .O(\lm32_cpu/instruction_unit/pc_a [31])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<30>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [30]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [30]),
    .I4(\lm32_cpu/instruction_unit/pc_a<30>1_9110 ),
    .O(\lm32_cpu/instruction_unit/pc_a [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<2>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [2]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [2]),
    .I4(\lm32_cpu/instruction_unit/pc_a<2>1_9111 ),
    .O(\lm32_cpu/instruction_unit/pc_a [2])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<29>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [29]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [29]),
    .I4(\lm32_cpu/instruction_unit/pc_a<29>1_9112 ),
    .O(\lm32_cpu/instruction_unit/pc_a [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<28>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [28]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [28]),
    .I4(\lm32_cpu/instruction_unit/pc_a<28>1_9113 ),
    .O(\lm32_cpu/instruction_unit/pc_a [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<27>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [27]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [27]),
    .I4(\lm32_cpu/instruction_unit/pc_a<27>1_9114 ),
    .O(\lm32_cpu/instruction_unit/pc_a [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<26>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [26]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [26]),
    .I4(\lm32_cpu/instruction_unit/pc_a<26>1_9115 ),
    .O(\lm32_cpu/instruction_unit/pc_a [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<25>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [25]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [25]),
    .I4(\lm32_cpu/instruction_unit/pc_a<25>1_9116 ),
    .O(\lm32_cpu/instruction_unit/pc_a [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<24>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [24]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [24]),
    .I4(\lm32_cpu/instruction_unit/pc_a<24>1_9117 ),
    .O(\lm32_cpu/instruction_unit/pc_a [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<23>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [23]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [23]),
    .I4(\lm32_cpu/instruction_unit/pc_a<23>1_9118 ),
    .O(\lm32_cpu/instruction_unit/pc_a [23])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<22>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [22]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [22]),
    .I4(\lm32_cpu/instruction_unit/pc_a<22>1_9119 ),
    .O(\lm32_cpu/instruction_unit/pc_a [22])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<21>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [21]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [21]),
    .I4(\lm32_cpu/instruction_unit/pc_a<21>1_9120 ),
    .O(\lm32_cpu/instruction_unit/pc_a [21])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<20>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [20]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [20]),
    .I4(\lm32_cpu/instruction_unit/pc_a<20>1_9121 ),
    .O(\lm32_cpu/instruction_unit/pc_a [20])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<19>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [19]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [19]),
    .I4(\lm32_cpu/instruction_unit/pc_a<19>1_9122 ),
    .O(\lm32_cpu/instruction_unit/pc_a [19])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<18>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [18]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [18]),
    .I4(\lm32_cpu/instruction_unit/pc_a<18>1_9123 ),
    .O(\lm32_cpu/instruction_unit/pc_a [18])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<17>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [17]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [17]),
    .I4(\lm32_cpu/instruction_unit/pc_a<17>1_9124 ),
    .O(\lm32_cpu/instruction_unit/pc_a [17])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<16>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [16]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [16]),
    .I4(\lm32_cpu/instruction_unit/pc_a<16>1_9125 ),
    .O(\lm32_cpu/instruction_unit/pc_a [16])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<15>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [15]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [15]),
    .I4(\lm32_cpu/instruction_unit/pc_a<15>1_9126 ),
    .O(\lm32_cpu/instruction_unit/pc_a [15])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<14>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [14]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [14]),
    .I4(\lm32_cpu/instruction_unit/pc_a<14>1_9127 ),
    .O(\lm32_cpu/instruction_unit/pc_a [14])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<13>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [13]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [13]),
    .I4(\lm32_cpu/instruction_unit/pc_a<13>1_9128 ),
    .O(\lm32_cpu/instruction_unit/pc_a [13])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<12>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [12]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [12]),
    .I4(\lm32_cpu/instruction_unit/pc_a<12>1_9129 ),
    .O(\lm32_cpu/instruction_unit/pc_a [12])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<11>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [11]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [11]),
    .I4(\lm32_cpu/instruction_unit/pc_a<11>1_9130 ),
    .O(\lm32_cpu/instruction_unit/pc_a [11])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/instruction_unit/pc_a<10>2  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [10]),
    .I2(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o ),
    .I3(\lm32_cpu/branch_target_m [10]),
    .I4(\lm32_cpu/instruction_unit/pc_a<10>1_9131 ),
    .O(\lm32_cpu/instruction_unit/pc_a [10])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT3_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [0]),
    .O(N1516)
  );
  LUT6 #(
    .INIT ( 64'h28282828FF282828 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT3  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(N1516),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/d_result_1 [2]),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT4_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .O(N1518)
  );
  LUT6 #(
    .INIT ( 64'h28282828FF282828 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT4  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(N1518),
    .I2(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I3(\lm32_cpu/d_result_1 [3]),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h5555555510101110 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd3-In1  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/shift_left_q_d_6694 ),
    .I2(\lm32_cpu/multiply_q_d_6692 ),
    .I3(\lm32_cpu/divide_q_d_6691 ),
    .I4(\lm32_cpu/modulus_q_d ),
    .I5(\lm32_cpu/shift_right_q_d_6693 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd3-In1_9134 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd3-In2  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I1(\lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_8171 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3-In1_9134 ),
    .I3(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In_SW0  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/shift_right_q_d_6693 ),
    .I2(\lm32_cpu/shift_left_q_d_6694 ),
    .I3(\lm32_cpu/multiply_q_d_6692 ),
    .O(N1520)
  );
  LUT6 #(
    .INIT ( 64'h1110FFFF11101110 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In  (
    .I0(N1520),
    .I1(\lm32_cpu/mc_stall_request_x ),
    .I2(\lm32_cpu/divide_q_d_6691 ),
    .I3(\lm32_cpu/modulus_q_d ),
    .I4(\lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_8171 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In_7964 )
  );
  LUT5 #(
    .INIT ( 32'hAE040404 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT252  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT25 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/b [31]),
    .I4(\lm32_cpu/mc_arithmetic/sign_extend_x_8177 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_b[31]_wide_mux_54_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o11  (
    .I0(\lm32_cpu/mc_arithmetic/b [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .I2(\lm32_cpu/mc_arithmetic/b [25]),
    .I3(\lm32_cpu/mc_arithmetic/b [26]),
    .I4(\lm32_cpu/mc_arithmetic/b [27]),
    .I5(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o1 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o12  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o1 ),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .I2(\lm32_cpu/mc_arithmetic/b [29]),
    .I3(\lm32_cpu/mc_arithmetic/b [31]),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o11_9138 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o13  (
    .I0(\lm32_cpu/mc_arithmetic/b [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/b [3]),
    .I4(\lm32_cpu/mc_arithmetic/b [4]),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o12_9139 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o14  (
    .I0(\lm32_cpu/mc_arithmetic/b [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .I2(\lm32_cpu/mc_arithmetic/b [7]),
    .I3(\lm32_cpu/mc_arithmetic/b [8]),
    .I4(\lm32_cpu/mc_arithmetic/b [9]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o13_9140 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o15  (
    .I0(\lm32_cpu/mc_arithmetic/b [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/b [14]),
    .I4(\lm32_cpu/mc_arithmetic/b [15]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o14_9141 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o16  (
    .I0(\lm32_cpu/mc_arithmetic/b [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/b [20]),
    .I4(\lm32_cpu/mc_arithmetic/b [21]),
    .I5(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o15_9142 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o17  (
    .I0(\lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_8171 ),
    .I1(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o12_9139 ),
    .I2(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o13_9140 ),
    .I3(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o14_9141 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o15_9142 ),
    .I5(\lm32_cpu/mc_arithmetic/Mmux_state[2]_GND_29_o_Mux_60_o11_9138 ),
    .O(\lm32_cpu/mc_arithmetic/state[2]_GND_29_o_Mux_60_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [5]),
    .O(N1522)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000001 ))
  \lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I4(N1522),
    .I5(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/mc_arithmetic/GND_29_o_kill_x_OR_630_o_8171 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDF ))
  \lm32_cpu/decoder/eret_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(N1524)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \lm32_cpu/decoder/eret  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I4(N1524),
    .I5(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/eret_d )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \lm32_cpu/decoder/scall  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(N1360),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/scall_d )
  );
  LUT5 #(
    .INIT ( 32'h77FFAE66 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(N1530)
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(N1530),
    .I2(\lm32_cpu/modulus_d ),
    .O(\lm32_cpu/x_result_sel_mc_arith_d )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_8),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(pwrsw_IBUF_3)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(soc_spiflash_o[3]),
    .T(soc_spiflash_oe_inv),
    .O(N1532),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(soc_spiflash_o[2]),
    .T(soc_spiflash_oe_inv),
    .O(N1533),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(soc_spiflash_o[1]),
    .T(soc_spiflash_oe_inv),
    .O(N1534),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(soc_spiflash_o[0]),
    .T(soc_spiflash_oe_inv),
    .O(N1535),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(vns_opsisi2c_scl_o),
    .T(vns_opsisi2c_scl_oe_inv),
    .O(N1536),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(vns_opsisi2c_sda_o),
    .T(vns_opsisi2c_sda_oe_inv),
    .O(N1537),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .T(soc_opsis_i2c_fx2_reset_storage_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_226),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_227),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_228),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_212),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_213),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_214),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_215),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_216),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_217),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_218),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_219),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_220),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_221),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_222),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_223),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_224),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_225),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_112),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_111),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(soc_suart_tx_2272),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_3043),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_3024),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3538),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3539),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_229),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_230),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_231),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_232),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_234),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_233),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(soc_basesoc_sdram_cmd_payload_ras_glue_set_9187),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_cmd_payload_ras_1232)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(soc_basesoc_sdram_cmd_payload_we_glue_set_9188),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_cmd_payload_we_1233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_data_drv (
    .C(sys_clk),
    .D(soc_opsis_i2c_data_drv_glue_set_9189),
    .R(sys_rst),
    .Q(soc_opsis_i2c_data_drv_2270)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_zero_pending (
    .C(sys_clk),
    .D(soc_basesoc_zero_pending_glue_set_9190),
    .R(sys_rst),
    .Q(soc_basesoc_zero_pending_2268)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_wb2csr_state (
    .C(sys_clk),
    .D(vns_wb2csr_state_glue_set),
    .R(sys_rst),
    .Q(vns_wb2csr_state_2269)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_rx_busy (
    .C(sys_clk),
    .D(soc_suart_rx_busy_glue_set_9192),
    .R(sys_rst),
    .Q(soc_suart_rx_busy_2273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_tx_busy (
    .C(sys_clk),
    .D(soc_suart_tx_busy_glue_set_9193),
    .R(sys_rst),
    .Q(soc_suart_tx_busy_2271)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_tx_pending (
    .C(sys_clk),
    .D(soc_suart_tx_pending_glue_set_9194),
    .R(sys_rst),
    .Q(soc_suart_tx_pending_2274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_rx_pending (
    .C(sys_clk),
    .D(soc_suart_rx_pending_glue_set_9195),
    .R(sys_rst),
    .Q(soc_suart_rx_pending_2275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_dq_oe (
    .C(sys_clk),
    .D(soc_spiflash_dq_oe_glue_set_9196),
    .R(sys_rst),
    .Q(soc_spiflash_dq_oe_2278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_rx_fifo_readable (
    .C(sys_clk),
    .D(soc_suart_rx_fifo_readable_glue_set_9197),
    .R(sys_rst),
    .Q(soc_suart_rx_fifo_readable_2277)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_spiflash_cs_n (
    .C(sys_clk),
    .D(soc_spiflash_cs_n_glue_rst_9198),
    .S(sys_rst),
    .Q(soc_spiflash_cs_n_2279)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_bus_ack (
    .C(sys_clk),
    .D(soc_spiflash_bus_ack_glue_set_9199),
    .R(sys_rst),
    .Q(soc_spiflash_bus_ack_2280)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9200),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_trascon_ready_2285)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9202),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9203),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_trccon_ready_2284)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9204),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_trccon_ready_2289)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9206),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9208),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9209),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_trascon_ready_2290)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9210),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_trccon_ready_2294)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9211),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_trascon_ready_2295)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9212),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_trascon_ready_2300)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9214),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9215),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_trccon_ready_2299)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9217),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9218),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_trccon_ready_2304)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9219),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_trascon_ready_2305)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9220),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_trascon_ready_2310)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9222),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9223),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_trccon_ready_2309)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9224),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_trccon_ready_2314)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9226),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9228),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9229),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_trascon_ready_2315)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_trrdcon_ready_glue_rst_9230),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_trrdcon_ready_2329)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9231),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_trccon_ready_2319)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9232),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_trascon_ready_2320)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(soc_basesoc_sdram_twtrcon_ready_glue_rst_9233),
    .S(sys_rst),
    .Q(soc_basesoc_sdram_twtrcon_ready_2330)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_grant (
    .C(sys_clk),
    .D(vns_basesoc_grant_glue_set_9234),
    .R(sys_rst),
    .Q(vns_basesoc_grant_2331)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_suart_tx_fifo_readable (
    .C(sys_clk),
    .D(soc_suart_tx_fifo_readable_glue_set_9235),
    .R(sys_rst),
    .Q(soc_suart_tx_fifo_readable_2276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(soc_opsis_i2c_sda_drv_reg_glue_set_9236),
    .R(sys_rst),
    .Q(soc_opsis_i2c_sda_drv_reg_1231)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_half_rate_phy_record0_odt_glue_set (
    .I0(soc_half_rate_phy_record0_odt_BRB0_9483),
    .I1(soc_half_rate_phy_record0_odt_BRB1_9484),
    .O(soc_half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_half_rate_phy_record0_reset_n_glue_set (
    .I0(soc_half_rate_phy_record0_reset_n_BRB0_9485),
    .I1(soc_half_rate_phy_record0_odt_BRB1_9484),
    .O(soc_half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_half_rate_phy_record0_cke_glue_set (
    .I0(soc_half_rate_phy_record0_cke_BRB0_9486),
    .I1(soc_half_rate_phy_record0_odt_BRB1_9484),
    .O(soc_half_rate_phy_record0_cke)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_suart_tx (
    .C(sys_clk),
    .D(soc_suart_tx_glue_rst_9237),
    .S(sys_rst),
    .Q(soc_suart_tx_2272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_row_opened_glue_set_9238),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_row_opened_2281)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_row_opened_glue_set_9239),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_row_opened_2286)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_row_opened_glue_set_9240),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_row_opened_2291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_row_opened_glue_set_9241),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_row_opened_2296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_row_opened_glue_set_9242),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_row_opened_2301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_row_opened_glue_set_9243),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_row_opened_2306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_row_opened_glue_set_9244),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_row_opened_2311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_row_opened_glue_set_9245),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_row_opened_2316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9246),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9247),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9248),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9249),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9250),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9251),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9252),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9253),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9254),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9255),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9256),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9257),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9258),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9259),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9260),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9261),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(soc_basesoc_sdram_trrdcon_count_glue_set_9262),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_trrdcon_count_2328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time1_0_glue_set_9263),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time1_1_glue_set_9264),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time1_2_glue_set_9265),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time1_3_glue_set_9266),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time0_0_glue_set_9267),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time0_1_glue_set_9268),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time0_2_glue_set_9269),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time0_3_glue_set_9270),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_time0_4_glue_set_9271),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_time0[4])
  );
  FDR   \lm32_cpu/write_enable_m  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_glue_set_9272 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/write_enable_m_7047 )
  );
  FDR   \lm32_cpu/valid_f  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_f_glue_set_9273 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/valid_f_7048 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_9274 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_487 )
  );
  FDR   \lm32_cpu/load_store_unit/stall_wb_load  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_9275 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/stall_wb_load_7414 )
  );
  FDR   \lm32_cpu/load_store_unit/d_we_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_glue_set_9276 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_we_o_489 )
  );
  FDR   \lm32_cpu/load_store_unit/d_stb_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_stb_o_glue_set_9277 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/d_stb_o_488 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_select_m  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_select_m_glue_set_9278 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_select_m_7761 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/load_store_unit/wb_select_m_glue_set  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7761 ),
    .I1(\lm32_cpu/instruction_unit/stall_m_inv ),
    .O(\lm32_cpu/load_store_unit/wb_select_m_glue_set_9278 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_rt  (
    .I0(soc_basesoc_value[0]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_cy<0>_rt_9279 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<1>_rt  (
    .I0(soc_spiflash_clk_5530),
    .O(\Madd_n6326_cy<1>_rt_9280 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<2>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_1_5531),
    .O(\Madd_n6326_cy<2>_rt_9281 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<3>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_2_2383),
    .O(\Madd_n6326_cy<3>_rt_9282 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<4>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_3_2382),
    .O(\Madd_n6326_cy<4>_rt_9283 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<5>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_4_2381),
    .O(\Madd_n6326_cy<5>_rt_9284 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<6>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_5_2380),
    .O(\Madd_n6326_cy<6>_rt_9285 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<7>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_6_2379),
    .O(\Madd_n6326_cy<7>_rt_9286 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<8>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_7_2378),
    .O(\Madd_n6326_cy<8>_rt_9287 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<9>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_8_2377),
    .O(\Madd_n6326_cy<9>_rt_9288 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<10>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_9_2376),
    .O(\Madd_n6326_cy<10>_rt_9289 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<11>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_10_2375),
    .O(\Madd_n6326_cy<11>_rt_9290 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<12>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_11_2374),
    .O(\Madd_n6326_cy<12>_rt_9291 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<13>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_12_2373),
    .O(\Madd_n6326_cy<13>_rt_9292 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<14>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_13_2372),
    .O(\Madd_n6326_cy<14>_rt_9293 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<15>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_14_2371),
    .O(\Madd_n6326_cy<15>_rt_9294 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<16>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_15_2370),
    .O(\Madd_n6326_cy<16>_rt_9295 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<17>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_16_2369),
    .O(\Madd_n6326_cy<17>_rt_9296 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<18>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_17_2368),
    .O(\Madd_n6326_cy<18>_rt_9297 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<19>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_18_2367),
    .O(\Madd_n6326_cy<19>_rt_9298 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<20>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_19_2366),
    .O(\Madd_n6326_cy<20>_rt_9299 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<21>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_20_2365),
    .O(\Madd_n6326_cy<21>_rt_9300 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<22>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_21_2364),
    .O(\Madd_n6326_cy<22>_rt_9301 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6326_cy<23>_rt  (
    .I0(soc_basesoc_sdram_bandwidth_counter_22_2363),
    .O(\Madd_n6326_cy<23>_rt_9302 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<3>_rt  (
    .I0(soc_suart_phase_accumulator_tx_2_2413),
    .O(\Madd_n6244_cy<3>_rt_9303 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<6>_rt  (
    .I0(soc_suart_phase_accumulator_tx_5_2410),
    .O(\Madd_n6244_cy<6>_rt_9304 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<8>_rt  (
    .I0(soc_suart_phase_accumulator_tx_7_2408),
    .O(\Madd_n6244_cy<8>_rt_9305 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<16>_rt  (
    .I0(soc_suart_phase_accumulator_tx_15_2400),
    .O(\Madd_n6244_cy<16>_rt_9306 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<19>_rt  (
    .I0(soc_suart_phase_accumulator_tx_18_2397),
    .O(\Madd_n6244_cy<19>_rt_9307 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<21>_rt  (
    .I0(soc_suart_phase_accumulator_tx_20_2395),
    .O(\Madd_n6244_cy<21>_rt_9308 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<22>_rt  (
    .I0(soc_suart_phase_accumulator_tx_21_2394),
    .O(\Madd_n6244_cy<22>_rt_9309 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<24>_rt  (
    .I0(soc_suart_phase_accumulator_tx_23_2392),
    .O(\Madd_n6244_cy<24>_rt_9310 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<25>_rt  (
    .I0(soc_suart_phase_accumulator_tx_24_2391),
    .O(\Madd_n6244_cy<25>_rt_9311 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<26>_rt  (
    .I0(soc_suart_phase_accumulator_tx_25_2390),
    .O(\Madd_n6244_cy<26>_rt_9312 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<27>_rt  (
    .I0(soc_suart_phase_accumulator_tx_26_2389),
    .O(\Madd_n6244_cy<27>_rt_9313 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<28>_rt  (
    .I0(soc_suart_phase_accumulator_tx_27_2388),
    .O(\Madd_n6244_cy<28>_rt_9314 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<29>_rt  (
    .I0(soc_suart_phase_accumulator_tx_28_2387),
    .O(\Madd_n6244_cy<29>_rt_9315 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<30>_rt  (
    .I0(soc_suart_phase_accumulator_tx_29_2386),
    .O(\Madd_n6244_cy<30>_rt_9316 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6244_cy<31>_rt  (
    .I0(soc_suart_phase_accumulator_tx_30_2385),
    .O(\Madd_n6244_cy<31>_rt_9317 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<3>_rt  (
    .I0(soc_suart_phase_accumulator_rx_2_2444),
    .O(\Madd_n6248_cy<3>_rt_9318 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<6>_rt  (
    .I0(soc_suart_phase_accumulator_rx_5_2441),
    .O(\Madd_n6248_cy<6>_rt_9319 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<8>_rt  (
    .I0(soc_suart_phase_accumulator_rx_7_2439),
    .O(\Madd_n6248_cy<8>_rt_9320 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<16>_rt  (
    .I0(soc_suart_phase_accumulator_rx_15_2431),
    .O(\Madd_n6248_cy<16>_rt_9321 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<19>_rt  (
    .I0(soc_suart_phase_accumulator_rx_18_2428),
    .O(\Madd_n6248_cy<19>_rt_9322 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<21>_rt  (
    .I0(soc_suart_phase_accumulator_rx_20_2426),
    .O(\Madd_n6248_cy<21>_rt_9323 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<22>_rt  (
    .I0(soc_suart_phase_accumulator_rx_21_2425),
    .O(\Madd_n6248_cy<22>_rt_9324 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<24>_rt  (
    .I0(soc_suart_phase_accumulator_rx_23_2423),
    .O(\Madd_n6248_cy<24>_rt_9325 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<25>_rt  (
    .I0(soc_suart_phase_accumulator_rx_24_2422),
    .O(\Madd_n6248_cy<25>_rt_9326 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<26>_rt  (
    .I0(soc_suart_phase_accumulator_rx_25_2421),
    .O(\Madd_n6248_cy<26>_rt_9327 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<27>_rt  (
    .I0(soc_suart_phase_accumulator_rx_26_2420),
    .O(\Madd_n6248_cy<27>_rt_9328 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<28>_rt  (
    .I0(soc_suart_phase_accumulator_rx_27_2419),
    .O(\Madd_n6248_cy<28>_rt_9329 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<29>_rt  (
    .I0(soc_suart_phase_accumulator_rx_28_2418),
    .O(\Madd_n6248_cy<29>_rt_9330 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<30>_rt  (
    .I0(soc_suart_phase_accumulator_rx_29_2417),
    .O(\Madd_n6248_cy<30>_rt_9331 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6248_cy<31>_rt  (
    .I0(soc_suart_phase_accumulator_rx_30_2416),
    .O(\Madd_n6248_cy<31>_rt_9332 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_crg_por_cy<0>_rt  (
    .I0(soc_crg_por[0]),
    .O(\Mcount_soc_crg_por_cy<0>_rt_9333 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<0>_rt  (
    .I0(soc_basesoc_sdram_zqcs_timer_count1[0]),
    .O(\Mcount_soc_basesoc_sdram_zqcs_timer_count1_cy<0>_rt_9334 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<1>_rt_9335 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<2>_rt_9336 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<3>_rt_9337 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<4>_rt_9338 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<5>_rt_9339 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<6>_rt_9340 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<7>_rt_9341 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<8>_rt_9342 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<9>_rt_9343 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<10>_rt_9344 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<11>_rt_9345 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<12>_rt_9346 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<13>_rt_9347 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<14>_rt_9348 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<15>_rt_9349 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<16>_rt_9350 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<17>_rt_9351 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<18>_rt_9352 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<19>_rt_9353 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<20>_rt_9354 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<21>_rt_9355 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<22>_rt_9356 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<23>_rt_9357 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<24>_rt_9358 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<25>_rt_9359 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<26>_rt_9360 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<27>_rt_9361 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<28>_rt_9362 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<29>_rt_9363 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_cy<30>_rt_9364 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<30>_rt  (
    .I0(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mcount_cc_cy<30>_rt_9365 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<29>_rt  (
    .I0(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mcount_cc_cy<29>_rt_9366 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<28>_rt  (
    .I0(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mcount_cc_cy<28>_rt_9367 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<27>_rt  (
    .I0(\lm32_cpu/cc [27]),
    .O(\lm32_cpu/Mcount_cc_cy<27>_rt_9368 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<26>_rt  (
    .I0(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mcount_cc_cy<26>_rt_9369 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<25>_rt  (
    .I0(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mcount_cc_cy<25>_rt_9370 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<24>_rt  (
    .I0(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mcount_cc_cy<24>_rt_9371 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<23>_rt  (
    .I0(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mcount_cc_cy<23>_rt_9372 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<22>_rt  (
    .I0(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mcount_cc_cy<22>_rt_9373 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<21>_rt  (
    .I0(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mcount_cc_cy<21>_rt_9374 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<20>_rt  (
    .I0(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mcount_cc_cy<20>_rt_9375 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<19>_rt  (
    .I0(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mcount_cc_cy<19>_rt_9376 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<18>_rt  (
    .I0(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mcount_cc_cy<18>_rt_9377 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<17>_rt  (
    .I0(\lm32_cpu/cc [17]),
    .O(\lm32_cpu/Mcount_cc_cy<17>_rt_9378 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<16>_rt  (
    .I0(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mcount_cc_cy<16>_rt_9379 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<15>_rt  (
    .I0(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mcount_cc_cy<15>_rt_9380 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<14>_rt  (
    .I0(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mcount_cc_cy<14>_rt_9381 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<13>_rt  (
    .I0(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mcount_cc_cy<13>_rt_9382 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<12>_rt  (
    .I0(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mcount_cc_cy<12>_rt_9383 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<11>_rt  (
    .I0(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mcount_cc_cy<11>_rt_9384 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<10>_rt  (
    .I0(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mcount_cc_cy<10>_rt_9385 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<9>_rt  (
    .I0(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mcount_cc_cy<9>_rt_9386 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<8>_rt  (
    .I0(\lm32_cpu/cc [8]),
    .O(\lm32_cpu/Mcount_cc_cy<8>_rt_9387 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<7>_rt  (
    .I0(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mcount_cc_cy<7>_rt_9388 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<6>_rt  (
    .I0(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mcount_cc_cy<6>_rt_9389 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<5>_rt  (
    .I0(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mcount_cc_cy<5>_rt_9390 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<4>_rt  (
    .I0(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mcount_cc_cy<4>_rt_9391 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<3>_rt  (
    .I0(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mcount_cc_cy<3>_rt_9392 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<2>_rt  (
    .I0(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mcount_cc_cy<2>_rt_9393 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<1>_rt  (
    .I0(\lm32_cpu/cc [1]),
    .O(\lm32_cpu/Mcount_cc_cy<1>_rt_9394 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<28>_rt_9395 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<27>_rt_9396 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<26>_rt_9397 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<25>_rt_9398 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<24>_rt_9399 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<23>_rt_9400 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<22>_rt_9401 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<21>_rt_9402 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<20>_rt_9403 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<19>_rt_9404 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<18>_rt_9405 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<17>_rt_9406 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<16>_rt_9407 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<15>_rt_9408 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<14>_rt_9409 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<13>_rt_9410 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<12>_rt_9411 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<11>_rt_9412 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<10>_rt_9413 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<9>_rt_9414 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<8>_rt_9415 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<7>_rt_9416 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<6>_rt_9417 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<5>_rt_9418 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<4>_rt_9419 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<3>_rt_9420 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<2>_rt_9421 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_cy<1>_rt_9422 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_soc_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(soc_basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_soc_basesoc_ctrl_bus_errors_xor<31>_rt_9423 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<9>_rt  (
    .I0(_n6648[0]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<9>_rt_9432 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<10>_rt  (
    .I0(_n6648[1]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<10>_rt_9433 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<11>_rt  (
    .I0(_n6648[2]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<11>_rt_9434 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<12>_rt  (
    .I0(_n6648[3]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<12>_rt_9435 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<13>_rt  (
    .I0(_n6648[4]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<13>_rt_9436 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<14>_rt  (
    .I0(_n6648[5]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<14>_rt_9437 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<15>_rt  (
    .I0(_n6648[6]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<15>_rt_9438 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<16>_rt  (
    .I0(_n6648[7]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<16>_rt_9439 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<17>_rt  (
    .I0(_n6648[8]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<17>_rt_9440 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<18>_rt  (
    .I0(_n6648[9]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<18>_rt_9441 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<19>_rt  (
    .I0(_n6648[10]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<19>_rt_9442 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<20>_rt  (
    .I0(_n6648[11]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<20>_rt_9443 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<21>_rt  (
    .I0(_n6648[12]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<21>_rt_9444 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<22>_rt  (
    .I0(_n6648[13]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<22>_rt_9445 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<23>_rt  (
    .I0(_n6648[14]),
    .O(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_xor<23>_rt_9446 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_xor<31>_rt  (
    .I0(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mcount_cc_xor<31>_rt_9447 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<29>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_xor<29>_rt_9448 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_clk (
    .C(sys_clk),
    .D(soc_spiflash_clk_rstpot_9449),
    .R(sys_rst),
    .Q(soc_spiflash_clk_5530)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_fx2_reset_storage (
    .C(sys_clk),
    .D(soc_opsis_i2c_fx2_reset_storage_rstpot_9450),
    .R(sys_rst),
    .Q(soc_opsis_i2c_fx2_reset_storage_2164)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_opsisi2c_storage (
    .C(sys_clk),
    .D(vns_opsisi2c_storage_rstpot_9451),
    .R(sys_rst),
    .Q(vns_opsisi2c_storage_2180)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_spiflash_bitbang_en_storage (
    .C(sys_clk),
    .D(soc_spiflash_bitbang_en_storage_rstpot_9452),
    .R(sys_rst),
    .Q(soc_spiflash_bitbang_en_storage_2249)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_en_storage (
    .C(sys_clk),
    .D(soc_basesoc_en_storage_rstpot_9453),
    .R(sys_rst),
    .Q(soc_basesoc_en_storage_2250)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_update_value_storage (
    .C(sys_clk),
    .D(soc_basesoc_update_value_storage_rstpot_9454),
    .R(sys_rst),
    .Q(soc_basesoc_update_value_storage_2251)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_basesoc_eventmanager_storage (
    .C(sys_clk),
    .D(soc_basesoc_eventmanager_storage_rstpot_9455),
    .R(sys_rst),
    .Q(soc_basesoc_eventmanager_storage_2252)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  soc_opsis_i2c_is_read_rstpot (
    .I0(soc_opsis_i2c_update_is_read),
    .I1(soc_opsis_i2c_is_read_1468),
    .I2(soc_opsis_i2c_din[0]),
    .O(soc_opsis_i2c_is_read_rstpot_9456)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_is_read (
    .C(sys_clk),
    .D(soc_opsis_i2c_is_read_rstpot_9456),
    .R(sys_rst),
    .Q(soc_opsis_i2c_is_read_1468)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_data_bit (
    .C(sys_clk),
    .D(soc_opsis_i2c_data_bit_rstpot_9457),
    .R(sys_rst),
    .Q(soc_opsis_i2c_data_bit_1469)
  );
  FDR   \lm32_cpu/valid_d  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_d_rstpot_9458 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/valid_d_7306 )
  );
  FDR   \lm32_cpu/valid_x  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_x_rstpot_9459 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/valid_x_7305 )
  );
  FDR   \lm32_cpu/interrupt_unit/ie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/ie_rstpot_9460 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/ie_7522 )
  );
  FDR   \lm32_cpu/interrupt_unit/eie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/eie_rstpot_9461 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/interrupt_unit/eie_7523 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_load_complete  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_9462 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/wb_load_complete_7760 )
  );
  FDR   \lm32_cpu/mc_arithmetic/sign_extend_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/sign_extend_x_rstpot_9463 ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/mc_arithmetic/sign_extend_x_8177 )
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(soc_basesoc_sram_bus_ack_rstpot_9464),
    .Q(soc_basesoc_sram_bus_ack_906)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(soc_opsis_i2c_slave_addr_re_rstpot_9465),
    .Q(soc_opsis_i2c_slave_addr_re_1192)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_basesoc_update_value_re (
    .C(sys_clk),
    .D(soc_basesoc_update_value_re_rstpot_9466),
    .Q(soc_basesoc_update_value_re_1213)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_suart_sink_ready (
    .C(sys_clk),
    .D(soc_suart_sink_ready_rstpot_9467),
    .Q(soc_suart_sink_ready_1269)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_phase_sel (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_phase_sel_rstpot_9468),
    .Q(soc_half_rate_phy_phase_sel_239)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_soc_half_rate_phy_dfi_p1_ras_n11_SW0 (
    .I0(soc_half_rate_phy_record0_odt_BRB1_9484),
    .I1(soc_half_rate_phy_record1_ras_n_BRB23_9586),
    .I2(soc_half_rate_phy_record1_ras_n_BRB24_9587),
    .O(N1611)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  soc_half_rate_phy_record1_ras_n_glue_set (
    .I0(ddram_ras_n_BRB3_9543),
    .I1(N1843),
    .I2(ddram_ras_n_BRB5_9545),
    .I3(ddram_ras_n_BRB6_9546),
    .I4(N1846),
    .O(N1649)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_soc_half_rate_phy_dfi_p1_cas_n11_SW0 (
    .I0(soc_half_rate_phy_record0_odt_BRB1_9484),
    .I1(soc_half_rate_phy_record1_cas_n_BRB1_9588),
    .I2(soc_half_rate_phy_record1_cas_n_BRB4_9589),
    .O(N1616)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_soc_half_rate_phy_dfi_p1_we_n11_SW0 (
    .I0(soc_half_rate_phy_record0_odt_BRB1_9484),
    .I1(soc_half_rate_phy_record1_we_n_BRB1_9590),
    .I2(soc_half_rate_phy_record1_we_n_BRB4_9591),
    .O(N1621)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  soc_half_rate_phy_record1_we_n_glue_set (
    .I0(ddram_ras_n_BRB3_9543),
    .I1(N1843),
    .I2(ddram_we_n_BRB4_9550),
    .I3(ddram_we_n_BRB5_9551),
    .I4(N1846),
    .O(N1655)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_soc_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(soc_half_rate_phy_record0_odt_BRB1_9484),
    .I1(soc_half_rate_phy_record0_ras_n_BRB44_9592),
    .I2(soc_half_rate_phy_record0_ras_n_BRB45_9593),
    .O(N1627)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_soc_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(soc_half_rate_phy_record0_odt_BRB1_9484),
    .I1(soc_half_rate_phy_record0_cas_n_BRB8_9594),
    .I2(soc_half_rate_phy_record0_cas_n_BRB9_9595),
    .O(N1633)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_soc_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(soc_half_rate_phy_record0_odt_BRB1_9484),
    .I1(soc_half_rate_phy_record0_we_n_BRB8_9596),
    .I2(soc_half_rate_phy_record0_we_n_BRB9_9597),
    .O(N1639)
  );
  LUT6 #(
    .INIT ( 64'h8000808080808080 ))
  soc_basesoc_sdram_phaseinjector3_command_issue_re21 (
    .I0(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(vns_wb2csr_state_2269),
    .I4(soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_9563),
    .I5(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ),
    .O(soc_basesoc_sdram_phaseinjector3_command_issue_re2)
  );
  LUT6 #(
    .INIT ( 64'h0000000101000101 ))
  \vns_basesoc_slave_sel<0><28>111  (
    .I0(\vns_rhs_array_muxed44[26] ),
    .I1(\vns_rhs_array_muxed44[25] ),
    .I2(\vns_rhs_array_muxed44[24] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\vns_basesoc_slave_sel<0><28>11_6202 )
  );
  LUT5 #(
    .INIT ( 32'hFEFEFE54 ))
  \vns_basesoc_slave_sel<0><28>111_SW0  (
    .I0(vns_basesoc_grant_2_9811),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(N1573)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \vns_basesoc_slave_sel<2><28>1  (
    .I0(\vns_rhs_array_muxed44[24] ),
    .I1(\vns_rhs_array_muxed44[25] ),
    .I2(\vns_rhs_array_muxed44[23] ),
    .I3(\vns_rhs_array_muxed44[26] ),
    .I4(N1573),
    .I5(\vns_rhs_array_muxed44[27] ),
    .O(vns_basesoc_slave_sel[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFABBBDDDD8999 ))
  soc_half_rate_phy_record0_ras_n_glue_set (
    .I0(ddram_ras_n_BRB3_9543),
    .I1(ddram_ras_n_BRB8_9552),
    .I2(N1859),
    .I3(N1860),
    .I4(ddram_ras_n_BRB11_9555),
    .I5(N1862),
    .O(N1648)
  );
  LUT6 #(
    .INIT ( 64'hFFFFABBBDDDD8999 ))
  soc_half_rate_phy_record0_we_n_glue_set (
    .I0(ddram_ras_n_BRB3_9543),
    .I1(ddram_ras_n_BRB8_9552),
    .I2(N1859),
    .I3(N1860),
    .I4(ddram_we_n_BRB10_9559),
    .I5(N1874),
    .O(N1654)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  soc_suart_rx_clear11 (
    .I0(\vns_cache_state_FSM_FFd3-In1 ),
    .I1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ),
    .I2(\vns_rhs_array_muxed44[1] ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(vns_basesoc_slave_sel[2]),
    .O(soc_suart_rx_clear1_6222)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  soc_basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(N1986),
    .I1(N1987),
    .I2(N1988),
    .I3(ddram_ras_n_BRB18_9604),
    .I4(ddram_ras_n_BRB19_9605),
    .I5(N1991),
    .O(N1843)
  );
  LUT4 #(
    .INIT ( 16'hAEAA ))
  Mmux_soc_basesoc_sdram_master_p1_wrdata_en11_SW0 (
    .I0(soc_wr_data_en_d_255),
    .I1(soc_basesoc_sdram_dfi_p1_wrdata_en_1149),
    .I2(soc_phase_sel_2_9814),
    .I3(soc_basesoc_sdram_storage_0_2_9812),
    .O(N1583)
  );
  LUT4 #(
    .INIT ( 16'hAEAF ))
  Mmux_soc_basesoc_sdram_master_p1_wrdata_en11_SW1 (
    .I0(soc_wr_data_en_d_255),
    .I1(soc_basesoc_sdram_dfi_p1_wrdata_en_1149),
    .I2(soc_phase_sel_2_9814),
    .I3(soc_basesoc_sdram_storage_0_2_9812),
    .O(N1584)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  soc_half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(soc_half_rate_phy_r_drive_dq_3_BRB0_9660),
    .I1(soc_half_rate_phy_r_drive_dq_3_BRB1_9661),
    .I2(soc_half_rate_phy_r_drive_dq_3_BRB2_9662),
    .I3(soc_half_rate_phy_r_drive_dq_3_BRB3_9663),
    .I4(soc_half_rate_phy_r_drive_dq_3_BRB4_9664),
    .I5(soc_half_rate_phy_r_drive_dq_3_BRB5_9665),
    .O(soc_half_rate_phy_r_drive_dq[3])
  );
  LUT6 #(
    .INIT ( 64'hF7FFFFFFFFFFFFFF ))
  _n112081_SW0 (
    .I0(N1987),
    .I1(N1986),
    .I2(N1983),
    .I3(N1995),
    .I4(N1996),
    .I5(N1997),
    .O(N1862)
  );
  LUT6 #(
    .INIT ( 64'hF7FFFFFFFFFFFFFF ))
  _n112081_SW1 (
    .I0(N1987),
    .I1(N1986),
    .I2(N1983),
    .I3(N1995),
    .I4(N1996),
    .I5(N2003),
    .O(N1868)
  );
  LUT6 #(
    .INIT ( 64'hF7FFFFFFFFFFFFFF ))
  _n112081_SW2 (
    .I0(N1987),
    .I1(N1986),
    .I2(N1983),
    .I3(N1995),
    .I4(N1996),
    .I5(N2009),
    .O(N1874)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr111 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[9] )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr51 (
    .I0(\vns_rhs_array_muxed44[13] ),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[13] )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr41 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[12] )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr31 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[11] )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr21 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[10] )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1 (
    .I0(ddram_ras_n_BRB10_9627),
    .I1(ddram_ras_n_BRB4_9619),
    .I2(ddram_ras_n_BRB34_9628),
    .I3(ddram_ras_n_BRB35_9629),
    .I4(ddram_ras_n_BRB36_9630),
    .I5(ddram_ras_n_BRB23_9672),
    .O(N1859)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \vns_basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(ddram_ras_n_BRB10_9627),
    .I1(ddram_ras_n_BRB4_9619),
    .I2(ddram_ras_n_BRB34_9628),
    .I3(ddram_ras_n_BRB35_9629),
    .I4(ddram_ras_n_BRB36_9630),
    .I5(ddram_ras_n_BRB37_9631),
    .O(N1987)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321  (
    .I0(soc_half_rate_phy_r_drive_dq_1_BRB2_9673),
    .I1(ddram_ras_n_BRB38_9632),
    .I2(ddram_ras_n_BRB41_9634),
    .I3(ddram_ras_n_BRB39_9633),
    .I4(soc_half_rate_phy_r_drive_dq_1_BRB8_9674),
    .I5(ddram_ras_n_BRB4_9619),
    .O(N2047)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  soc_basesoc_sdram_phaseinjector3_command_issue_re21_SW0 (
    .I0(ddram_ras_n_BRB4_9619),
    .I1(ddram_ras_n_BRB38_9632),
    .I2(ddram_ras_n_BRB39_9633),
    .I3(ddram_ras_n_BRB31_9625),
    .I4(ddram_ras_n_BRB41_9634),
    .I5(ddram_ras_n_BRB42_9635),
    .O(N1988)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  soc_suart_rx_clear11_SW0 (
    .I0(soc_half_rate_phy_record1_ras_n_BRB13_9542),
    .I1(soc_half_rate_phy_record0_ras_n_BRB3_9651),
    .O(N1901)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  soc_basesoc_sdram_phaseinjector2_command_issue_re1_SW0 (
    .I0(ddram_ras_n_BRB18_9604),
    .I1(ddram_ras_n_BRB28_9624),
    .I2(ddram_ras_n_BRB39_9633),
    .I3(soc_half_rate_phy_r_drive_dq_1_BRB2_9673),
    .I4(ddram_ras_n_BRB56_9636),
    .I5(ddram_ras_n_BRB4_9619),
    .O(N1997)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  soc_suart_rx_clear11_SW1 (
    .I0(soc_half_rate_phy_record1_ras_n_BRB13_9542),
    .I1(soc_half_rate_phy_record0_cas_n_BRB1_9652),
    .O(N1907)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  soc_basesoc_sdram_phaseinjector2_command_issue_re1_SW1 (
    .I0(ddram_ras_n_BRB18_9604),
    .I1(ddram_ras_n_BRB28_9624),
    .I2(ddram_ras_n_BRB39_9633),
    .I3(soc_half_rate_phy_r_drive_dq_1_BRB2_9673),
    .I4(ddram_cas_n_BRB6_9637),
    .I5(ddram_ras_n_BRB4_9619),
    .O(N2003)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  soc_suart_rx_clear11_SW2 (
    .I0(soc_half_rate_phy_record1_ras_n_BRB13_9542),
    .I1(soc_half_rate_phy_record0_we_n_BRB1_9653),
    .O(N1913)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  soc_basesoc_sdram_phaseinjector2_command_issue_re1_SW2 (
    .I0(ddram_ras_n_BRB18_9604),
    .I1(ddram_ras_n_BRB28_9624),
    .I2(ddram_ras_n_BRB39_9633),
    .I3(soc_half_rate_phy_r_drive_dq_1_BRB2_9673),
    .I4(ddram_we_n_BRB6_9638),
    .I5(ddram_ras_n_BRB4_9619),
    .O(N2009)
  );
  LUT6 #(
    .INIT ( 64'hFFCAFFCFFFFAFFFF ))
  \vns_basesoc_csrbankarray_csrbank4_sel<13>1_SW0  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(vns_basesoc_grant_3_9826),
    .I3(vns_wb2csr_state_2269),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(N1594)
  );
  LUT6 #(
    .INIT ( 64'hFF35FF3FFFF5FFFF ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_SW0  (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I2(vns_basesoc_grant_3_9826),
    .I3(vns_wb2csr_state_2269),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(N1596)
  );
  LUT6 #(
    .INIT ( 64'hFF35FF3FFFF5FFFF ))
  soc_basesoc_sdram_phaseinjector3_command_issue_re21_SW0_SW0 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(vns_basesoc_grant_3_9826),
    .I3(vns_wb2csr_state_2269),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(N1598)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  _n129961 (
    .I0(soc_half_rate_phy_r_drive_dq_1_BRB2_9673),
    .I1(ddram_ras_n_BRB28_9624),
    .I2(ddram_ras_n_BRB18_9604),
    .I3(ddram_ras_n_BRB4_9619),
    .I4(ddram_ras_n_BRB31_9625),
    .I5(ddram_ras_n_BRB32_9626),
    .O(N1860)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_soc_basesoc_interface_we11 (
    .I0(ddram_ras_n_BRB19_9605),
    .I1(ddram_ras_n_BRB4_9619),
    .I2(ddram_ras_n_BRB12_9620),
    .I3(ddram_ras_n_BRB15_9622),
    .I4(ddram_ras_n_BRB27_9623),
    .O(N1986)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11 (
    .I0(ddram_ras_n_BRB4_9619),
    .I1(ddram_ras_n_BRB12_9620),
    .I2(ddram_ras_n_BRB14_9621),
    .I3(ddram_ras_n_BRB15_9622),
    .O(N1991)
  );
  LUT5 #(
    .INIT ( 32'hFFBFFFFF ))
  vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_SW0 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I2(vns_basesoc_grant_3_9826),
    .I3(vns_wb2csr_state_2269),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(N1592)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr91 (
    .I0(ddram_ras_n_BRB38_9632),
    .I1(ddram_ras_n_BRB19_9605),
    .I2(ddram_ras_n_BRB4_9619),
    .I3(ddram_ras_n_BRB12_9620),
    .I4(ddram_ras_n_BRB15_9622),
    .I5(ddram_ras_n_BRB14_9621),
    .O(N1995)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr101 (
    .I0(ddram_ras_n_BRB31_9625),
    .I1(ddram_ras_n_BRB19_9605),
    .I2(ddram_ras_n_BRB4_9619),
    .I3(ddram_ras_n_BRB12_9620),
    .I4(ddram_ras_n_BRB15_9622),
    .I5(ddram_ras_n_BRB14_9621),
    .O(N1983)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr81 (
    .I0(ddram_ras_n_BRB41_9634),
    .I1(ddram_ras_n_BRB19_9605),
    .I2(ddram_ras_n_BRB4_9619),
    .I3(ddram_ras_n_BRB12_9620),
    .I4(ddram_ras_n_BRB15_9622),
    .I5(ddram_ras_n_BRB14_9621),
    .O(N1996)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_storage[2]),
    .Q(soc_half_rate_phy_record0_odt_BRB0_9483)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_odt_BRB1 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_storage[0]),
    .Q(soc_half_rate_phy_record0_odt_BRB1_9484)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_storage[3]),
    .Q(soc_half_rate_phy_record0_reset_n_BRB0_9485)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_storage[1]),
    .Q(soc_half_rate_phy_record0_cke_BRB0_9486)
  );
  FD   ddram_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_phase_sel_239),
    .Q(ddram_ras_n_BRB0_9487)
  );
  FDSE   \lm32_cpu/w_result_sel_load_m_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x ),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB0_9492 )
  );
  FDE   \lm32_cpu/w_result_sel_load_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_7161 ),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB1_9493 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_unconditional ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_predict_x_BRB0_9494 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_conditional ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_predict_x_BRB1_9495 )
  );
  FDSE   \lm32_cpu/load_store_unit/byte_enable_m_3_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB0_9496 )
  );
  FDSE   \lm32_cpu/load_store_unit/byte_enable_m_3_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[1] ),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB1_9497 )
  );
  FDE   \lm32_cpu/load_store_unit/byte_enable_m_3_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[0] ),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB2_9498 )
  );
  FDE   \lm32_cpu/load_store_unit/byte_enable_m_3_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m_3_BRB3_9499 )
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_1_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[1] ),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m_1_BRB1_9500 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  vns_new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(soc_basesoc_sdram_cmd_valid),
    .S(sys_rst),
    .Q(vns_new_master_wdata_ready0_BRB0_9501)
  );
  FD   vns_new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o7_8711),
    .Q(vns_new_master_wdata_ready0_BRB1_9502)
  );
  FD   vns_new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o8_8712),
    .Q(vns_new_master_wdata_ready0_BRB2_9503)
  );
  FD   vns_new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o9_8713),
    .Q(vns_new_master_wdata_ready0_BRB3_9504)
  );
  FD   vns_new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o5_8709),
    .Q(vns_new_master_wdata_ready0_BRB4_9505)
  );
  FD   vns_new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(vns_roundrobin0_grant_vns_roundrobin7_grant_OR_553_o6_8710),
    .Q(vns_new_master_wdata_ready0_BRB5_9506)
  );
  FDSE   \lm32_cpu/branch_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/branch_x_BRB0_9507 )
  );
  FDE   \lm32_cpu/branch_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .Q(\lm32_cpu/branch_x_BRB1_9508 )
  );
  FDE   \lm32_cpu/branch_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .Q(\lm32_cpu/branch_x_BRB2_9509 )
  );
  FDE   \lm32_cpu/branch_x_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .Q(\lm32_cpu/branch_x_BRB3_9510 )
  );
  FDE   \lm32_cpu/branch_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .Q(\lm32_cpu/branch_x_BRB4_9511 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_15_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [15]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_15_BRB2_9512 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_14_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [14]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_14_BRB2_9513 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_13_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [13]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_13_BRB2_9514 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_12_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [12]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_12_BRB2_9515 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_11_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [11]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_11_BRB2_9516 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_10_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [10]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_10_BRB2_9517 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_9_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [9]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_9_BRB2_9518 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_8_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [8]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_8_BRB2_9519 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_23_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [23]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_23_BRB3_9520 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_22_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [22]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_22_BRB3_9521 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_21_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [21]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_21_BRB3_9522 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_20_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [20]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_20_BRB3_9523 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_19_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [19]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_19_BRB3_9524 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_18_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [18]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_18_BRB3_9525 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_17_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [17]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_17_BRB3_9526 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_16_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [16]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_16_BRB3_9527 )
  );
  FDE   \lm32_cpu/m_result_sel_compare_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .Q(\lm32_cpu/m_result_sel_compare_x_BRB4_9528 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_31_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_31_BRB2_9529 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_31_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [31]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_31_BRB3_9530 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_30_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [30]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_30_BRB3_9531 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_29_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [29]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_29_BRB3_9532 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_28_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [28]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_28_BRB3_9533 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_27_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [27]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_27_BRB3_9534 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_26_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [26]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_26_BRB3_9535 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_25_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [25]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_25_BRB3_9536 )
  );
  FDE   \lm32_cpu/load_store_unit/store_data_m_24_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [24]),
    .Q(\lm32_cpu/load_store_unit/store_data_m_24_BRB3_9537 )
  );
  FDSE   \lm32_cpu/m_bypass_enable_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .S(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB2_9538 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_x_BRB5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .R(sys_rst_soc_basesoc_cpu_reset_OR_701_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB5_9539 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  soc_half_rate_phy_dfi_p1_wrdata_en11 (
    .I0(N1583),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(soc_basesoc_sdram_phaseinjector1_command_storage[4]),
    .I4(Mmux_soc_basesoc_interface_adr101_9578),
    .I5(N1584),
    .O(soc_half_rate_phy_dfi_p1_wrdata_en1_9540)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  soc_basesoc_sdram_phaseinjector3_command_issue_re11 (
    .I0(soc_half_rate_phy_rddata_sr_3_BRB10_9736),
    .I1(soc_half_rate_phy_rddata_sr_3_BRB16_9737),
    .I2(soc_half_rate_phy_rddata_sr_3_BRB17_9738),
    .I3(soc_half_rate_phy_rddata_sr_3_BRB18_9739),
    .I4(soc_half_rate_phy_rddata_sr_3_BRB19_9740),
    .I5(soc_half_rate_phy_rddata_sr_3_BRB20_9741),
    .O(N2216)
  );
  FD   soc_half_rate_phy_record1_ras_n_BRB12 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed442311_9818),
    .Q(soc_half_rate_phy_record1_ras_n_BRB12_9541)
  );
  FD   soc_half_rate_phy_record1_ras_n_BRB13 (
    .C(sdram_half_clk),
    .D(vns_wb2csr_state_2269),
    .Q(soc_half_rate_phy_record1_ras_n_BRB13_9542)
  );
  FD   ddram_ras_n_BRB6 (
    .C(sdram_half_clk),
    .D(N1611),
    .Q(ddram_ras_n_BRB6_9546)
  );
  FD   ddram_cas_n_BRB5 (
    .C(sdram_half_clk),
    .D(N1616),
    .Q(ddram_cas_n_BRB5_9549)
  );
  FD   ddram_we_n_BRB5 (
    .C(sdram_half_clk),
    .D(N1621),
    .Q(ddram_we_n_BRB5_9551)
  );
  FD   ddram_ras_n_BRB11 (
    .C(sdram_half_clk),
    .D(N1627),
    .Q(ddram_ras_n_BRB11_9555)
  );
  FD   ddram_cas_n_BRB10 (
    .C(sdram_half_clk),
    .D(N1633),
    .Q(ddram_cas_n_BRB10_9557)
  );
  FD   ddram_we_n_BRB10 (
    .C(sdram_half_clk),
    .D(N1639),
    .Q(ddram_we_n_BRB10_9559)
  );
  FDS #(
    .INIT ( 1'b1 ))
  vns_new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(vns_new_master_wdata_ready0_BRB0_9501),
    .S(sys_rst),
    .Q(vns_new_master_rdata_valid1_BRB0_9561)
  );
  FDS #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(soc_half_rate_phy_r_drive_dq[4]),
    .S(sys2x_rst),
    .Q(soc_half_rate_phy_drive_dq_n1_BRB0_9562)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o111 (
    .I0(vns_basesoc_slave_sel[2]),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I3(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_9563)
  );
  FD   soc_half_rate_phy_record1_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(\vns_basesoc_slave_sel<2><28>1_9801 ),
    .Q(soc_half_rate_phy_record1_ras_n_BRB1_9564)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_soc_basesoc_interface_we111 (
    .I0(vns_wb2csr_state_2269),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I4(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .O(Mmux_soc_basesoc_interface_we11_9565)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB14 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed4811_9825),
    .Q(soc_half_rate_phy_record0_ras_n_BRB14_9566)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB15 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed44121_9817),
    .Q(soc_half_rate_phy_record0_ras_n_BRB15_9567)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o11 (
    .I0(N1592),
    .I1(\vns_rhs_array_muxed44[13] ),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(\vns_rhs_array_muxed44[11] ),
    .I4(\vns_rhs_array_muxed44[12] ),
    .I5(Mmux_vns_rhs_array_muxed44301_9430),
    .O(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB10 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed443012),
    .Q(soc_half_rate_phy_record0_ras_n_BRB10_9572)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB21 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed4441_9822),
    .Q(soc_half_rate_phy_record0_ras_n_BRB21_9573)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB22 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed4431_9820),
    .Q(soc_half_rate_phy_record0_ras_n_BRB22_9574)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  _n1299611 (
    .I0(\vns_rhs_array_muxed44[0] ),
    .I1(\vns_cache_state_FSM_FFd3-In1 ),
    .I2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ),
    .I3(vns_basesoc_slave_sel[2]),
    .I4(Mmux_vns_rhs_array_muxed44261_9426),
    .I5(N1606),
    .O(_n129961_9575)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB27 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed442612),
    .Q(soc_half_rate_phy_record0_ras_n_BRB27_9576)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB28 (
    .C(sdram_half_clk),
    .D(N1606),
    .Q(soc_half_rate_phy_record0_ras_n_BRB28_9577)
  );
  LUT6 #(
    .INIT ( 64'h5044000000000000 ))
  Mmux_soc_basesoc_interface_adr1011 (
    .I0(vns_wb2csr_state_2269),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I3(vns_basesoc_grant_2331),
    .I4(vns_basesoc_slave_sel[2]),
    .I5(Mmux_vns_rhs_array_muxed44261_9426),
    .O(Mmux_soc_basesoc_interface_adr101_9578)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \vns_basesoc_csrbankarray_csrbank4_sel<13>11  (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_rhs_array_muxed44[13] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(\vns_rhs_array_muxed44[11] ),
    .I5(N1594),
    .O(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr911 (
    .I0(Mmux_vns_rhs_array_muxed44251_9425),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(Mmux_soc_basesoc_interface_adr91_9580)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed442512),
    .Q(soc_half_rate_phy_record0_ras_n_BRB0_9581)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr811 (
    .I0(Mmux_vns_rhs_array_muxed44241_9424),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(Mmux_soc_basesoc_interface_adr81_9582)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB8 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed442412),
    .Q(soc_half_rate_phy_record0_ras_n_BRB8_9583)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT113211  (
    .I0(\vns_rhs_array_muxed44[0] ),
    .I1(Mmux_vns_rhs_array_muxed44251_9425),
    .I2(Mmux_vns_rhs_array_muxed44241_9424),
    .I3(\vns_rhs_array_muxed44[1] ),
    .I4(N1596),
    .I5(vns_basesoc_slave_sel[2]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 )
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_r_drive_dq_0_BRB2 (
    .C(sdram_half_clk),
    .D(Mmux_vns_rhs_array_muxed4411_9816),
    .Q(soc_half_rate_phy_r_drive_dq_0_BRB2_9585)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  soc_basesoc_sdram_phaseinjector3_command_issue_re21_SW01 (
    .I0(soc_half_rate_phy_rddata_sr_4_BRB6_9742),
    .I1(soc_half_rate_phy_rddata_sr_4_BRB21_9743),
    .I2(soc_half_rate_phy_rddata_sr_4_BRB22_9744),
    .I3(soc_half_rate_phy_rddata_sr_4_BRB23_9745),
    .I4(soc_half_rate_phy_rddata_sr_4_BRB24_9746),
    .I5(soc_half_rate_phy_rddata_sr_4_BRB25_9747),
    .O(N2297)
  );
  FD   soc_half_rate_phy_record1_ras_n_BRB23 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_dfi_p1_ras_n_1228),
    .Q(soc_half_rate_phy_record1_ras_n_BRB23_9586)
  );
  FD #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_record1_ras_n_BRB24 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector1_command_storage[3]),
    .Q(soc_half_rate_phy_record1_ras_n_BRB24_9587)
  );
  FD   soc_half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_dfi_p1_cas_n_1227),
    .Q(soc_half_rate_phy_record1_cas_n_BRB1_9588)
  );
  FD #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector1_command_storage[2]),
    .Q(soc_half_rate_phy_record1_cas_n_BRB4_9589)
  );
  FD   soc_half_rate_phy_record1_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_dfi_p1_we_n_1229),
    .Q(soc_half_rate_phy_record1_we_n_BRB1_9590)
  );
  FD #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_record1_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector1_command_storage[1]),
    .Q(soc_half_rate_phy_record1_we_n_BRB4_9591)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB44 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_dfi_p0_ras_n_1225),
    .Q(soc_half_rate_phy_record0_ras_n_BRB44_9592)
  );
  FD #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_record0_ras_n_BRB45 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector0_command_storage[3]),
    .Q(soc_half_rate_phy_record0_ras_n_BRB45_9593)
  );
  FD   soc_half_rate_phy_record0_cas_n_BRB8 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_dfi_p0_cas_n_1224),
    .Q(soc_half_rate_phy_record0_cas_n_BRB8_9594)
  );
  FD #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_record0_cas_n_BRB9 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector0_command_storage[2]),
    .Q(soc_half_rate_phy_record0_cas_n_BRB9_9595)
  );
  FD   soc_half_rate_phy_record0_we_n_BRB8 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_dfi_p0_we_n_1226),
    .Q(soc_half_rate_phy_record0_we_n_BRB8_9596)
  );
  FD #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_record0_we_n_BRB9 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector0_command_storage[1]),
    .Q(soc_half_rate_phy_record0_we_n_BRB9_9597)
  );
  FD   ddram_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_odt_BRB1_9484),
    .Q(ddram_ras_n_BRB1_9598)
  );
  FD   ddram_ras_n_BRB18 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record1_ras_n_BRB12_9541),
    .Q(ddram_ras_n_BRB18_9604)
  );
  FD   ddram_ras_n_BRB19 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record1_ras_n_BRB13_9542),
    .Q(ddram_ras_n_BRB19_9605)
  );
  FDS #(
    .INIT ( 1'b1 ))
  vns_new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(vns_new_master_rdata_valid1_BRB0_9561),
    .S(sys_rst),
    .Q(vns_new_master_rdata_valid2_BRB0_9613)
  );
  FD   ddram_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record1_ras_n_BRB1_9564),
    .Q(ddram_ras_n_BRB4_9619)
  );
  FD   ddram_ras_n_BRB28 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB14_9566),
    .Q(ddram_ras_n_BRB28_9624)
  );
  FD   ddram_ras_n_BRB31 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB27_9576),
    .Q(ddram_ras_n_BRB31_9625)
  );
  FD   ddram_ras_n_BRB32 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB28_9577),
    .Q(ddram_ras_n_BRB32_9626)
  );
  FD   ddram_ras_n_BRB10 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB10_9572),
    .Q(ddram_ras_n_BRB10_9627)
  );
  FD   ddram_ras_n_BRB35 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB21_9573),
    .Q(ddram_ras_n_BRB35_9629)
  );
  FD   ddram_ras_n_BRB36 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB22_9574),
    .Q(ddram_ras_n_BRB36_9630)
  );
  FD   ddram_ras_n_BRB38 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB0_9581),
    .Q(ddram_ras_n_BRB38_9632)
  );
  FD   ddram_ras_n_BRB39 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB15_9567),
    .Q(ddram_ras_n_BRB39_9633)
  );
  FD   ddram_ras_n_BRB41 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_ras_n_BRB8_9583),
    .Q(ddram_ras_n_BRB41_9634)
  );
  FD   ddram_ras_n_BRB56 (
    .C(sdram_half_clk),
    .D(N1901),
    .Q(ddram_ras_n_BRB56_9636)
  );
  FD   ddram_cas_n_BRB6 (
    .C(sdram_half_clk),
    .D(N1907),
    .Q(ddram_cas_n_BRB6_9637)
  );
  FD   ddram_we_n_BRB6 (
    .C(sdram_half_clk),
    .D(N1913),
    .Q(ddram_we_n_BRB6_9638)
  );
  FDS #(
    .INIT ( 1'b1 ))
  vns_new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(vns_new_master_rdata_valid2_BRB0_9613),
    .S(sys_rst),
    .Q(vns_new_master_rdata_valid3_BRB0_9645)
  );
  FD   vns_new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N2059),
    .Q(vns_new_master_rdata_valid3_BRB1_9646)
  );
  FD   vns_new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N2060),
    .Q(vns_new_master_rdata_valid3_BRB2_9647)
  );
  FD   vns_new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N2061),
    .Q(vns_new_master_rdata_valid3_BRB3_9648)
  );
  FD   vns_new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N2062),
    .Q(vns_new_master_rdata_valid3_BRB4_9649)
  );
  FD   vns_new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N2063),
    .Q(vns_new_master_rdata_valid3_BRB5_9650)
  );
  FD   soc_half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector2_command_storage[3]),
    .Q(soc_half_rate_phy_record0_ras_n_BRB3_9651)
  );
  FD   soc_half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector2_command_storage[2]),
    .Q(soc_half_rate_phy_record0_cas_n_BRB1_9652)
  );
  FD   soc_half_rate_phy_record0_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector2_command_storage[1]),
    .Q(soc_half_rate_phy_record0_we_n_BRB1_9653)
  );
  FD   vns_new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N2124),
    .Q(vns_new_master_rdata_valid2_BRB6_9655)
  );
  FD   vns_new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N2125),
    .Q(vns_new_master_rdata_valid2_BRB7_9656)
  );
  FD   vns_new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N2126),
    .Q(vns_new_master_rdata_valid2_BRB8_9657)
  );
  FD   vns_new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N2127),
    .Q(vns_new_master_rdata_valid2_BRB9_9658)
  );
  FD   soc_half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N2143),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB4_9670)
  );
  FD   soc_half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N2144),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB5_9671)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_r_drive_dq_1_BRB2 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_r_drive_dq_0_BRB2_9585),
    .Q(soc_half_rate_phy_r_drive_dq_1_BRB2_9673)
  );
  FD   soc_half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .D(N2216),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB6_9699)
  );
  FD   soc_half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .D(N2225),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB10_9703)
  );
  FD   soc_half_rate_phy_rddata_sr_3_BRB17 (
    .C(sys2x_clk),
    .D(N2297),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB17_9738)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_wr_data_en_d (
    .C(sys2x_clk),
    .D(soc_wr_data_en_d_rstpot_9748),
    .Q(soc_wr_data_en_d_255)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_8),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .PRE(vns_xilinxasyncresetsynchronizerimpl3),
    .Q(vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_7740 (
    .C(sys_clk),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .PRE(vns_xilinxasyncresetsynchronizerimpl0),
    .Q(vns_xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(vns_xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(vns_xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .PRE(sys_rst),
    .Q(vns_xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .PRE(vns_xilinxasyncresetsynchronizerimpl1),
    .Q(vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(vns_xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(vns_xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .PRE(vns_xilinxasyncresetsynchronizerimpl1),
    .Q(vns_xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(vns_xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(vns_xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442311 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(Mmux_vns_rhs_array_muxed44231_9749)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442411 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(Mmux_vns_rhs_array_muxed442411_9750)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442511 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(Mmux_vns_rhs_array_muxed442511_9751)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442611 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(Mmux_vns_rhs_array_muxed442611_9752)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442711 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(Mmux_vns_rhs_array_muxed442711_9753)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442811 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(Mmux_vns_rhs_array_muxed442811_9754)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed442911 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(Mmux_vns_rhs_array_muxed442911_9755)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed443011 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(Mmux_vns_rhs_array_muxed443011_9756)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed44212 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(Mmux_vns_rhs_array_muxed44211_9757)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce_9201),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9202)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce_9205),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9206)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce_9207),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9208)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce_9213),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9214)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_ce_9216),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9217)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_ce_9221),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9222)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_ce_9225),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9226)
  );
  LUT5 #(
    .INIT ( 32'h8AAAAAAA ))
  soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_ce_9227),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9228)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  soc_basesoc_sdram_trrdcon_valid1 (
    .I0(_n6765),
    .I1(soc_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I2(soc_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(vns_rhs_array_muxed0),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I5(soc_basesoc_sdram_trrdcon_ready_2329),
    .O(soc_basesoc_sdram_trrdcon_valid)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111491 (
    .I0(soc_basesoc_sdram_bankmachine0_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n11149)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111551 (
    .I0(soc_basesoc_sdram_bankmachine1_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n11155)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111611 (
    .I0(soc_basesoc_sdram_bankmachine2_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n11161)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111671 (
    .I0(soc_basesoc_sdram_bankmachine3_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n11167)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111731 (
    .I0(soc_basesoc_sdram_bankmachine4_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n11173)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111791 (
    .I0(soc_basesoc_sdram_bankmachine5_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n11179)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111851 (
    .I0(soc_basesoc_sdram_bankmachine6_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n11185)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  _n111911 (
    .I0(soc_basesoc_sdram_bankmachine7_row_open),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n11191)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11414_inv1 (
    .I0(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .I1(soc_basesoc_sdram_bankmachine0_row_open),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n11414_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11432_inv1 (
    .I0(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I1(soc_basesoc_sdram_bankmachine1_row_open),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n11432_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11450_inv1 (
    .I0(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I1(soc_basesoc_sdram_bankmachine2_row_open),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n11450_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11468_inv1 (
    .I0(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I1(soc_basesoc_sdram_bankmachine3_row_open),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n11468_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11486_inv1 (
    .I0(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I1(soc_basesoc_sdram_bankmachine4_row_open),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n11486_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11504_inv1 (
    .I0(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .I1(soc_basesoc_sdram_bankmachine5_row_open),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n11504_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11522_inv1 (
    .I0(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I1(soc_basesoc_sdram_bankmachine6_row_open),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n11522_inv)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n11540_inv1 (
    .I0(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I1(soc_basesoc_sdram_bankmachine7_row_open),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n11540_inv)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_row_open),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_row_open),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_row_open),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_row_open),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_row_open),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_row_open),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_row_open),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_row_open),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine0_row_open),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine1_row_open),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine2_row_open),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine3_row_open),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine4_row_open),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine5_row_open),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine6_row_open),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine7_row_open),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_soc_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'hCFCFCFCFCF8FCFCF ))
  soc_basesoc_sdram_choose_cmd_ce1 (
    .I0(soc_basesoc_sdram_trrdcon_ready_2329),
    .I1(_n6765),
    .I2(vns_rhs_array_muxed0),
    .I3(soc_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I5(soc_basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(soc_basesoc_sdram_choose_cmd_ce)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we7 (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I2(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_we11_6199),
    .I3(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read12),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we6_8794)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n11407_inv1 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n11407_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n11425_inv1 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n11425_inv)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n11443_inv1 (
    .I0(n0724),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I2(soc_basesoc_port_cmd_ready11_6192),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n11443_inv)
  );
  LUT6 #(
    .INIT ( 64'h6555555530000000 ))
  _n11461_inv1 (
    .I0(n0811),
    .I1(soc_basesoc_sdram_bankmachine6_req_lock),
    .I2(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I4(soc_basesoc_port_cmd_ready121),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n11461_inv)
  );
  LUT5 #(
    .INIT ( 32'h9555C000 ))
  _n11479_inv1 (
    .I0(n0898),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(soc_basesoc_port_cmd_ready3),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n11479_inv)
  );
  LUT5 #(
    .INIT ( 32'h9555C000 ))
  _n11497_inv1 (
    .I0(n0985),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(soc_basesoc_port_cmd_ready3),
    .I3(soc_basesoc_port_cmd_ready21),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n11497_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n11515_inv1 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n11515_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF3000AAAA ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I1(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read12),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11 ),
    .I4(soc_basesoc_sdram_choose_cmd_ce),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8427 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd1_1305),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I2(_n6765),
    .I3(vns_rhs_array_muxed6),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .O(soc_basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h3020300000000000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .I1(Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read12),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(soc_basesoc_sdram_choose_cmd_grant_SF2),
    .I5(soc_basesoc_sdram_choose_cmd_ce),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8426 )
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I2(_n6777),
    .I3(soc_basesoc_sdram_bankmachine3_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I2(_n7304),
    .I3(soc_basesoc_sdram_bankmachine7_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 )
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I2(_n6748),
    .I3(soc_basesoc_sdram_bankmachine4_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 )
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I2(_n6734),
    .I3(soc_basesoc_sdram_bankmachine6_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I2(_n7012),
    .I3(soc_basesoc_sdram_bankmachine5_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 )
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I2(_n6741),
    .I3(soc_basesoc_sdram_bankmachine0_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 )
  );
  LUT6 #(
    .INIT ( 64'hC0C0C0C0C0C080C0 ))
  soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o1 (
    .I0(soc_basesoc_sdram_trrdcon_ready_2329),
    .I1(_n6765),
    .I2(vns_rhs_array_muxed0),
    .I3(soc_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(soc_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I5(soc_basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .I3(_n11149),
    .O(soc_basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9200)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I3(_n11149),
    .O(soc_basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9203)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I3(_n11155),
    .O(soc_basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9204)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I3(_n11155),
    .O(soc_basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9209)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I3(_n11161),
    .O(soc_basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9210)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I3(_n11161),
    .O(soc_basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9211)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I3(_n11167),
    .O(soc_basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9212)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I3(_n11167),
    .O(soc_basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9215)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I3(_n11173),
    .O(soc_basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9218)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I3(_n11173),
    .O(soc_basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9219)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .I3(_n11179),
    .O(soc_basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9220)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I3(_n11179),
    .O(soc_basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9223)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I3(_n11185),
    .O(soc_basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9224)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I3(_n11185),
    .O(soc_basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9229)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I3(_n11191),
    .O(soc_basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9231)
  );
  LUT4 #(
    .INIT ( 16'h00F4 ))
  soc_basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(soc_basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I3(_n11191),
    .O(soc_basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9232)
  );
  MUXF7   \vns_bankmachine0_state_FSM_FFd1-In2  (
    .I0(N2348),
    .I1(N2349),
    .S(vns_bankmachine0_state_FSM_FFd3_5181),
    .O(\vns_bankmachine0_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine0_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine0_state_FSM_FFd1_1277),
    .I2(vns_bankmachine0_state_FSM_FFd2_5182),
    .I3(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .I4(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .O(N2348)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine0_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine0_trascon_ready_2285),
    .I1(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I2(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I3(vns_bankmachine0_state_FSM_FFd2_5182),
    .I4(vns_bankmachine0_state_FSM_FFd1_1277),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(N2349)
  );
  MUXF7   \vns_bankmachine1_state_FSM_FFd1-In2  (
    .I0(N2350),
    .I1(N2351),
    .S(vns_bankmachine1_state_FSM_FFd3_5186),
    .O(\vns_bankmachine1_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine1_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine1_state_FSM_FFd1_1279),
    .I2(vns_bankmachine1_state_FSM_FFd2_5187),
    .I3(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I4(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .O(N2350)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine1_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine1_trascon_ready_2290),
    .I1(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I2(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I3(vns_bankmachine1_state_FSM_FFd2_5187),
    .I4(vns_bankmachine1_state_FSM_FFd1_1279),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(N2351)
  );
  MUXF7   \vns_bankmachine2_state_FSM_FFd1-In2  (
    .I0(N2352),
    .I1(N2353),
    .S(vns_bankmachine2_state_FSM_FFd3_5196),
    .O(\vns_bankmachine2_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine2_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine2_state_FSM_FFd1_1281),
    .I2(vns_bankmachine2_state_FSM_FFd2_5197),
    .I3(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I4(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .O(N2352)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine2_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine2_trascon_ready_2295),
    .I1(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I2(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I3(vns_bankmachine2_state_FSM_FFd2_5197),
    .I4(vns_bankmachine2_state_FSM_FFd1_1281),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(N2353)
  );
  MUXF7   \vns_bankmachine3_state_FSM_FFd1-In2  (
    .I0(N2354),
    .I1(N2355),
    .S(vns_bankmachine3_state_FSM_FFd3_5201),
    .O(\vns_bankmachine3_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine3_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine3_state_FSM_FFd1_1283),
    .I2(vns_bankmachine3_state_FSM_FFd2_5202),
    .I3(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I4(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .O(N2354)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine3_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine3_trascon_ready_2300),
    .I1(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I2(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I3(vns_bankmachine3_state_FSM_FFd2_5202),
    .I4(vns_bankmachine3_state_FSM_FFd1_1283),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(N2355)
  );
  MUXF7   \vns_bankmachine4_state_FSM_FFd1-In2  (
    .I0(N2356),
    .I1(N2357),
    .S(vns_bankmachine4_state_FSM_FFd3_5191),
    .O(\vns_bankmachine4_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine4_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine4_state_FSM_FFd1_1285),
    .I2(vns_bankmachine4_state_FSM_FFd2_5192),
    .I3(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I4(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .O(N2356)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine4_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine4_trascon_ready_2305),
    .I1(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I2(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I3(vns_bankmachine4_state_FSM_FFd2_5192),
    .I4(vns_bankmachine4_state_FSM_FFd1_1285),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(N2357)
  );
  MUXF7   \vns_bankmachine5_state_FSM_FFd1-In2  (
    .I0(N2358),
    .I1(N2359),
    .S(vns_bankmachine5_state_FSM_FFd3_5211),
    .O(\vns_bankmachine5_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine5_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine5_state_FSM_FFd1_1287),
    .I2(vns_bankmachine5_state_FSM_FFd2_5212),
    .I3(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .I4(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .O(N2358)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine5_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine5_trascon_ready_2310),
    .I1(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I2(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I3(vns_bankmachine5_state_FSM_FFd2_5212),
    .I4(vns_bankmachine5_state_FSM_FFd1_1287),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(N2359)
  );
  MUXF7   \vns_bankmachine6_state_FSM_FFd1-In2  (
    .I0(N2360),
    .I1(N2361),
    .S(vns_bankmachine6_state_FSM_FFd3_5216),
    .O(\vns_bankmachine6_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine6_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine6_state_FSM_FFd1_1289),
    .I2(vns_bankmachine6_state_FSM_FFd2_5217),
    .I3(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I4(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .O(N2360)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine6_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine6_trascon_ready_2315),
    .I1(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I2(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I3(vns_bankmachine6_state_FSM_FFd2_5217),
    .I4(vns_bankmachine6_state_FSM_FFd1_1289),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(N2361)
  );
  MUXF7   \vns_bankmachine7_state_FSM_FFd1-In2  (
    .I0(N2362),
    .I1(N2363),
    .S(vns_bankmachine7_state_FSM_FFd3_5206),
    .O(\vns_bankmachine7_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hBA8A8A8A ))
  \vns_bankmachine7_state_FSM_FFd1-In2_F  (
    .I0(soc_basesoc_sdram_cmd_valid),
    .I1(vns_bankmachine7_state_FSM_FFd1_1291),
    .I2(vns_bankmachine7_state_FSM_FFd2_5207),
    .I3(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I4(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .O(N2362)
  );
  LUT6 #(
    .INIT ( 64'h000088F000000000 ))
  \vns_bankmachine7_state_FSM_FFd1-In2_G  (
    .I0(soc_basesoc_sdram_bankmachine7_trascon_ready_2320),
    .I1(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I2(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I3(vns_bankmachine7_state_FSM_FFd2_5207),
    .I4(vns_bankmachine7_state_FSM_FFd1_1291),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(N2363)
  );
  LUT5 #(
    .INIT ( 32'hCFFF8AAA ))
  soc_basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n11982_inv),
    .I1(sys_rst),
    .I2(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o),
    .I3(vns_rhs_array_muxed10),
    .I4(soc_basesoc_sdram_twtrcon_ready_2330),
    .O(soc_basesoc_sdram_twtrcon_ready_glue_rst_9233)
  );
  LUT4 #(
    .INIT ( 16'hFF75 ))
  \lm32_cpu/valid_f_glue_set  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/stall_d_inv ),
    .I2(\lm32_cpu/valid_f_7048 ),
    .I3(\lm32_cpu/kill_f ),
    .O(\lm32_cpu/valid_f_glue_set_9273 )
  );
  LUT5 #(
    .INIT ( 32'h45440100 ))
  \lm32_cpu/valid_d_rstpot  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/kill_f ),
    .I3(\lm32_cpu/valid_f_7048 ),
    .I4(\lm32_cpu/valid_d_7306 ),
    .O(\lm32_cpu/valid_d_rstpot_9458 )
  );
  LUT6 #(
    .INIT ( 64'h10BA101010101010 ))
  \lm32_cpu/valid_x_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_d_6615 ),
    .I2(\lm32_cpu/valid_d_7306 ),
    .I3(\lm32_cpu/kill_x ),
    .I4(\lm32_cpu/valid_x_7305 ),
    .I5(\lm32_cpu/stall_x ),
    .O(\lm32_cpu/valid_x_rstpot_9459 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  soc_basesoc_zero_pending_glue_set (
    .I0(soc_basesoc_zero_trigger_INV_469_o),
    .I1(soc_basesoc_zero_old_trigger_939),
    .I2(soc_basesoc_zero_clear),
    .I3(soc_basesoc_zero_pending_2268),
    .O(soc_basesoc_zero_pending_glue_set_9190)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  soc_suart_tx_pending_glue_set (
    .I0(soc_suart_tx_pending_2274),
    .I1(soc_suart_tx_clear),
    .I2(soc_suart_tx_old_trigger_943),
    .I3(soc_suart_tx_trigger),
    .O(soc_suart_tx_pending_glue_set_9194)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  soc_suart_rx_pending_glue_set (
    .I0(soc_suart_rx_old_trigger_944),
    .I1(soc_suart_rx_fifo_readable_2277),
    .I2(soc_suart_rx_clear),
    .I3(soc_suart_rx_pending_2275),
    .O(soc_suart_rx_pending_glue_set_9195)
  );
  LUT5 #(
    .INIT ( 32'h04FF0404 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_set  (
    .I0(\lm32_cpu/stall_x ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/exception_m_7080 ),
    .I3(\lm32_cpu/load_store_unit/_n0270_inv ),
    .I4(\lm32_cpu/load_store_unit/stall_wb_load_7414 ),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_9275 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  soc_spiflash_dq_oe_glue_set (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1867_o ),
    .I1(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I2(soc_spiflash_dq_oe_2278),
    .O(soc_spiflash_dq_oe_glue_set_9196)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  soc_spiflash_cs_n_glue_rst (
    .I0(soc_spiflash_cs_n_2279),
    .I1(sys_rst),
    .I2(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I3(\soc_spiflash_counter[7]_PWR_1_o_equal_1868_o ),
    .O(soc_spiflash_cs_n_glue_rst_9198)
  );
  LUT5 #(
    .INIT ( 32'h22F22222 ))
  soc_basesoc_sdram_cmd_payload_we_glue_set (
    .I0(Mmux_GND_1_o_GND_1_o_mux_1909_OUT11_6176),
    .I1(\soc_basesoc_sdram_zqcs_executer_counter[4]_PWR_1_o_equal_1909_o ),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .I4(\soc_basesoc_sdram_zqcs_executer_start_soc_basesoc_sdram_zqcs_executer_counter[4]_AND_1312_o1 ),
    .O(soc_basesoc_sdram_cmd_payload_we_glue_set_9188)
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/write_enable_m_glue_set  (
    .I0(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I1(\lm32_cpu/write_enable_x_7170 ),
    .I2(\lm32_cpu/write_enable_m_7047 ),
    .I3(\lm32_cpu/exception_x ),
    .I4(\lm32_cpu/stall_m_6936 ),
    .O(\lm32_cpu/write_enable_m_glue_set_9272 )
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  soc_opsis_i2c_sda_drv_reg_glue_set (
    .I0(vns_opsisi2c_state_FSM_FFd2_1272),
    .I1(vns_opsisi2c_state_FSM_FFd4_1274),
    .I2(vns_opsisi2c_state_FSM_FFd3_1273),
    .I3(vns_opsisi2c_state_FSM_FFd1_1271),
    .I4(soc_opsis_i2c_data_bit_1469),
    .I5(soc_opsis_i2c_data_drv_2270),
    .O(soc_opsis_i2c_sda_drv_reg_glue_set_9236)
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  soc_basesoc_update_value_storage_rstpot (
    .I0(soc_basesoc_update_value_storage_2251),
    .I1(_n130171),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I4(vns_basesoc_grant_2331),
    .O(soc_basesoc_update_value_storage_rstpot_9454)
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  soc_basesoc_eventmanager_storage_rstpot (
    .I0(soc_basesoc_eventmanager_storage_2252),
    .I1(\Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT31 ),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I4(vns_basesoc_grant_2331),
    .O(soc_basesoc_eventmanager_storage_rstpot_9455)
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  soc_suart_rx_fifo_readable_glue_set (
    .I0(soc_suart_rx_clear),
    .I1(soc_suart_rx_fifo_readable_2277),
    .I2(n0215),
    .O(soc_suart_rx_fifo_readable_glue_set_9197)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_opsis_i2c_slave_addr_re_rstpot (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(sys_rst),
    .I4(vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o),
    .O(soc_opsis_i2c_slave_addr_re_rstpot_9465)
  );
  LUT5 #(
    .INIT ( 32'hAA880888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT55  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(_n130411),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n130441),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT54 )
  );
  LUT5 #(
    .INIT ( 32'h04FF0404 ))
  \lm32_cpu/load_store_unit/d_we_o_glue_set  (
    .I0(\lm32_cpu/stall_m_6936 ),
    .I1(\lm32_cpu/store_q_m ),
    .I2(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I3(\lm32_cpu/load_store_unit/_n0270_inv1 ),
    .I4(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .O(\lm32_cpu/load_store_unit/d_we_o_glue_set_9276 )
  );
  LUT4 #(
    .INIT ( 16'h2722 ))
  soc_suart_tx_busy_glue_set (
    .I0(soc_suart_tx_busy_2271),
    .I1(\GND_1_o_soc_suart_tx_bitcount[3]_MUX_741_o ),
    .I2(soc_suart_sink_ready_1269),
    .I3(soc_suart_tx_fifo_readable_2276),
    .O(soc_suart_tx_busy_glue_set_9193)
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEEFFFFFFFF ))
  soc_basesoc_sdram_time1_2_glue_set (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(soc_basesoc_sdram_max_time1_inv),
    .I3(soc_basesoc_sdram_time1[2]),
    .I4(\Result<2>37 ),
    .I5(vns_multiplexer_state_FSM_FFd3_1317),
    .O(soc_basesoc_sdram_time1_2_glue_set_9265)
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEEFFFFFFFF ))
  soc_basesoc_sdram_time1_3_glue_set (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(soc_basesoc_sdram_max_time1_inv),
    .I3(soc_basesoc_sdram_time1[3]),
    .I4(\Result<3>21 ),
    .I5(vns_multiplexer_state_FSM_FFd3_1317),
    .O(soc_basesoc_sdram_time1_3_glue_set_9266)
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  soc_suart_tx_fifo_readable_glue_set (
    .I0(soc_suart_sink_ready_1269),
    .I1(soc_suart_tx_fifo_readable_2276),
    .I2(n0194),
    .O(soc_suart_tx_fifo_readable_glue_set_9235)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEF2 ))
  soc_basesoc_sdram_time0_2_glue_set (
    .I0(soc_basesoc_sdram_time0[2]),
    .I1(soc_basesoc_sdram_max_time0_inv),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(\Result<2>38 ),
    .I4(vns_multiplexer_state_FSM_FFd3_1317),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_time0_2_glue_set_9269)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEF2 ))
  soc_basesoc_sdram_time0_3_glue_set (
    .I0(soc_basesoc_sdram_time0[3]),
    .I1(soc_basesoc_sdram_max_time0_inv),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(\Result<3>22 ),
    .I4(vns_multiplexer_state_FSM_FFd3_1317),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_time0_3_glue_set_9270)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEF2 ))
  soc_basesoc_sdram_time0_4_glue_set (
    .I0(soc_basesoc_sdram_time0[4]),
    .I1(soc_basesoc_sdram_max_time0_inv),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(\Result<4>6 ),
    .I4(vns_multiplexer_state_FSM_FFd3_1317),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_time0_4_glue_set_9271)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine0_twtpcon_ready_2282),
    .I1(soc_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce_9201)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine1_twtpcon_ready_2287),
    .I1(soc_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce_9205)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine2_twtpcon_ready_2292),
    .I1(soc_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce_9207)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine3_twtpcon_ready_2297),
    .I1(soc_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce_9213)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine4_twtpcon_ready_2302),
    .I1(soc_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine4_twtpcon_ready_glue_ce_9216)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine5_twtpcon_ready_2307),
    .I1(soc_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine5_twtpcon_ready_glue_ce_9221)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine6_twtpcon_ready_2312),
    .I1(soc_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine6_twtpcon_ready_glue_ce_9225)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_ce (
    .I0(soc_basesoc_sdram_bankmachine7_twtpcon_ready_2317),
    .I1(soc_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(soc_basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .O(soc_basesoc_sdram_bankmachine7_twtpcon_ready_glue_ce_9227)
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_soc_suart_tx_fifo_level0_xor<4>11  (
    .I0(soc_suart_tx_fifo_level0[4]),
    .I1(soc_suart_tx_fifo_wrport_we),
    .I2(Mcount_soc_suart_tx_fifo_level0_lut[3]),
    .I3(soc_suart_tx_fifo_level0[3]),
    .I4(Mcount_soc_suart_tx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \lm32_cpu/mc_arithmetic/sign_extend_x_rstpot  (
    .I0(\lm32_cpu/mc_arithmetic/sign_extend_x_8177 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I2(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/mc_arithmetic/sign_extend_x_rstpot_9463 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  soc_basesoc_en_storage_rstpot (
    .I0(soc_basesoc_en_storage_2250),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I4(Mmux_soc_basesoc_interface_adr91_9580),
    .I5(vns_rhs_array_muxed45[0]),
    .O(soc_basesoc_en_storage_rstpot_9453)
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/interrupt_unit/eie_rstpot  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/eie_7523 ),
    .I2(\lm32_cpu/eret_k_q_x ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I5(\lm32_cpu/interrupt_unit/eie_ie_MUX_1769_o ),
    .O(\lm32_cpu/interrupt_unit/eie_rstpot_9461 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  soc_basesoc_update_value_re_rstpot (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o),
    .I1(sys_rst),
    .I2(_n130171),
    .O(soc_basesoc_update_value_re_rstpot_9466)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  soc_opsis_i2c_fx2_reset_storage_rstpot (
    .I0(soc_opsis_i2c_fx2_reset_storage_2164),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .I5(vns_rhs_array_muxed45[0]),
    .O(soc_opsis_i2c_fx2_reset_storage_rstpot_9450)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  vns_opsisi2c_storage_rstpot (
    .I0(vns_opsisi2c_storage_2180),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[0] ),
    .I5(vns_rhs_array_muxed45[0]),
    .O(vns_opsisi2c_storage_rstpot_9451)
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_soc_suart_rx_fifo_level0_xor<4>11  (
    .I0(soc_suart_rx_fifo_level0[4]),
    .I1(soc_suart_rx_fifo_wrport_we),
    .I2(Mcount_soc_suart_rx_fifo_level0_lut[3]),
    .I3(soc_suart_rx_fifo_level0[3]),
    .I4(Mcount_soc_suart_rx_fifo_level0_cy[2]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<16>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [18]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<17>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [19]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<18>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [20]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<19>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<20>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<21>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<22>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<23>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [25]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<24>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [24])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  soc_opsis_i2c_data_drv_glue_set (
    .I0(soc_opsis_i2c_data_drv_en),
    .I1(soc_opsis_i2c_data_drv_2270),
    .I2(soc_opsis_i2c_data_drv_stop),
    .O(soc_opsis_i2c_data_drv_glue_set_9189)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  soc_spiflash_clk_rstpot (
    .I0(soc_basesoc_sdram_bandwidth_period_5529),
    .I1(soc_spiflash_clk_5530),
    .O(soc_spiflash_clk_rstpot_9449)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  soc_opsis_i2c_data_bit_rstpot (
    .I0(soc_opsis_i2c_data_drv_en),
    .I1(soc_opsis_i2c_shift_reg_storage[0]),
    .I2(soc_opsis_i2c_counter[3]),
    .I3(_n11097),
    .I4(soc_opsis_i2c_data_bit_1469),
    .O(soc_opsis_i2c_data_bit_rstpot_9457)
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I1(n0549),
    .I2(soc_basesoc_sdram_bankmachine0_row_close),
    .I3(soc_basesoc_sdram_bankmachine0_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_247_o )
,
    .I5(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(N2364)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine0_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I1(vns_bankmachine0_state_FSM_FFd3_5181),
    .I2(vns_bankmachine0_state_FSM_FFd1_1277),
    .I3(vns_bankmachine0_state_FSM_FFd2_5182),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2364),
    .O(\vns_bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I1(n0637),
    .I2(soc_basesoc_sdram_bankmachine1_row_close),
    .I3(soc_basesoc_sdram_bankmachine1_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_290_o )
,
    .I5(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(N2366)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine1_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I1(vns_bankmachine1_state_FSM_FFd3_5186),
    .I2(vns_bankmachine1_state_FSM_FFd1_1279),
    .I3(vns_bankmachine1_state_FSM_FFd2_5187),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2366),
    .O(\vns_bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(n0724),
    .I2(soc_basesoc_sdram_bankmachine2_row_close),
    .I3(soc_basesoc_sdram_bankmachine2_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_333_o )
,
    .I5(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(N2368)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine2_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I1(vns_bankmachine2_state_FSM_FFd3_5196),
    .I2(vns_bankmachine2_state_FSM_FFd1_1281),
    .I3(vns_bankmachine2_state_FSM_FFd2_5197),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2368),
    .O(\vns_bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I1(n0811),
    .I2(soc_basesoc_sdram_bankmachine3_row_close),
    .I3(soc_basesoc_sdram_bankmachine3_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_376_o )
,
    .I5(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(N2370)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine3_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I1(vns_bankmachine3_state_FSM_FFd3_5201),
    .I2(vns_bankmachine3_state_FSM_FFd1_1283),
    .I3(vns_bankmachine3_state_FSM_FFd2_5202),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2370),
    .O(\vns_bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(n0898),
    .I2(soc_basesoc_sdram_bankmachine4_row_close),
    .I3(soc_basesoc_sdram_bankmachine4_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_419_o )
,
    .I5(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(N2372)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine4_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I1(vns_bankmachine4_state_FSM_FFd3_5191),
    .I2(vns_bankmachine4_state_FSM_FFd1_1285),
    .I3(vns_bankmachine4_state_FSM_FFd2_5192),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2372),
    .O(\vns_bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I1(n0985),
    .I2(soc_basesoc_sdram_bankmachine5_row_close),
    .I3(soc_basesoc_sdram_bankmachine5_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_462_o )
,
    .I5(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(N2374)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine5_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I1(vns_bankmachine5_state_FSM_FFd3_5211),
    .I2(vns_bankmachine5_state_FSM_FFd1_1287),
    .I3(vns_bankmachine5_state_FSM_FFd2_5212),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2374),
    .O(\vns_bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD55FF55FF55FF55 ))
  \vns_bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I1(n1072),
    .I2(soc_basesoc_sdram_bankmachine6_row_close),
    .I3(soc_basesoc_sdram_bankmachine6_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_505_o )
,
    .I5(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(N2376)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine6_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I1(vns_bankmachine6_state_FSM_FFd3_5216),
    .I2(vns_bankmachine6_state_FSM_FFd1_1289),
    .I3(vns_bankmachine6_state_FSM_FFd2_5217),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2376),
    .O(\vns_bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hF755FF55FF55FF55 ))
  \vns_bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .I2(soc_basesoc_sdram_bankmachine7_row_close),
    .I3(soc_basesoc_sdram_bankmachine7_row_hit),
    .I4
(\soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_548_o )
,
    .I5(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(N2378)
  );
  LUT6 #(
    .INIT ( 64'h3F330F003F330F22 ))
  \vns_bankmachine7_state_FSM_FFd2-In3  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I1(vns_bankmachine7_state_FSM_FFd3_5206),
    .I2(vns_bankmachine7_state_FSM_FFd1_1291),
    .I3(vns_bankmachine7_state_FSM_FFd2_5207),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(N2378),
    .O(\vns_bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6_1299),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N2380)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(soc_basesoc_sdram_choose_cmd_ce),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I3(N2380),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I5(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .O(N2382)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(soc_basesoc_sdram_choose_req_ce),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I3(N2382),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In4_SW0  (
    .I0(soc_basesoc_sdram_choose_req_grant_SF90),
    .I1(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6221 ),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(N2384)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(soc_basesoc_sdram_choose_req_ce),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I4(N2384),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8597 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  soc_wr_data_en_d_rstpot_SW0 (
    .I0(soc_basesoc_sdram_phaseinjector1_command_storage[4]),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .O(N2386)
  );
  LUT6 #(
    .INIT ( 64'h0200020002030200 ))
  soc_wr_data_en_d_rstpot (
    .I0(soc_basesoc_sdram_dfi_p1_wrdata_en_1149),
    .I1(soc_phase_sel_253),
    .I2(sys2x_rst),
    .I3(soc_basesoc_sdram_storage[0]),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ),
    .I5(N2386),
    .O(soc_wr_data_en_d_rstpot_9748)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8A8A8A8FF ))
  soc_basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o12 ),
    .I1(soc_basesoc_sdram_sequencer_counter[1]),
    .I2(soc_basesoc_sdram_sequencer_start0),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .I5(N2388),
    .O(soc_basesoc_sdram_cmd_payload_ras_glue_set_9187)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  soc_half_rate_phy_phase_sel_rstpot (
    .I0(soc_half_rate_phy_phase_sel_239),
    .I1(soc_half_rate_phy_phase_sys_321),
    .I2(soc_half_rate_phy_phase_half_183),
    .O(soc_half_rate_phy_phase_sel_rstpot_9468)
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I3(soc_basesoc_port_cmd_ready11_6192),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>19 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I2(soc_basesoc_port_cmd_ready11_6192),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>19 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAA9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_port_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .I4(soc_basesoc_port_cmd_ready3),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>25 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAA9999999 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_port_cmd_ready3),
    .I3(soc_basesoc_port_cmd_valid),
    .I4(soc_basesoc_port_cmd_ready21),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>28 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA9555 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .I3(soc_basesoc_port_cmd_ready3),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>25 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA9555 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I1(soc_basesoc_port_cmd_ready3),
    .I2(soc_basesoc_port_cmd_valid),
    .I3(soc_basesoc_port_cmd_ready21),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>28 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<9>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<7> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [9]),
    .O(\lm32_cpu/instruction_unit/pc_a<9>1_9102 )
  );
  LUT6 #(
    .INIT ( 64'hFFCFFFFF55455555 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o9_SW0 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o5_8405),
    .I1(soc_basesoc_sdram_cmd_valid_mmx_out5),
    .I2(_n7012),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd5_1309),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .O(N2390)
  );
  LUT6 #(
    .INIT ( 64'h8888888088888888 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o9 (
    .I0(vns_rhs_array_muxed6),
    .I1(_n6765),
    .I2(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o2_8402),
    .I3(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o4_8404),
    .I4(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o8_8407),
    .I5(N2390),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEFEEEEE ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o5_SW0 (
    .I0(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o2_8416),
    .I1(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o4_8418),
    .I2(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I5(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o3_8417),
    .O(N2392)
  );
  LUT6 #(
    .INIT ( 64'h8888888800008000 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o5 (
    .I0(vns_rhs_array_muxed6),
    .I1(_n6765),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I3(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I5(N2392),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_ras_AND_1178_o)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>22 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  soc_basesoc_zero_clear1 (
    .I0(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(vns_basesoc_csrbankarray_csrbank6_sel),
    .I4(vns_basesoc_grant_2331),
    .O(soc_basesoc_zero_clear)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(soc_suart_rx_clear1_6222),
    .I2(Mmux_soc_basesoc_interface_we11_9565),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(vns_basesoc_csrbankarray_csrbank6_sel),
    .O(vns_basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank6_reload1_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .I4(vns_basesoc_csrbankarray_csrbank6_sel),
    .O(vns_basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_soc_suart_tx_fifo_level0_xor<2>11  (
    .I0(soc_suart_tx_fifo_wrport_we),
    .I1(soc_suart_tx_fifo_level0[0]),
    .I2(soc_suart_tx_fifo_level0[1]),
    .I3(soc_suart_tx_fifo_level0[2]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>13 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_suart_tx_fifo_level0_xor<1>11  (
    .I0(soc_suart_tx_fifo_wrport_we),
    .I1(soc_suart_tx_fifo_level0[0]),
    .I2(soc_suart_tx_fifo_level0[1]),
    .O(\Result<1>7 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>16 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>29 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>34 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>29 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>34 )
  );
  LUT5 #(
    .INIT ( 32'h44640060 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT38  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(_n130411),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(_n130441),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT37_8781 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT83_SW0  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_dna_status[23]),
    .I3(soc_dna_status[7]),
    .I4(soc_dna_status[39]),
    .I5(soc_dna_status[55]),
    .O(N2394)
  );
  LUT6 #(
    .INIT ( 64'h7571646064606460 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT83  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(soc_suart_rx_clear1_6222),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I4(\soc_basesoc_interface_adr[0] ),
    .I5(N2394),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT82 )
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT84  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_dna_status[15]),
    .I3(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .I4(soc_suart_rx_clear1_6222),
    .I5(soc_dna_status[31]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT83_8832 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(Mmux_soc_basesoc_interface_we11_9565),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(vns_basesoc_csrbankarray_csrbank3_sel),
    .O(vns_basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  vns_basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(Mmux_soc_basesoc_interface_we11_9565),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(vns_basesoc_csrbankarray_csrbank3_sel),
    .O(vns_basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT1_SW1  (
    .I0(vns_opsisi2c_state_FSM_FFd1_1271),
    .I1(soc_opsis_i2c_scl_i_1458),
    .I2(vns_opsisi2c_state_FSM_FFd3_1273),
    .I3(vns_opsisi2c_state_FSM_FFd4_1274),
    .I4(vns_opsisi2c_state_FSM_FFd2_1272),
    .O(N2396)
  );
  LUT6 #(
    .INIT ( 64'hEAAA2AAA2AAA2AAA ))
  \Mmux_soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT1  (
    .I0(N2396),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(soc_suart_rx_clear1_6222),
    .I3(vns_basesoc_csrbankarray_csrbank3_sel),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I5(vns_basesoc_grant_2331),
    .O(\soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT2_SW1  (
    .I0(vns_opsisi2c_state_FSM_FFd3_1273),
    .I1(vns_opsisi2c_state_FSM_FFd2_1272),
    .I2(soc_opsis_i2c_scl_i_1458),
    .I3(vns_opsisi2c_state_FSM_FFd1_1271),
    .I4(vns_opsisi2c_state_FSM_FFd4_1274),
    .I5(\soc_opsis_i2c_counter[3]_PWR_1_o_equal_1796_o ),
    .O(N2398)
  );
  LUT6 #(
    .INIT ( 64'hEAAA2AAA2AAA2AAA ))
  \Mmux_soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT2  (
    .I0(N2398),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(soc_suart_rx_clear1_6222),
    .I3(vns_basesoc_csrbankarray_csrbank3_sel),
    .I4(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I5(vns_basesoc_grant_2331),
    .O(\soc_opsis_i2c_status_storage[1]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2316_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h40004001 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT71  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  soc_basesoc_rom_bus_cyc_soc_basesoc_rom_bus_ack_AND_1282_o11 (
    .I0(\vns_basesoc_slave_sel<0><28>1 ),
    .I1(soc_basesoc_rom_bus_ack_905),
    .I2(\vns_rhs_array_muxed44[22] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_rom_bus_cyc_soc_basesoc_rom_bus_ack_AND_1282_o)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o121  (
    .I0(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_equal_1891_o<5>1 ),
    .I1(soc_basesoc_sdram_sequencer_counter[5]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I5(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .O(\Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_MUX_860_o12 )
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11271  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[9]),
    .O(soc_basesoc_data_port_dat_w[9])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11261  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[3]),
    .O(soc_basesoc_data_port_dat_w[99])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11251  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[2]),
    .O(soc_basesoc_data_port_dat_w[98])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11241  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[1]),
    .O(soc_basesoc_data_port_dat_w[97])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11231  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[0]),
    .O(soc_basesoc_data_port_dat_w[96])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11221  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[31]),
    .O(soc_basesoc_data_port_dat_w[95])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11211  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[30]),
    .O(soc_basesoc_data_port_dat_w[94])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11201  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[29]),
    .O(soc_basesoc_data_port_dat_w[93])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11191  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[28]),
    .O(soc_basesoc_data_port_dat_w[92])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11181  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[27]),
    .O(soc_basesoc_data_port_dat_w[91])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11171  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[26]),
    .O(soc_basesoc_data_port_dat_w[90])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11161  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[8]),
    .O(soc_basesoc_data_port_dat_w[8])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11151  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[25]),
    .O(soc_basesoc_data_port_dat_w[89])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11141  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[24]),
    .O(soc_basesoc_data_port_dat_w[88])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11131  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[23]),
    .O(soc_basesoc_data_port_dat_w[87])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11121  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[22]),
    .O(soc_basesoc_data_port_dat_w[86])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11111  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[21]),
    .O(soc_basesoc_data_port_dat_w[85])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11101  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[20]),
    .O(soc_basesoc_data_port_dat_w[84])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11091  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[19]),
    .O(soc_basesoc_data_port_dat_w[83])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11081  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[18]),
    .O(soc_basesoc_data_port_dat_w[82])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11071  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[17]),
    .O(soc_basesoc_data_port_dat_w[81])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11061  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[16]),
    .O(soc_basesoc_data_port_dat_w[80])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11051  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[7]),
    .O(soc_basesoc_data_port_dat_w[7])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11041  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[15]),
    .O(soc_basesoc_data_port_dat_w[79])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11031  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[14]),
    .O(soc_basesoc_data_port_dat_w[78])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11021  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[13]),
    .O(soc_basesoc_data_port_dat_w[77])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11011  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[12]),
    .O(soc_basesoc_data_port_dat_w[76])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11001  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[11]),
    .O(soc_basesoc_data_port_dat_w[75])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1991  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[10]),
    .O(soc_basesoc_data_port_dat_w[74])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1981  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[9]),
    .O(soc_basesoc_data_port_dat_w[73])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1971  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[8]),
    .O(soc_basesoc_data_port_dat_w[72])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1961  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[7]),
    .O(soc_basesoc_data_port_dat_w[71])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1951  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[6]),
    .O(soc_basesoc_data_port_dat_w[70])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1941  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[6]),
    .O(soc_basesoc_data_port_dat_w[6])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1931  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[5]),
    .O(soc_basesoc_data_port_dat_w[69])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1921  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[4]),
    .O(soc_basesoc_data_port_dat_w[68])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1911  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[3]),
    .O(soc_basesoc_data_port_dat_w[67])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1901  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[2]),
    .O(soc_basesoc_data_port_dat_w[66])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1891  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[1]),
    .O(soc_basesoc_data_port_dat_w[65])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1881  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p2_rddata[0]),
    .O(soc_basesoc_data_port_dat_w[64])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1871  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[31]),
    .O(soc_basesoc_data_port_dat_w[63])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1861  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[30]),
    .O(soc_basesoc_data_port_dat_w[62])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1851  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[29]),
    .O(soc_basesoc_data_port_dat_w[61])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1841  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[28]),
    .O(soc_basesoc_data_port_dat_w[60])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1831  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[5]),
    .O(soc_basesoc_data_port_dat_w[5])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1821  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[27]),
    .O(soc_basesoc_data_port_dat_w[59])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1811  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[26]),
    .O(soc_basesoc_data_port_dat_w[58])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1801  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[25]),
    .O(soc_basesoc_data_port_dat_w[57])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1791  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[24]),
    .O(soc_basesoc_data_port_dat_w[56])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1781  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[23]),
    .O(soc_basesoc_data_port_dat_w[55])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1771  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[22]),
    .O(soc_basesoc_data_port_dat_w[54])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1761  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[21]),
    .O(soc_basesoc_data_port_dat_w[53])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1751  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[20]),
    .O(soc_basesoc_data_port_dat_w[52])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1741  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[19]),
    .O(soc_basesoc_data_port_dat_w[51])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1731  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[18]),
    .O(soc_basesoc_data_port_dat_w[50])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1721  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[4]),
    .O(soc_basesoc_data_port_dat_w[4])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1711  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[17]),
    .O(soc_basesoc_data_port_dat_w[49])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1701  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[16]),
    .O(soc_basesoc_data_port_dat_w[48])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1691  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[15]),
    .O(soc_basesoc_data_port_dat_w[47])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1681  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[14]),
    .O(soc_basesoc_data_port_dat_w[46])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1671  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[13]),
    .O(soc_basesoc_data_port_dat_w[45])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1661  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[12]),
    .O(soc_basesoc_data_port_dat_w[44])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1651  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[11]),
    .O(soc_basesoc_data_port_dat_w[43])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1641  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[10]),
    .O(soc_basesoc_data_port_dat_w[42])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1631  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[9]),
    .O(soc_basesoc_data_port_dat_w[41])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1621  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[8]),
    .O(soc_basesoc_data_port_dat_w[40])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1611  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[3]),
    .O(soc_basesoc_data_port_dat_w[3])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1601  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[7]),
    .O(soc_basesoc_data_port_dat_w[39])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1591  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[6]),
    .O(soc_basesoc_data_port_dat_w[38])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1581  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[5]),
    .O(soc_basesoc_data_port_dat_w[37])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1571  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[4]),
    .O(soc_basesoc_data_port_dat_w[36])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1561  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[3]),
    .O(soc_basesoc_data_port_dat_w[35])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1551  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[2]),
    .O(soc_basesoc_data_port_dat_w[34])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1541  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[1]),
    .O(soc_basesoc_data_port_dat_w[33])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1531  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p1_rddata[0]),
    .O(soc_basesoc_data_port_dat_w[32])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1521  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[31]),
    .O(soc_basesoc_data_port_dat_w[31])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1511  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[30]),
    .O(soc_basesoc_data_port_dat_w[30])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1501  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[2]),
    .O(soc_basesoc_data_port_dat_w[2])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1491  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[29]),
    .O(soc_basesoc_data_port_dat_w[29])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1481  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[28]),
    .O(soc_basesoc_data_port_dat_w[28])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1471  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[27]),
    .O(soc_basesoc_data_port_dat_w[27])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1461  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[26]),
    .O(soc_basesoc_data_port_dat_w[26])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1451  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[25]),
    .O(soc_basesoc_data_port_dat_w[25])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1441  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[24]),
    .O(soc_basesoc_data_port_dat_w[24])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1431  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[23]),
    .O(soc_basesoc_data_port_dat_w[23])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1421  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[22]),
    .O(soc_basesoc_data_port_dat_w[22])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1411  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[21]),
    .O(soc_basesoc_data_port_dat_w[21])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1401  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[20]),
    .O(soc_basesoc_data_port_dat_w[20])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1391  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[1]),
    .O(soc_basesoc_data_port_dat_w[1])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1381  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[19]),
    .O(soc_basesoc_data_port_dat_w[19])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1371  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[18]),
    .O(soc_basesoc_data_port_dat_w[18])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1361  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[17]),
    .O(soc_basesoc_data_port_dat_w[17])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1351  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[16]),
    .O(soc_basesoc_data_port_dat_w[16])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1341  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[15]),
    .O(soc_basesoc_data_port_dat_w[15])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1331  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[14]),
    .O(soc_basesoc_data_port_dat_w[14])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1321  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[13]),
    .O(soc_basesoc_data_port_dat_w[13])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1311  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[12]),
    .O(soc_basesoc_data_port_dat_w[12])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1301  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[31]),
    .O(soc_basesoc_data_port_dat_w[127])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1291  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[30]),
    .O(soc_basesoc_data_port_dat_w[126])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1281  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[29]),
    .O(soc_basesoc_data_port_dat_w[125])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1271  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[28]),
    .O(soc_basesoc_data_port_dat_w[124])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1261  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[27]),
    .O(soc_basesoc_data_port_dat_w[123])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1251  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[26]),
    .O(soc_basesoc_data_port_dat_w[122])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1241  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[25]),
    .O(soc_basesoc_data_port_dat_w[121])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1231  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[24]),
    .O(soc_basesoc_data_port_dat_w[120])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1221  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[11]),
    .O(soc_basesoc_data_port_dat_w[11])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1211  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[23]),
    .O(soc_basesoc_data_port_dat_w[119])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1201  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[22]),
    .O(soc_basesoc_data_port_dat_w[118])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1191  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[21]),
    .O(soc_basesoc_data_port_dat_w[117])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1181  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[20]),
    .O(soc_basesoc_data_port_dat_w[116])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1171  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[19]),
    .O(soc_basesoc_data_port_dat_w[115])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1161  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[18]),
    .O(soc_basesoc_data_port_dat_w[114])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1151  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[17]),
    .O(soc_basesoc_data_port_dat_w[113])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1144  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[16]),
    .O(soc_basesoc_data_port_dat_w[112])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11310  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[15]),
    .O(soc_basesoc_data_port_dat_w[111])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1121  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[14]),
    .O(soc_basesoc_data_port_dat_w[110])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1111  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[10]),
    .O(soc_basesoc_data_port_dat_w[10])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>1101  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[13]),
    .O(soc_basesoc_data_port_dat_w[109])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>191  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[12]),
    .O(soc_basesoc_data_port_dat_w[108])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>181  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[11]),
    .O(soc_basesoc_data_port_dat_w[107])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>171  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[10]),
    .O(soc_basesoc_data_port_dat_w[106])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>161  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[9]),
    .O(soc_basesoc_data_port_dat_w[105])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>151  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[8]),
    .O(soc_basesoc_data_port_dat_w[104])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>141  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[7]),
    .O(soc_basesoc_data_port_dat_w[103])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>131  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[6]),
    .O(soc_basesoc_data_port_dat_w[102])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>121  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[5]),
    .O(soc_basesoc_data_port_dat_w[101])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>111  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p3_rddata[4]),
    .O(soc_basesoc_data_port_dat_w[100])
  );
  LUT6 #(
    .INIT ( 64'hF888088808880888 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11  (
    .I0(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I1(vns_basesoc_grant_2331),
    .I2(soc_basesoc_ack),
    .I3(vns_cache_state_FSM_FFd1_1318),
    .I4(soc_basesoc_sdram_storage[0]),
    .I5(soc_dfi_dfi_p0_rddata[0]),
    .O(soc_basesoc_data_port_dat_w[0])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_soc_suart_rx_fifo_level0_xor<1>11  (
    .I0(soc_suart_rx_fifo_wrport_we),
    .I1(soc_suart_rx_fifo_level0[0]),
    .I2(soc_suart_rx_fifo_level0[1]),
    .O(\Result<1>8 )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o9 (
    .I0(vns_rhs_array_muxed6),
    .I1(_n6765),
    .I2(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o2_8409),
    .I3(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o4_8411),
    .I4(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o6_8413),
    .I5(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o8_8415),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o)
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(_n6765),
    .I1(vns_rhs_array_muxed6),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I3(soc_basesoc_sdram_choose_req_grant_SF90),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd3_1307),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8428 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_row_hit),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .I5(_n6748),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas2_8803)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_row_hit),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2_1295),
    .I5(_n6809),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas4_8805)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_row_hit),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7_1300),
    .I5(_n7304),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas6_8807)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed01 (
    .I0(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I1(_n6723),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I3(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I4(soc_basesoc_sdram_bankmachine1_row_hit),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(soc_basesoc_sdram_choose_cmd_grant_vns_rhs_array_muxed0)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h000000AB00AB00AB ))
  \lm32_cpu/stall_a_inv1  (
    .I0(\lm32_cpu/kill_d_6615 ),
    .I1(\lm32_cpu/stall_a4_9063 ),
    .I2(\lm32_cpu/stall_a2_9061 ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/csr_write_enable_d ),
    .O(\lm32_cpu/instruction_unit/stall_d_inv )
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(_n6765),
    .I1(vns_rhs_array_muxed6),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I5(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEFEEEEE ))
  \lm32_cpu/stall_a3  (
    .I0(\lm32_cpu/store_q_m ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/valid_x_7305 ),
    .I3(\lm32_cpu/kill_x ),
    .I4(\lm32_cpu/load_x_7161 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(\lm32_cpu/stall_a3_9062 )
  );
  LUT6 #(
    .INIT ( 64'h8000800000008000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I5(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_soc_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(soc_basesoc_sdram_twtrcon_count[0]),
    .I1(soc_basesoc_sdram_twtrcon_count[1]),
    .I2(vns_rhs_array_muxed6),
    .I3(_n6765),
    .I4(vns_rhs_array_muxed10),
    .O(Mcount_soc_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_soc_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(soc_basesoc_sdram_twtrcon_count[2]),
    .I1(soc_basesoc_sdram_twtrcon_count[0]),
    .I2(soc_basesoc_sdram_twtrcon_count[1]),
    .I3(vns_rhs_array_muxed6),
    .I4(_n6765),
    .I5(vns_rhs_array_muxed10),
    .O(Mcount_soc_basesoc_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'h8000800000008000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5227 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I5(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8678 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8681 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8684 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8687 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_bankmachine2_req_lock1 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine2_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_bankmachine3_req_lock1 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine3_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_bankmachine4_req_lock1 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(soc_basesoc_sdram_bankmachine4_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_bankmachine5_req_lock1 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine5_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  soc_basesoc_sdram_bankmachine6_req_lock1 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine6_req_lock)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \vns_basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\soc_basesoc_interface_adr[9] ),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[13] ),
    .I3(\soc_basesoc_interface_adr[11] ),
    .I4(\soc_basesoc_interface_adr[10] ),
    .O(vns_basesoc_csrbankarray_csrbank6_sel)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_is_read111 (
    .I0(_n6741),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I4(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I5(soc_basesoc_sdram_bankmachine0_row_hit),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647),
    .I2(_n6741),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine0_row_hit),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read111 (
    .I0(_n6809),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I4(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I5(soc_basesoc_sdram_bankmachine2_row_hit),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739),
    .I2(_n6809),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine2_row_hit),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read111 (
    .I0(_n6723),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I4(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I5(soc_basesoc_sdram_bankmachine1_row_hit),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693),
    .I2(_n6723),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine1_row_hit),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_is_read111 (
    .I0(_n6777),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I4(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I5(soc_basesoc_sdram_bankmachine3_row_hit),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785),
    .I2(_n6777),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine3_row_hit),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_is_read111 (
    .I0(_n6748),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I4(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I5(soc_basesoc_sdram_bankmachine4_row_hit),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_is_read111 (
    .I0(_n7304),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I4(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I5(soc_basesoc_sdram_bankmachine7_row_hit),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969),
    .I2(_n7304),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine7_row_hit),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_is_read111 (
    .I0(_n6734),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I4(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I5(soc_basesoc_sdram_bankmachine6_row_hit),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923),
    .I2(_n6734),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine6_row_hit),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT210  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [10]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out15 ),
    .I4(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT33  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [11]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out16 ),
    .I4(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT41  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [12]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out17 ),
    .I4(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT51  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [13]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out18 ),
    .I4(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT61  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out19 ),
    .I4(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT71  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [15]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out20 ),
    .I4(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT81  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [16]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out21 ),
    .I4(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT91  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out22 ),
    .I4(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT101  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [18]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out23 ),
    .I4(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT111  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [19]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out24 ),
    .I4(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT131  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out25 ),
    .I4(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT141  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [21]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out26 ),
    .I4(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT151  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [22]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out27 ),
    .I4(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT161  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out28 ),
    .I4(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT171  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [24]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out29 ),
    .I4(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT181  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [25]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out ),
    .I4(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT191  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out1 ),
    .I4(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT201  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [27]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out2 ),
    .I4(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT211  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [28]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out3 ),
    .I4(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT221  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out4 ),
    .I4(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT231  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out7 ),
    .I4(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT241  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [30]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out5 ),
    .I4(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT251  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [31]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out6 ),
    .I4(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT261  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out8 ),
    .I4(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT271  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [4]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out9 ),
    .I4(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT281  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [5]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out10 ),
    .I4(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT291  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [6]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out11 ),
    .I4(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT301  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [7]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out12 ),
    .I4(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT311  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [8]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out13 ),
    .I4(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT321  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/instruction_unit/pc_f [9]),
    .I2(\lm32_cpu/d_result_sel_0_d ),
    .I3(\lm32_cpu/raw_x_0_mmx_out14 ),
    .I4(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o1 (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_row_hit),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(_n6748),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o1_8401)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o3 (
    .I0(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine6_row_hit),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd6_1310),
    .I5(_n6734),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o3_8403)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o5 (
    .I0(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine7_row_hit),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd7_1311),
    .I5(_n7304),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o5_8405)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o7 (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine2_row_hit),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(_n6809),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_cas_AND_1172_o7_8406)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_125_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101142_9085 ),
    .I3(\lm32_cpu/operand_w [31]),
    .I4(\lm32_cpu/reg_data_1 [31]),
    .O(N1418)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_026_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101142_9085 ),
    .I3(\lm32_cpu/operand_w [31]),
    .I4(\lm32_cpu/reg_data_0 [31]),
    .O(N1420)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/load_store_unit/_n0242_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .O(\lm32_cpu/load_store_unit/_n0242_inv )
  );
  LUT5 #(
    .INIT ( 32'h59555555 ))
  \Mcount_soc_suart_tx_fifo_level0_lut<3>1  (
    .I0(soc_suart_tx_fifo_level0[3]),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I2(soc_suart_tx_trigger),
    .I3(vns_basesoc_csrbankarray_csrbank7_sel),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .O(Mcount_soc_suart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831),
    .I2(_n6748),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine4_row_hit),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_is_read111 (
    .I0(_n7012),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877),
    .I2(soc_basesoc_sdram_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I4(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I5(soc_basesoc_sdram_bankmachine5_row_hit),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877),
    .I2(_n7012),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine5_row_hit),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(vns_basesoc_csrbankarray_csrbank3_sel),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT5 #(
    .INIT ( 32'h10101110 ))
  Mmux_soc_basesoc_port_cmd_valid11 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(vns_cache_state_FSM_FFd1_1318),
    .I3(vns_cache_state_FSM_FFd2_5174),
    .I4(vns_cache_state_FSM_FFd3_5173),
    .O(soc_basesoc_port_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'hBABBAAAB10110001 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_a[31]_wide_mux_58_OUT121  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/d_result_sel_0_d ),
    .I2(\lm32_cpu/raw_x_0_6653 ),
    .I3(N1482),
    .I4(\lm32_cpu/x_result [1]),
    .I5(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_a[31]_wide_mux_58_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_130_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101191_9099 ),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/reg_data_1 [7]),
    .O(N1402)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_04_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101191_9099 ),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/reg_data_0 [7]),
    .O(N1404)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_129_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101182_9097 ),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/reg_data_1 [6]),
    .O(N1406)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_03_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101182_9097 ),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/reg_data_0 [6]),
    .O(N1408)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_128_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101172_9094 ),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/reg_data_1 [5]),
    .O(N1410)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_02_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101172_9094 ),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/reg_data_0 [5]),
    .O(N1412)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_127_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101162_9091 ),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/reg_data_1 [4]),
    .O(N1414)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_029_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101162_9091 ),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/reg_data_0 [4]),
    .O(N1416)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_126_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101152_9088 ),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/reg_data_1 [3]),
    .O(N1426)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_028_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101152_9088 ),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/reg_data_0 [3]),
    .O(N1428)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_116_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux10151_9079 ),
    .I3(\lm32_cpu/operand_w [23]),
    .I4(\lm32_cpu/reg_data_1 [23]),
    .O(N1458)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_021_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux10151_9079 ),
    .I3(\lm32_cpu/operand_w [23]),
    .I4(\lm32_cpu/reg_data_0 [23]),
    .O(N1460)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_123_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101123_9082 ),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/reg_data_1 [2]),
    .O(N1474)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/raw_x_027_SW0  (
    .I0(\lm32_cpu/raw_w_0_6656 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux101123_9082 ),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/reg_data_0 [2]),
    .O(N1476)
  );
  LUT5 #(
    .INIT ( 32'h082A5D7F ))
  \lm32_cpu/Mmux_bypass_data_112_SW0  (
    .I0(\lm32_cpu/raw_w_1_6655 ),
    .I1(\lm32_cpu/w_result_sel_load_w_7314 ),
    .I2(\lm32_cpu/mux10112 ),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/reg_data_1 [1]),
    .O(N1484)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  soc_suart_rx_fifo_do_read1 (
    .I0(n0215),
    .I1(soc_suart_rx_fifo_readable_2277),
    .I2(soc_suart_rx_clear),
    .O(soc_suart_rx_fifo_do_read)
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n11357_inv1 (
    .I0(soc_suart_rx_fifo_wrport_we),
    .I1(soc_suart_rx_fifo_readable_2277),
    .I2(soc_suart_rx_clear),
    .I3(n0215),
    .O(_n11357_inv)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel),
    .I3(Mmux_soc_basesoc_interface_we11_9565),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .O(vns_basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  vns_basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank6_sel),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_we11_9565),
    .I2(vns_basesoc_csrbankarray_csrbank6_sel),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \vns_basesoc_slave_sel<1><28>1  (
    .I0(\vns_rhs_array_muxed44[27] ),
    .I1(\vns_basesoc_slave_sel<0><28>11_6202 ),
    .I2(\vns_rhs_array_muxed44[22] ),
    .I3(\vns_basesoc_slave_sel<0><28>12_8393 ),
    .I4(\vns_basesoc_slave_sel<0><28>13_8394 ),
    .O(vns_basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n130321 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(Mmux_soc_basesoc_interface_adr91_9580),
    .I5(\soc_basesoc_interface_adr[1] ),
    .O(_n13032)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  _n129991 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(Mmux_soc_basesoc_interface_adr91_9580),
    .I5(Mmux_soc_basesoc_interface_adr101_9578),
    .O(_n12999)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT111_SW0  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(\soc_basesoc_interface_adr[2] ),
    .O(N1290)
  );
  LUT6 #(
    .INIT ( 64'h5555555510101000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(soc_suart_rx_clear1_6222),
    .I3(soc_dna_status[24]),
    .I4(Mmux_soc_basesoc_interface_adr91_9580),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT12  (
    .I0(soc_dna_status[48]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[1] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_dna_status[32]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11_8816 )
  );
  LUT6 #(
    .INIT ( 64'h8080808080808088 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT44  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(soc_suart_rx_clear1_6222),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(\soc_basesoc_interface_adr[0] ),
    .I5(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT43_8823 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT56  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT55_8837 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I4(_n130411),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h44B4444444444444 ))
  _n11350_inv1 (
    .I0(n0194),
    .I1(soc_suart_tx_fifo_do_read),
    .I2(vns_basesoc_csrbankarray_csrbank7_sel),
    .I3(soc_suart_tx_trigger),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(_n11350_inv)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n130411),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(_n130411),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0001010111111111 ))
  \lm32_cpu/stall_m_inv1  (
    .I0(\lm32_cpu/load_store_unit/stall_wb_load_7414 ),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(N1500),
    .I3(\lm32_cpu/store_x_7160 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(\lm32_cpu/instruction_unit/stall_m_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT21  (
    .I0(soc_basesoc_value_status[9]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT31  (
    .I0(soc_basesoc_value_status[10]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT41  (
    .I0(soc_basesoc_value_status[11]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT51  (
    .I0(soc_basesoc_value_status[12]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT61  (
    .I0(soc_basesoc_value_status[13]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT71  (
    .I0(soc_basesoc_value_status[14]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT81  (
    .I0(soc_basesoc_value_status[15]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(soc_basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(soc_suart_rx_clear1_6222),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re1 (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(soc_suart_rx_clear1_6222),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT81  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_sr[3]),
    .I5(soc_spiflash_sr[7]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT71  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_sr[2]),
    .I5(soc_spiflash_sr[6]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT61  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_sr[1]),
    .I5(soc_spiflash_sr[5]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT51  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_sr[0]),
    .I5(soc_spiflash_sr[4]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT41  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_dqi[3]),
    .I5(soc_spiflash_sr[3]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT31  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_dqi[2]),
    .I5(soc_spiflash_sr[2]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT21  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_dqi[1]),
    .I5(soc_spiflash_sr[1]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT11  (
    .I0(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(vns_basesoc_slave_sel[3]),
    .I4(soc_spiflash_dqi[0]),
    .I5(soc_spiflash_sr[0]),
    .O(\soc_spiflash_sr[31]_PWR_1_o_mux_1864_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \vns_basesoc_csrbankarray_sel<13>1  (
    .I0(\soc_basesoc_interface_adr[10] ),
    .I1(\soc_basesoc_interface_adr[12] ),
    .I2(\soc_basesoc_interface_adr[9] ),
    .I3(\soc_basesoc_interface_adr[13] ),
    .I4(\soc_basesoc_interface_adr[11] ),
    .O(vns_basesoc_csrbankarray_sel)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/load_store_unit/_n0270_inv11  (
    .I0(\lm32_cpu/valid_m_7304 ),
    .I1(\lm32_cpu/load_store_unit/wb_select_m_7761 ),
    .I2(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I3(\lm32_cpu/exception_m_7080 ),
    .I4(\lm32_cpu/load_store_unit/wb_load_complete_7760 ),
    .I5(\lm32_cpu/load_m_7079 ),
    .O(\lm32_cpu/load_store_unit/_n0270_inv1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_GND_1_o_GND_1_o_mux_1909_OUT11_SW0 (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .O(N1300)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<25>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<26>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<27>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<28>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [28])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_01 (
    .I0(sys_rst),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(soc_basesoc_sdram_zqcs_timer_wait_soc_basesoc_sdram_zqcs_timer_done0_AND_1311_o_0)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<29>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h99999999999D9999 ))
  \Mcount_soc_suart_rx_fifo_level0_lut<3>1  (
    .I0(soc_suart_rx_fifo_level0[3]),
    .I1(soc_suart_source_valid_1270),
    .I2(soc_suart_rx_fifo_level0[1]),
    .I3(soc_suart_rx_fifo_level0[2]),
    .I4(soc_suart_rx_fifo_level0[4]),
    .I5(soc_suart_rx_fifo_level0[0]),
    .O(Mcount_soc_suart_rx_fifo_level0_lut[3])
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  _n112401 (
    .I0(vns_basesoc_slave_sel[2]),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(vns_wb2csr_state_glue_set)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_01 (
    .I0(\Result<0>2 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_0)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_11 (
    .I0(\Result<1>2 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_1)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_24 (
    .I0(\Result<2>2 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_2)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_31 (
    .I0(\Result<3>2 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_3)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_41 (
    .I0(\Result<4>1 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_4)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_51 (
    .I0(\Result<5>1 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_5)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_61 (
    .I0(\Result<6>1 ),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_6)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_121 (
    .I0(Result_11[12]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_12)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_131 (
    .I0(Result_11[13]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_13)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_max_time1_inv1 (
    .I0(soc_basesoc_sdram_time1[3]),
    .I1(soc_basesoc_sdram_time1[2]),
    .I2(soc_basesoc_sdram_time1[1]),
    .I3(soc_basesoc_sdram_time1[0]),
    .O(soc_basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  Mmux_soc_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \soc_basesoc_sdram_zqcs_executer_counter[4]_PWR_1_o_equal_1909_o<4>1  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .O(\soc_basesoc_sdram_zqcs_executer_counter[4]_PWR_1_o_equal_1909_o )
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \GND_1_o_soc_suart_tx_bitcount[3]_MUX_741_o1  (
    .I0(soc_suart_phase_accumulator_tx_31_2415),
    .I1(soc_suart_tx_bitcount[1]),
    .I2(soc_suart_tx_bitcount[3]),
    .I3(soc_suart_tx_bitcount[0]),
    .I4(soc_suart_tx_bitcount[2]),
    .I5(soc_suart_tx_busy_2271),
    .O(\GND_1_o_soc_suart_tx_bitcount[3]_MUX_741_o )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<1>  (
    .I0(soc_basesoc_sdram_timer_count1[1]),
    .I1(soc_basesoc_sdram_timer_count1[0]),
    .I2(soc_basesoc_sdram_timer_count1[2]),
    .I3(soc_basesoc_sdram_timer_count1[3]),
    .I4(soc_basesoc_sdram_timer_count1[7]),
    .I5(N1108),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[1])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_soc_basesoc_sdram_timer_count1_lut<2>  (
    .I0(soc_basesoc_sdram_timer_count1[2]),
    .I1(soc_basesoc_sdram_timer_count1[0]),
    .I2(soc_basesoc_sdram_timer_count1[1]),
    .I3(soc_basesoc_sdram_timer_count1[3]),
    .I4(soc_basesoc_sdram_timer_count1[7]),
    .I5(N1108),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[2])
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  soc_basesoc_zero_trigger1 (
    .I0(soc_basesoc_zero_trigger_INV_469_o_13[31]),
    .I1(\soc_basesoc_zero_trigger_INV_469_o<31>1_8288 ),
    .I2(\soc_basesoc_zero_trigger_INV_469_o<31>2_8289 ),
    .I3(\soc_basesoc_zero_trigger_INV_469_o<31>3_8290 ),
    .I4(\soc_basesoc_zero_trigger_INV_469_o<31>4_8291 ),
    .I5(\soc_basesoc_zero_trigger_INV_469_o<31>5_8292 ),
    .O(soc_basesoc_zero_trigger)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  Mcount_soc_suart_tx_bitcount_val1 (
    .I0(sys_rst),
    .I1(soc_suart_tx_fifo_readable_2276),
    .I2(soc_suart_sink_ready_1269),
    .I3(soc_suart_tx_busy_2271),
    .O(Mcount_soc_suart_tx_bitcount_val)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \lm32_cpu/interrupt_unit/Mmux_eie_ie_MUX_1769_o11  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/exception_w_7307 ),
    .I2(\lm32_cpu/valid_w_7347 ),
    .I3(\lm32_cpu/interrupt_unit/ie_7522 ),
    .O(\lm32_cpu/interrupt_unit/eie_ie_MUX_1769_o )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o1  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/branch_predict_m_7082 ),
    .I2(\lm32_cpu/branch_predict_taken_m_7081 ),
    .I3(\lm32_cpu/condition_met_m_7072 ),
    .O(\lm32_cpu/instruction_unit/branch_mispredict_taken_m_exception_m_AND_1379_o )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  Mcount_soc_suart_rx_bitcount_val1 (
    .I0(sys_rst),
    .I1(soc_suart_rx_r_24),
    .I2(vns_xilinxmultiregimpl2_regs1_11),
    .I3(soc_suart_rx_busy_2273),
    .O(Mcount_soc_suart_rx_bitcount_val)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  _n11310_inv1 (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(soc_opsis_i2c_scl_r_941),
    .I2(soc_opsis_i2c_counter[0]),
    .I3(soc_opsis_i2c_counter[1]),
    .I4(soc_opsis_i2c_counter[3]),
    .I5(soc_opsis_i2c_counter[2]),
    .O(_n11310_inv)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT41  (
    .I0(soc_basesoc_sdram_sequencer_counter[3]),
    .I1(soc_basesoc_sdram_sequencer_counter[0]),
    .I2(soc_basesoc_sdram_sequencer_counter[1]),
    .I3(soc_basesoc_sdram_sequencer_counter[2]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT31  (
    .I0(soc_basesoc_sdram_sequencer_counter[2]),
    .I1(soc_basesoc_sdram_sequencer_counter[0]),
    .I2(soc_basesoc_sdram_sequencer_counter[1]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT31  (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(soc_opsis_i2c_scl_r_941),
    .I2(soc_opsis_i2c_counter[2]),
    .I3(soc_opsis_i2c_counter[0]),
    .I4(soc_opsis_i2c_counter[1]),
    .O(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h6666666266666666 ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT21  (
    .I0(soc_basesoc_sdram_sequencer_counter[0]),
    .I1(soc_basesoc_sdram_sequencer_counter[1]),
    .I2(soc_basesoc_sdram_sequencer_counter[2]),
    .I3(soc_basesoc_sdram_sequencer_counter[3]),
    .I4(soc_basesoc_sdram_sequencer_counter[4]),
    .I5(soc_basesoc_sdram_sequencer_counter[5]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0202020002020202 ))
  \Mmux_soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT11  (
    .I0(soc_opsis_i2c_scl_i_1458),
    .I1(soc_opsis_i2c_counter[0]),
    .I2(soc_opsis_i2c_scl_r_941),
    .I3(soc_opsis_i2c_counter[1]),
    .I4(soc_opsis_i2c_counter[2]),
    .I5(soc_opsis_i2c_counter[3]),
    .O(\soc_opsis_i2c_counter[3]_soc_opsis_i2c_counter[3]_mux_1799_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT81  (
    .I0(soc_suart_sink_ready_1269),
    .I1(memdat_2[7]),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_tx_busy_2271),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT71  (
    .I0(soc_suart_tx_reg[7]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[6]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT61  (
    .I0(soc_suart_tx_reg[6]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[5]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT51  (
    .I0(soc_suart_tx_reg[5]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[4]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT41  (
    .I0(soc_suart_tx_reg[4]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[3]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT31  (
    .I0(soc_suart_tx_reg[3]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[2]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT21  (
    .I0(soc_suart_tx_reg[2]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[1]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT11  (
    .I0(soc_suart_tx_reg[1]),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_fifo_readable_2276),
    .I3(soc_suart_sink_ready_1269),
    .I4(memdat_2[0]),
    .O(\soc_suart_tx_reg[7]_soc_suart_sink_payload_data[7]_mux_1817_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_soc_dna_cnt_xor<5>11  (
    .I0(soc_dna_cnt[5]),
    .I1(soc_dna_cnt[4]),
    .I2(soc_dna_cnt[3]),
    .I3(soc_dna_cnt[2]),
    .I4(soc_dna_cnt[1]),
    .I5(soc_dna_cnt[0]),
    .O(\Result<5>3 )
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_753_o11 (
    .I0(soc_suart_rx_bitcount[0]),
    .I1(soc_suart_rx_bitcount[1]),
    .I2(soc_suart_rx_bitcount[3]),
    .I3(vns_xilinxmultiregimpl2_regs1_11),
    .I4(soc_suart_rx_bitcount[2]),
    .I5(soc_suart_phase_accumulator_rx_31_2446),
    .O(GND_1_o_GND_1_o_MUX_753_o)
  );
  LUT6 #(
    .INIT ( 64'h5555D5D7FF55DDD7 ))
  \lm32_cpu/adder_op_d_INV_677_o1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d_INV_677_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  Mmux_soc_basesoc_port_cmd_payload_we11 (
    .I0(vns_cache_state_FSM_FFd2_5174),
    .I1(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I2(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I3(vns_cache_state_FSM_FFd3_5173),
    .O(soc_basesoc_port_cmd_payload_we)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_141 (
    .I0(Result_11[14]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_14)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_151 (
    .I0(Result_11[15]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_15)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_171 (
    .I0(Result_11[17]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_17)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_191 (
    .I0(Result_11[19]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_19)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_201 (
    .I0(Result_11[20]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_20)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_211 (
    .I0(Result_11[21]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_21)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_221 (
    .I0(Result_11[22]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_22)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_231 (
    .I0(Result_11[23]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_23)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \lm32_cpu/Mmux_x_result755_SW0  (
    .I0(\lm32_cpu/Mmux_x_result752_8956 ),
    .I1(\lm32_cpu/Mmux_x_result751_8955 ),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/eba [31]),
    .O(N2400)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result755  (
    .I0(\lm32_cpu/x_result_sel_add_x_7174 ),
    .I1(\lm32_cpu/adder_op_x_n_7159 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .I4(\lm32_cpu/Mmux_x_result272_6241 ),
    .I5(N2400),
    .O(\lm32_cpu/x_result [31])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_251 (
    .I0(Result_11[25]),
    .I1(soc_basesoc_sdram_zqcs_executer_done_1112),
    .I2(soc_basesoc_sdram_zqcs_timer_done1),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_eqn_25)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine0_trccon_valid1 (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd2_5182),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine0_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine1_trccon_valid1 (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd2_5187),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine1_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine2_trccon_valid1 (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd2_5197),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine2_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine3_trccon_valid1 (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd2_5202),
    .I4(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine3_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine4_trccon_valid1 (
    .I0(vns_bankmachine4_state_FSM_FFd1_1285),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd2_5192),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine4_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine5_trccon_valid1 (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd2_5212),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine5_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine6_trccon_valid1 (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd2_5217),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine6_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  soc_basesoc_sdram_bankmachine7_trccon_valid1 (
    .I0(vns_bankmachine7_state_FSM_FFd1_1291),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd2_5207),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine7_trccon_valid)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I3(soc_basesoc_sdram_bankmachine0_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9247)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I3(soc_basesoc_sdram_bankmachine3_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9249)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I3(soc_basesoc_sdram_bankmachine1_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9251)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I3(soc_basesoc_sdram_bankmachine4_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9253)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I3(soc_basesoc_sdram_bankmachine2_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9255)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I3(soc_basesoc_sdram_bankmachine5_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9257)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I3(soc_basesoc_sdram_bankmachine7_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9259)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  soc_basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(soc_basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I3(soc_basesoc_sdram_bankmachine6_trccon_valid),
    .O(soc_basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9261)
  );
  LUT6 #(
    .INIT ( 64'h00008000FFFFFFFF ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .I2(_n6809),
    .I3(soc_basesoc_sdram_bankmachine2_row_hit),
    .I4(soc_basesoc_sdram_cmd_valid),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5228 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5243 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5250 ),
    .I2(vns_rhs_array_muxed6),
    .I3(_n6765),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd2_1306),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8429 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(vns_bankmachine1_state_FSM_FFd3_5186),
    .I1(vns_bankmachine1_state_FSM_FFd2_5187),
    .I2(vns_bankmachine1_state_FSM_FFd1_1279),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1_1294),
    .I4(soc_basesoc_sdram_cmd_valid_mmx_out1),
    .I5(Mmux_soc_basesoc_sdram_bankmachine1_cmd_payload_is_read12),
    .O(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \lm32_cpu/interrupt_unit/interrupt_exception1  (
    .I0(\lm32_cpu/interrupt_unit/ie_7522 ),
    .I1(soc_suart_irq),
    .I2(\lm32_cpu/interrupt_unit/im [1]),
    .I3(\lm32_cpu/interrupt_unit/im [0]),
    .I4(soc_basesoc_zero_pending_2268),
    .I5(soc_basesoc_eventmanager_storage_2252),
    .O(\lm32_cpu/interrupt_exception )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5248 ),
    .I2(vns_rhs_array_muxed6),
    .I3(_n6765),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8686 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5241 ),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .I2(vns_rhs_array_muxed6),
    .I3(_n6765),
    .I4(soc_basesoc_sdram_choose_req_grant_FSM_FFd8_1304),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8688 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'h8888888888808080 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5226 ),
    .I1(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8_1293),
    .I4(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6220 ),
    .I5(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3_1296),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8843 )
  );
  LUT5 #(
    .INIT ( 32'h55545454 ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5225 ),
    .I1(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5_1298),
    .I2(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8843 ),
    .I3(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_5223 ),
    .I4(soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4_1297),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8844 )
  );
  LUT6 #(
    .INIT ( 64'hA6AAAAAA59555555 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I2(soc_basesoc_sdram_bankmachine6_req_lock),
    .I3(\soc_basesoc_port_cmd_payload_addr[7] ),
    .I4(soc_basesoc_port_cmd_ready121),
    .I5(Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'hE4E4E4FFE4E4E400 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT251  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_mmx_out6 ),
    .I2(\lm32_cpu/instruction_unit/pc_f [31]),
    .I3(\lm32_cpu/shift_left_q_d_6694 ),
    .I4(\lm32_cpu/shift_right_q_d_6693 ),
    .I5(\lm32_cpu/d_result_1 [31]),
    .O(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT25 )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr71 (
    .I0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[2] )
  );
  LUT5 #(
    .INIT ( 32'h6AAA9555 ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_port_cmd_ready3),
    .I2(soc_basesoc_port_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .I4(Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>15 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA9555 ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_port_cmd_ready3),
    .I2(soc_basesoc_port_cmd_valid),
    .I3(soc_basesoc_port_cmd_ready21),
    .I4(Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'h5F5F555455545554 ))
  \lm32_cpu/mc_arithmetic/Mmux_state[2]_cycles[5]_wide_mux_57_OUT12  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux_state[2]_b[31]_wide_mux_54_OUT112_7831 ),
    .I5(\lm32_cpu/d_result_1 [0]),
    .O(\lm32_cpu/mc_arithmetic/state[2]_cycles[5]_wide_mux_57_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h8880888088808888 ))
  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we1 (
    .I0(soc_basesoc_port_cmd_ready41_6208),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I3(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I4(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ),
    .I5(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .O(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h8880888088808888 ))
  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we2 (
    .I0(soc_basesoc_port_cmd_valid),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1_6210),
    .I2(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I3(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I4(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ),
    .I5(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .O(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020002 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11331  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020002 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11341  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11291  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11301  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11401  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11411  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80800080 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11361  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80800080 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11371  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[3])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o21 (
    .I0(vns_basesoc_slave_sel[4]),
    .I1(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o1),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020002 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11311  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020002 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11321  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11421  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11431  (
    .I0(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I1(\vns_rhs_array_muxed44[1] ),
    .I2(\vns_rhs_array_muxed44[0] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11381  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20200020 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11391  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80800080 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11281  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80800080 ))
  \Mmux_soc_basesoc_data_port_dat_w<0>11351  (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(\vns_rhs_array_muxed44[0] ),
    .I2(soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I5(soc_basesoc_write_from_slave),
    .O(soc_basesoc_data_port_we[1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr221 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> ),
    .O(\soc_basesoc_port_cmd_payload_addr[7] )
  );
  LUT6 #(
    .INIT ( 64'h5555555504400400 ))
  \lm32_cpu/kill_d  (
    .I0(\lm32_cpu/stall_m_6936 ),
    .I1(N1498),
    .I2(\lm32_cpu/branch_predict_taken_m_7081 ),
    .I3(\lm32_cpu/condition_met_m_7072 ),
    .I4(\lm32_cpu/branch_predict_m_7082 ),
    .I5(\lm32_cpu/exception_m_7080 ),
    .O(\lm32_cpu/kill_d_6615 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT81  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(soc_opsis_i2c_din[7]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT71  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(soc_opsis_i2c_din[6]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT61  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(soc_opsis_i2c_din[5]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT51  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(soc_opsis_i2c_din[4]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT41  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(soc_opsis_i2c_din[3]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT31  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(soc_opsis_i2c_din[2]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT21  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(soc_opsis_i2c_din[1]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT12  (
    .I0(vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(soc_opsis_i2c_din[0]),
    .I4(\Mmux_soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT11 ),
    .O(\soc_opsis_i2c_shift_reg_storage[7]_vns_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2314_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(soc_basesoc_sdram_bankmachine4_req_lock),
    .I1(soc_basesoc_port_cmd_valid),
    .I2(soc_basesoc_sdram_bankmachine5_req_lock),
    .I3(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ),
    .I4(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I5(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .O(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \lm32_cpu/interrupt_unit/_n0092_inv11  (
    .I0(\lm32_cpu/kill_x ),
    .I1(\lm32_cpu/csr_write_enable_x_7149 ),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/valid_x_7305 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/stall_x ),
    .O(\lm32_cpu/interrupt_unit/_n0092_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04004440 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT65  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(soc_suart_rx_clear1_6222),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(soc_dna_status[29]),
    .I4(Mmux_soc_basesoc_interface_adr101_9578),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT63 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT64_8723 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_valid),
    .I1(_n6723),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .I3(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .I4(soc_basesoc_sdram_bankmachine1_row_hit),
    .I5(soc_basesoc_sdram_cmd_valid),
    .O(\soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFF88F8877700700 ))
  \lm32_cpu/Mmux_bypass_data_1111  (
    .I0(\lm32_cpu/raw_m_11_9013 ),
    .I1(\lm32_cpu/raw_m_12_9014 ),
    .I2(\lm32_cpu/raw_w_1_6655 ),
    .I3(\lm32_cpu/reg_data_1 [0]),
    .I4(\lm32_cpu/w_result [0]),
    .I5(\lm32_cpu/Mmux_bypass_data_11 ),
    .O(\lm32_cpu/Mmux_bypass_data_111_8949 )
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \lm32_cpu/stall_a1  (
    .I0(\lm32_cpu/m_bypass_enable_m_7084 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/raw_m_11_9013 ),
    .I3(\lm32_cpu/raw_m_12_9014 ),
    .I4(\lm32_cpu/raw_m_0 ),
    .I5(\lm32_cpu/read_enable_0_d ),
    .O(\lm32_cpu/stall_a1_9060 )
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  _n11992_inv11 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_done),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(_n11992_inv)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  soc_suart_rx_clear1 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I2(soc_suart_rx_clear1_6222),
    .I3(vns_basesoc_csrbankarray_csrbank7_sel),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .O(soc_suart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \lm32_cpu/interrupt_unit/_n0082_inv1  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I2(\lm32_cpu/exception_q_w ),
    .I3(\lm32_cpu/eret_x_7150 ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/valid_x_7305 ),
    .O(\lm32_cpu/interrupt_unit/_n0082_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl2 (
    .I0(soc_basesoc_sram_we[2]),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(\vns_rhs_array_muxed44[12] ),
    .O(write_ctrl2_4589)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl3 (
    .I0(soc_basesoc_sram_we[3]),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(\vns_rhs_array_muxed44[12] ),
    .O(write_ctrl3_4590)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl6 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl6_4593)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl7 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl7_4594)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl10 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl10_4597)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl11 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl11_4598)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl14 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl14_4601)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl15 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl15_4602)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl18 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl18_4605)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl19 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl19_4606)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl22 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl22_4609)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl23 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl23_4610)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl26 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl26_4613)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl27 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl27_4614)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl30 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[11] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl30_4617)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl31 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[11] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl31_4618)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl34 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl34_4621)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl35 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl35_4622)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl38 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(Mmux_vns_rhs_array_muxed4421_9431),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl38_4625)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl39 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(Mmux_vns_rhs_array_muxed4421_9431),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl39_4626)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl42 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl42_4629)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl43 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl43_4630)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl46 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl46_4633)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl47 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl47_4634)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl50 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl50_4637)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl51 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl51_4638)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl54 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl54_4641)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl55 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl55_4642)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl58 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl58_4645)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl59 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl59_4646)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl62 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[2]),
    .O(write_ctrl62_4649)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl63 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[3]),
    .O(write_ctrl63_4650)
  );
  LUT6 #(
    .INIT ( 64'h0000000101000101 ))
  \vns_basesoc_slave_sel<0><28>12  (
    .I0(\vns_rhs_array_muxed44[16] ),
    .I1(\vns_rhs_array_muxed44[14] ),
    .I2(\vns_rhs_array_muxed44[13] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\vns_basesoc_slave_sel<0><28>13_8394 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl64 (
    .I0(soc_basesoc_sram_we[0]),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(\vns_rhs_array_muxed44[12] ),
    .O(write_ctrl)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl1 (
    .I0(soc_basesoc_sram_we[1]),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(\vns_rhs_array_muxed44[12] ),
    .O(write_ctrl1_4588)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl4 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl4_4591)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl5 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl5_4592)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl8 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl8_4595)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl9 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl9_4596)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl12 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl12_4599)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl13 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl13_4600)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl16 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl16_4603)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl17 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl17_4604)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl20 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl20_4607)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl21 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl21_4608)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl24 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl24_4611)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl25 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl25_4612)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl28 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[11] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl28_4615)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl29 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[11] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl29_4616)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl32 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl32_4619)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  write_ctrl33 (
    .I0(\vns_rhs_array_muxed44[12] ),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl33_4620)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl36 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(Mmux_vns_rhs_array_muxed4421_9431),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl36_4623)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl37 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(Mmux_vns_rhs_array_muxed4421_9431),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl37_4624)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl40 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl40_4627)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl41 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(Mmux_vns_rhs_array_muxed4421_9431),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl41_4628)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl44 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl44_4631)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl45 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl45_4632)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl48 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl48_4635)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl49 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[12] ),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(Mmux_vns_rhs_array_muxed44301_9430),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl49_4636)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl52 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl52_4639)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl53 (
    .I0(Mmux_vns_rhs_array_muxed4421_9431),
    .I1(\vns_rhs_array_muxed44[11] ),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl53_4640)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl56 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl56_4643)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  write_ctrl57 (
    .I0(Mmux_vns_rhs_array_muxed44301_9430),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(\vns_rhs_array_muxed44[11] ),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl57_4644)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl60 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[0]),
    .O(write_ctrl60_4647)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl61 (
    .I0(\vns_rhs_array_muxed44[11] ),
    .I1(Mmux_vns_rhs_array_muxed4421_9431),
    .I2(Mmux_vns_rhs_array_muxed44301_9430),
    .I3(\vns_rhs_array_muxed44[12] ),
    .I4(soc_basesoc_sram_we[1]),
    .O(write_ctrl61_4648)
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In11  (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ),
    .I3(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In11_8782 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  mux138_13 (
    .I0(soc_basesoc_sdram_phaseinjector2_address_storage[6]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(\vns_rhs_array_muxed44[1] ),
    .O(mux138_13_6149)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  mux139_14 (
    .I0(\vns_cache_state_FSM_FFd3-In1 ),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(vns_wb2csr_state_2269),
    .I3(\vns_rhs_array_muxed44[1] ),
    .I4(\soc_basesoc_interface_adr[0] ),
    .O(mux139_14_6158)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  mux139_13 (
    .I0(soc_basesoc_sdram_phaseinjector2_address_storage[7]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(vns_wb2csr_state_2269),
    .I5(\vns_rhs_array_muxed44[1] ),
    .O(mux139_13_6167)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  soc_suart_tx_clear1 (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I2(soc_suart_rx_clear1_6222),
    .I3(vns_basesoc_csrbankarray_csrbank7_sel),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .O(soc_suart_tx_clear)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \lm32_cpu/kill_f1  (
    .I0(\lm32_cpu/valid_d_7306 ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/kill_d_6615 ),
    .O(\lm32_cpu/kill_f )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA0020 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT72  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(_n130411),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(_n130441),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT7 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT71_8716 )
  );
  LUT6 #(
    .INIT ( 64'h8888F88888888888 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT58  (
    .I0(_n12999),
    .I1(soc_dna_status[36]),
    .I2(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(Mmux_soc_basesoc_interface_adr81_9582),
    .I5(soc_dna_status[12]),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT57_8839 )
  );
  LUT6 #(
    .INIT ( 64'hFFF88F8877700700 ))
  \lm32_cpu/Mmux_d_result_022  (
    .I0(\lm32_cpu/raw_m_01_9015 ),
    .I1(\lm32_cpu/raw_m_02_9016 ),
    .I2(\lm32_cpu/raw_w_0_6656 ),
    .I3(\lm32_cpu/reg_data_0 [0]),
    .I4(\lm32_cpu/w_result [0]),
    .I5(\lm32_cpu/Mmux_bypass_data_11 ),
    .O(\lm32_cpu/Mmux_d_result_021_8947 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT43  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_ctrl_bus_errors[19]),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT41_8521 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT4 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT42_8522 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT53  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_ctrl_bus_errors[20]),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT51_8525 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT5 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT52_8526 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT63  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_ctrl_bus_errors[21]),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT61_8529 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT6 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT62_8530 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT73  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_ctrl_bus_errors[22]),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT71_8533 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT7 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT72_8534 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT83  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_ctrl_bus_errors[23]),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT81_8537 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT8 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT82_8538 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT45  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_load_storage_27_2611),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT42_8566 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT43_8567 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT44_8568 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT55  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_load_storage_28_2610),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT52_8572 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT53_8573 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT54_8574 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT65  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_load_storage_29_2609),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT62_8578 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT63_8579 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT64_8580 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT75  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_load_storage_30_2608),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT72_8584 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT73_8585 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT74_8586 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT85  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_load_storage_31_2607),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT82_8590 ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT83_8591 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT84_8592 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA2A ))
  \lm32_cpu/load_store_unit/_n0270_inv2  (
    .I0(\lm32_cpu/load_store_unit/_n0270_inv1 ),
    .I1(\lm32_cpu/store_m_7078 ),
    .I2(\lm32_cpu/valid_m_7304 ),
    .I3(\lm32_cpu/stall_m_6936 ),
    .I4(\lm32_cpu/exception_m_7080 ),
    .O(\lm32_cpu/load_store_unit/_n0270_inv )
  );
  LUT6 #(
    .INIT ( 64'hF7FFFFFFFFFFFFFF ))
  mux138_124 (
    .I0(soc_basesoc_sdram_phaseinjector3_address_storage[6]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(vns_wb2csr_state_2269),
    .I3(\vns_cache_state_FSM_FFd3-In1 ),
    .I4(\vns_rhs_array_muxed44[0] ),
    .I5(\soc_basesoc_interface_adr[1] ),
    .O(mux138_124_6146)
  );
  LUT6 #(
    .INIT ( 64'hF7FFFFFFFFFFFFFF ))
  mux139_124 (
    .I0(soc_basesoc_sdram_phaseinjector3_address_storage[7]),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(vns_wb2csr_state_2269),
    .I3(\vns_cache_state_FSM_FFd3-In1 ),
    .I4(\vns_rhs_array_muxed44[0] ),
    .I5(\soc_basesoc_interface_adr[1] ),
    .O(mux139_124_6164)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  \vns_basesoc_slave_sel<3><28>1  (
    .I0(\vns_rhs_array_muxed44[27] ),
    .I1(\vns_basesoc_slave_sel<0><28>11_6202 ),
    .I2(\vns_rhs_array_muxed44[23] ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(vns_basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT13  (
    .I0(\soc_basesoc_interface_adr[10] ),
    .I1(\soc_basesoc_interface_adr[13] ),
    .I2(\soc_basesoc_interface_adr[9] ),
    .I3(\soc_basesoc_interface_adr[12] ),
    .I4(\soc_basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT11_8425 ),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT36  (
    .I0(vns_wb2csr_state_2269),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(\vns_cache_state_FSM_FFd3-In1 ),
    .I3(\vns_rhs_array_muxed44[1] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT35_8779 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result962  (
    .I0(\lm32_cpu/Mmux_x_result96_8851 ),
    .I1(\lm32_cpu/eba [9]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result961_8852 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result92  (
    .I0(\lm32_cpu/Mmux_x_result9 ),
    .I1(\lm32_cpu/eba [11]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result91_8857 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result62  (
    .I0(\lm32_cpu/Mmux_x_result6 ),
    .I1(\lm32_cpu/eba [10]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result61_8862 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result182  (
    .I0(\lm32_cpu/Mmux_x_result18 ),
    .I1(\lm32_cpu/eba [14]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result181_8867 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result152  (
    .I0(\lm32_cpu/Mmux_x_result15 ),
    .I1(\lm32_cpu/eba [13]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result151_8872 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result122  (
    .I0(\lm32_cpu/Mmux_x_result12 ),
    .I1(\lm32_cpu/eba [12]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_7177 ),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/csr_x [1]),
    .O(\lm32_cpu/Mmux_x_result121_8877 )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  soc_spiflash_bitbang_en_storage_rstpot (
    .I0(vns_basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(soc_spiflash_bitbang_en_storage_2249),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(soc_spiflash_bitbang_en_storage_rstpot_9452)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(Mmux_soc_basesoc_interface_adr91_9580),
    .I3(Mmux_soc_basesoc_interface_adr81_9582),
    .I4(soc_basesoc_sdram_phaseinjector3_command_issue_re2),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(soc_basesoc_sdram_phaseinjector3_command_issue_re2),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(\vns_cache_state_FSM_FFd3-In1 ),
    .I1(vns_basesoc_slave_sel[2]),
    .I2(vns_wb2csr_state_2269),
    .I3(\vns_rhs_array_muxed44[1] ),
    .I4(soc_basesoc_sdram_phaseinjector3_command_issue_re2),
    .I5(_n129931),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h8088888888888888 ))
  vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(soc_basesoc_sdram_phaseinjector3_command_issue_re2),
    .I1(_n129931),
    .I2(vns_wb2csr_state_2269),
    .I3(vns_basesoc_slave_sel[2]),
    .I4(\vns_cache_state_FSM_FFd3-In1 ),
    .I5(\vns_rhs_array_muxed44[1] ),
    .O(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  vns_basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(vns_basesoc_csrbankarray_csrbank7_sel),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  vns_basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(soc_suart_rx_clear1_6222),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(vns_basesoc_csrbankarray_csrbank0_sel),
    .I3(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  vns_basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(vns_basesoc_csrbankarray_csrbank0_sel),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(Mmux_soc_basesoc_interface_adr81_9582),
    .I5(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h00000020888888A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT3  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_opsis_i2c_master_storage[2]),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(N1130),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h00000020888888A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT4  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_opsis_i2c_master_storage[3]),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(N1132),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h00000020888888A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT5  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_opsis_i2c_master_storage[4]),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(N1134),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h00000020888888A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT6  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_opsis_i2c_master_storage[5]),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(N1136),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h00000020888888A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT7  (
    .I0(vns_basesoc_csrbankarray_csrbank3_sel),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_opsis_i2c_master_storage[6]),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .I5(N1138),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2311_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h5555544455550444 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o1261  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I1(soc_spiflash_sr[9]),
    .I2(soc_spiflash_clk_5530),
    .I3(soc_basesoc_sdram_bandwidth_period_5529),
    .I4(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I5(soc_spiflash_sr[5]),
    .O(\soc_spiflash_sr[31]_GND_1_o_MUX_796_o )
  );
  LUT6 #(
    .INIT ( 64'h1110101000101010 ))
  \Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_796_o111  (
    .I0(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o ),
    .I1(\soc_spiflash_counter[7]_GND_1_o_equal_1866_o ),
    .I2(soc_spiflash_sr[8]),
    .I3(soc_spiflash_clk_5530),
    .I4(soc_basesoc_sdram_bandwidth_period_5529),
    .I5(soc_spiflash_sr[4]),
    .O(\soc_spiflash_sr[31]_GND_1_o_MUX_797_o )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT31  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(memdat_4[2]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT41  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(memdat_4[3]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT51  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(memdat_4[4]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT61  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(memdat_4[5]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT71  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(memdat_4[6]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT81  (
    .I0(vns_basesoc_csrbankarray_csrbank7_sel),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(memdat_4[7]),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2335_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  Mmux_GND_1_o_GND_1_o_mux_1909_OUT12 (
    .I0(Mmux_GND_1_o_GND_1_o_mux_1909_OUT11_6176),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .O(GND_1_o_GND_1_o_mux_1909_OUT[10])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT1  (
    .I0(\soc_basesoc_interface_adr[9] ),
    .I1(\soc_basesoc_interface_adr[10] ),
    .I2(\soc_basesoc_interface_adr[13] ),
    .I3(\soc_basesoc_interface_adr[12] ),
    .I4(\soc_basesoc_interface_adr[11] ),
    .I5(N1294),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2330_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF8000FFFFFFFF ))
  _n11371_inv11 (
    .I0(vns_basesoc_slave_sel[3]),
    .I1(\vns_cache_state_FSM_FFd3-In1 ),
    .I2(soc_spiflash_clk_5530),
    .I3(soc_basesoc_sdram_bandwidth_period_5529),
    .I4(\soc_spiflash_counter[7]_PWR_1_o_equal_1871_o ),
    .I5(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .O(_n11371_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \vns_multiplexer_state_FSM_FFd2-In3  (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(vns_bankmachine2_state_FSM_FFd2_5197),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(_n7705),
    .I4(_n7385),
    .I5(_n7697),
    .O(\vns_multiplexer_state_FSM_FFd2-In3_8701 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr161 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<23> ),
    .O(\soc_basesoc_port_cmd_payload_addr[23] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr151 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<22> ),
    .O(\soc_basesoc_port_cmd_payload_addr[22] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr141 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<21> ),
    .O(\soc_basesoc_port_cmd_payload_addr[21] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr131 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<20> ),
    .O(\soc_basesoc_port_cmd_payload_addr[20] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr111 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<19> ),
    .O(\soc_basesoc_port_cmd_payload_addr[19] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr101 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<18> ),
    .O(\soc_basesoc_port_cmd_payload_addr[18] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr91 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<17> ),
    .O(\soc_basesoc_port_cmd_payload_addr[17] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr81 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<16> ),
    .O(\soc_basesoc_port_cmd_payload_addr[16] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr71 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<15> ),
    .O(\soc_basesoc_port_cmd_payload_addr[15] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr61 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<14> ),
    .O(\soc_basesoc_port_cmd_payload_addr[14] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr51 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<13> ),
    .O(\soc_basesoc_port_cmd_payload_addr[13] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr41 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<12> ),
    .O(\soc_basesoc_port_cmd_payload_addr[12] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr31 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<11> ),
    .O(\soc_basesoc_port_cmd_payload_addr[11] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr21 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<10> ),
    .O(\soc_basesoc_port_cmd_payload_addr[10] )
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT41  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(soc_spiflash_counter[3]),
    .I2(soc_spiflash_counter[1]),
    .I3(soc_spiflash_counter[2]),
    .I4(soc_spiflash_counter[0]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h41444444 ))
  \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT6  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(soc_spiflash_counter[5]),
    .I2(N1296),
    .I3(soc_spiflash_counter[2]),
    .I4(soc_spiflash_counter[1]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n11322_inv1 (
    .I0(soc_suart_phase_accumulator_tx_31_2415),
    .I1(soc_suart_tx_busy_2271),
    .I2(soc_suart_tx_bitcount[2]),
    .I3(soc_suart_tx_bitcount[3]),
    .I4(soc_suart_tx_bitcount[1]),
    .I5(soc_suart_sink_valid_soc_suart_sink_ready_AND_1295_o),
    .O(_n11322_inv)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr211 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<6> ),
    .O(\soc_basesoc_port_cmd_payload_addr[6] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr201 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<5> ),
    .O(\soc_basesoc_port_cmd_payload_addr[5] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr191 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<4> ),
    .O(\soc_basesoc_port_cmd_payload_addr[4] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr181 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<3> ),
    .O(\soc_basesoc_port_cmd_payload_addr[3] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr171 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<2> ),
    .O(\soc_basesoc_port_cmd_payload_addr[2] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr121 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<1> ),
    .O(\soc_basesoc_port_cmd_payload_addr[1] )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_soc_basesoc_port_cmd_payload_addr11 (
    .I0(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I1(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I2(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<0> ),
    .O(\soc_basesoc_port_cmd_payload_addr[0] )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT76  (
    .I0(soc_dna_status[14]),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1_6177),
    .I4(N2402),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT75 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \vns_multiplexer_state_FSM_FFd2-In6_SW0  (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(\vns_multiplexer_state_FSM_FFd2-In2_8700 ),
    .I2(\vns_multiplexer_state_FSM_FFd2-In3_8701 ),
    .I3(\vns_multiplexer_state_FSM_FFd2-In4_8702 ),
    .I4(vns_bankmachine5_state_FSM_FFd3_5211),
    .O(N2404)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \vns_multiplexer_state_FSM_FFd2-In6  (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(_n7218),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine4_state_FSM_FFd3_5191),
    .I4(N2404),
    .I5(vns_bankmachine0_state_FSM_FFd2_5182),
    .O(\vns_multiplexer_state_FSM_FFd2-In6_8703 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_soc_suart_tx_fifo_level0_cy<2>12  (
    .I0(soc_suart_tx_fifo_wrport_we),
    .I1(soc_suart_tx_fifo_level0[1]),
    .I2(soc_suart_tx_fifo_level0[0]),
    .I3(soc_suart_tx_fifo_level0[2]),
    .O(Mcount_soc_suart_tx_fifo_level0_cy[2])
  );
  LUT3 #(
    .INIT ( 8'hEB ))
  soc_basesoc_sdram_trrdcon_count_glue_set (
    .I0(soc_basesoc_sdram_trrdcon_valid),
    .I1(soc_basesoc_sdram_trrdcon_count_2328),
    .I2(soc_basesoc_sdram_trrdcon_ready_2329),
    .O(soc_basesoc_sdram_trrdcon_count_glue_set_9262)
  );
  LUT4 #(
    .INIT ( 16'hEE0E ))
  soc_basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(soc_basesoc_sdram_trrdcon_ready_2329),
    .I1(soc_basesoc_sdram_trrdcon_count_2328),
    .I2(soc_basesoc_sdram_trrdcon_valid),
    .I3(sys_rst),
    .O(soc_basesoc_sdram_trrdcon_ready_glue_rst_9230)
  );
  LUT6 #(
    .INIT ( 64'h1111111110101001 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6112  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(\soc_basesoc_interface_adr[0] ),
    .I5(soc_suart_rx_clear1_6222),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6112_8769 )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  vns_basesoc_grant_glue_set (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(vns_basesoc_grant_glue_set_9234)
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  soc_suart_rx_busy_glue_set (
    .I0(soc_suart_rx_busy_2273),
    .I1(soc_suart_rx_bitcount[3]),
    .I2(soc_suart_rx_bitcount[0]),
    .I3(vns_xilinxmultiregimpl2_regs1_11),
    .I4(_n11889_inv21),
    .I5(soc_suart_rx_r_24),
    .O(soc_suart_rx_busy_glue_set_9192)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBEFF ))
  soc_basesoc_sdram_time1_0_glue_set (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(soc_basesoc_sdram_max_time1_inv),
    .I2(soc_basesoc_sdram_time1[0]),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_time1_0_glue_set_9263)
  );
  LUT6 #(
    .INIT ( 64'hFFEEEFFEFFFFFFFF ))
  soc_basesoc_sdram_time1_1_glue_set (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(soc_basesoc_sdram_max_time1_inv),
    .I3(soc_basesoc_sdram_time1[1]),
    .I4(soc_basesoc_sdram_time1[0]),
    .I5(vns_multiplexer_state_FSM_FFd3_1317),
    .O(soc_basesoc_sdram_time1_1_glue_set_9264)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFBE ))
  soc_basesoc_sdram_time0_0_glue_set (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(soc_basesoc_sdram_time0[0]),
    .I2(soc_basesoc_sdram_max_time0_inv),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_time0_0_glue_set_9267)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFAF6 ))
  soc_basesoc_sdram_time0_1_glue_set (
    .I0(soc_basesoc_sdram_time0[1]),
    .I1(soc_basesoc_sdram_max_time0_inv),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(soc_basesoc_sdram_time0[0]),
    .I4(vns_multiplexer_state_FSM_FFd3_1317),
    .I5(vns_multiplexer_state_FSM_FFd1_1315),
    .O(soc_basesoc_sdram_time0_1_glue_set_9268)
  );
  LUT6 #(
    .INIT ( 64'hAA2AAAAAFA3AFAEA ))
  \lm32_cpu/decoder/Mmux_d_result_sel_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [0])
  );
  LUT6 #(
    .INIT ( 64'hA6AAAAAA59555555 ))
  \Mcount_soc_suart_tx_fifo_level0_xor<3>11  (
    .I0(soc_suart_tx_fifo_level0[3]),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT121 ),
    .I2(soc_suart_tx_trigger),
    .I3(vns_basesoc_csrbankarray_csrbank7_sel),
    .I4(Mmux_soc_basesoc_interface_we11_9565),
    .I5(Mcount_soc_suart_tx_fifo_level0_cy[2]),
    .O(\Result<3>7 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o2 (
    .I0(vns_basesoc_slave_sel[2]),
    .I1(vns_basesoc_csrbankarray_csrbank6_sel),
    .I2(vns_wb2csr_state_2269),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .O(vns_basesoc_csrbankarray_csrbank6_sel_vns_basesoc_csrbankarray_interface6_bank_bus_we_AND_1065_o)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(soc_basesoc_sdram_choose_req_grant_FSM_FFd4_1308),
    .I1(\soc_basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5251 ),
    .I2(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5245 ),
    .I3(\soc_basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5247 ),
    .I5(\soc_basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5249 ),
    .O(\soc_basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8543 )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \lm32_cpu/exception_x_stall_x_AND_1476_o2  (
    .I0(\lm32_cpu/valid_x_7305 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/stall_m_6936 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/exception_x_stall_x_AND_1476_o )
  );
  LUT5 #(
    .INIT ( 32'h54555555 ))
  \Mmux_soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT11  (
    .I0(soc_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(soc_basesoc_sdram_zqcs_executer_counter[3]),
    .I2(soc_basesoc_sdram_zqcs_executer_counter[2]),
    .I3(soc_basesoc_sdram_zqcs_executer_counter[4]),
    .I4(soc_basesoc_sdram_zqcs_executer_counter[1]),
    .O(\soc_basesoc_sdram_zqcs_executer_counter[4]_GND_1_o_mux_1915_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h44404444 ))
  soc_suart_sink_ready_rstpot (
    .I0(sys_rst),
    .I1(\GND_1_o_soc_suart_tx_bitcount[3]_MUX_741_o ),
    .I2(soc_suart_tx_busy_2271),
    .I3(soc_suart_sink_ready_1269),
    .I4(soc_suart_tx_fifo_readable_2276),
    .O(soc_suart_sink_ready_rstpot_9467)
  );
  LUT5 #(
    .INIT ( 32'h40020002 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT211_SW1  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(\soc_basesoc_interface_adr[1] ),
    .O(N2406)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT211  (
    .I0(_n13029),
    .I1(N2406),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT211_6217 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o2 (
    .I0(\soc_basesoc_interface_adr[9] ),
    .I1(\soc_basesoc_interface_adr[13] ),
    .I2(\soc_basesoc_interface_adr[10] ),
    .I3(\soc_basesoc_interface_adr[12] ),
    .I4(\soc_basesoc_interface_adr[11] ),
    .I5(Mmux_soc_basesoc_interface_we11_9565),
    .O(vns_basesoc_csrbankarray_csrbank3_sel_vns_basesoc_csrbankarray_interface3_bank_bus_we_AND_721_o)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  _n1300811 (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(\soc_basesoc_interface_adr[1] ),
    .O(_n130081)
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  _n1304121 (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(\soc_basesoc_interface_adr[0] ),
    .O(_n130412)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT311  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2332_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o11  (
    .I0(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o ),
    .I1(\soc_spiflash_i1[1]_PWR_1_o_equal_1859_o ),
    .I2(vns_basesoc_slave_sel[3]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(\soc_spiflash_bus_cyc_soc_spiflash_counter[7]_AND_1306_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \vns_basesoc_slave_sel<0><28>2  (
    .I0(\vns_rhs_array_muxed44[22] ),
    .I1(\vns_basesoc_slave_sel<0><28>12_8393 ),
    .I2(\vns_basesoc_slave_sel<0><28>11_6202 ),
    .I3(\vns_rhs_array_muxed44[27] ),
    .I4(\vns_basesoc_slave_sel<0><28>13_8394 ),
    .O(vns_basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \soc_basesoc_sdram_sequencer_counter[5]_PWR_1_o_equal_1895_o<5>1  (
    .I0(soc_basesoc_sdram_sequencer_counter[0]),
    .I1(soc_basesoc_sdram_sequencer_counter[1]),
    .I2(soc_basesoc_sdram_sequencer_counter[2]),
    .I3(soc_basesoc_sdram_sequencer_counter[5]),
    .I4(soc_basesoc_sdram_sequencer_counter[3]),
    .I5(soc_basesoc_sdram_sequencer_counter[4]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_PWR_1_o_equal_1895_o )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  Mmux_soc_basesoc_write_from_slave11 (
    .I0(vns_cache_state_FSM_FFd1_1318),
    .I1(vns_new_master_rdata_valid4_1157),
    .I2(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I3(vns_new_master_wdata_ready1_1155),
    .I4(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .O(soc_basesoc_write_from_slave)
  );
  LUT4 #(
    .INIT ( 16'h8202 ))
  soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o1 (
    .I0(vns_rhs_array_muxed6),
    .I1(vns_multiplexer_state_FSM_FFd1_1315),
    .I2(vns_multiplexer_state_FSM_FFd2_1316),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .O(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_ready_AND_243_o)
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  soc_basesoc_sdram_choose_req_ce1 (
    .I0(vns_multiplexer_state_FSM_FFd1_1315),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd3_1317),
    .I3(vns_rhs_array_muxed6),
    .O(soc_basesoc_sdram_choose_req_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1 (
    .I0(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> ),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I2(soc_basesoc_sdram_bankmachine6_req_lock),
    .I3(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I4(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I5(soc_basesoc_port_cmd_ready121),
    .O(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  soc_suart_tx_fifo_wrport_we1 (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(vns_basesoc_csrbankarray_csrbank7_sel),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(Mmux_soc_basesoc_interface_we11_9565),
    .I4(\soc_basesoc_interface_adr[2] ),
    .I5(soc_suart_tx_trigger),
    .O(soc_suart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr61 (
    .I0(\vns_rhs_array_muxed44[1] ),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[1] )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  Mmux_soc_basesoc_interface_adr11 (
    .I0(\vns_rhs_array_muxed44[0] ),
    .I1(vns_wb2csr_state_2269),
    .I2(vns_basesoc_slave_sel[2]),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\soc_basesoc_interface_adr[0] )
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  vns_basesoc_wait_inv11 (
    .I0(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I3(vns_basesoc_shared_ack),
    .O(vns_basesoc_wait_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFF5554 ))
  \lm32_cpu/stall_x1  (
    .I0(\lm32_cpu/kill_x ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I4(\lm32_cpu/stall_m_6936 ),
    .O(\lm32_cpu/stall_x )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0002 ))
  \lm32_cpu/load_store_unit/_n0232_inv2  (
    .I0(\lm32_cpu/store_q_m ),
    .I1(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I2(\lm32_cpu/load_store_unit/stall_wb_load_7414 ),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/_n0270_inv1 ),
    .O(\lm32_cpu/load_store_unit/_n0232_inv )
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_soc_suart_rx_fifo_level0_xor<2>11  (
    .I0(soc_suart_rx_fifo_level0[1]),
    .I1(soc_suart_rx_fifo_level0[0]),
    .I2(soc_suart_rx_fifo_level0[2]),
    .I3(soc_suart_rx_fifo_level0[3]),
    .I4(soc_suart_rx_fifo_level0[4]),
    .I5(soc_suart_source_valid_1270),
    .O(\Result<2>8 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sram_we<2>1  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I3(vns_basesoc_slave_sel[1]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sram_we<3>1  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I3(vns_basesoc_slave_sel[1]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sram_we<0>1  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I3(vns_basesoc_slave_sel[1]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \soc_basesoc_sram_we<1>1  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .I3(vns_basesoc_slave_sel[1]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_sram_we[1])
  );
  LUT4 #(
    .INIT ( 16'hA2F7 ))
  \lm32_cpu/instruction_unit/i_cyc_o_glue_set  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_9274 )
  );
  LUT6 #(
    .INIT ( 64'h5554555555555555 ))
  \Mmux_soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT11  (
    .I0(soc_basesoc_sdram_sequencer_counter[0]),
    .I1(soc_basesoc_sdram_sequencer_counter[4]),
    .I2(soc_basesoc_sdram_sequencer_counter[2]),
    .I3(soc_basesoc_sdram_sequencer_counter[3]),
    .I4(soc_basesoc_sdram_sequencer_counter[5]),
    .I5(soc_basesoc_sdram_sequencer_counter[1]),
    .O(\soc_basesoc_sdram_sequencer_counter[5]_GND_1_o_mux_1901_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine0_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(vns_bankmachine0_state_FSM_FFd1_1277),
    .I4(vns_bankmachine0_state_FSM_FFd2_5182),
    .I5(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9246)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine3_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(vns_bankmachine3_state_FSM_FFd1_1283),
    .I4(vns_bankmachine3_state_FSM_FFd2_5202),
    .I5(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9248)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine1_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(vns_bankmachine1_state_FSM_FFd1_1279),
    .I4(vns_bankmachine1_state_FSM_FFd2_5187),
    .I5(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9250)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine4_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(vns_bankmachine4_state_FSM_FFd1_1285),
    .I4(vns_bankmachine4_state_FSM_FFd2_5192),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9252)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine2_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(vns_bankmachine2_state_FSM_FFd1_1281),
    .I4(vns_bankmachine2_state_FSM_FFd2_5197),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9254)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine5_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(vns_bankmachine5_state_FSM_FFd1_1287),
    .I4(vns_bankmachine5_state_FSM_FFd2_5212),
    .I5(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9256)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine7_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(vns_bankmachine7_state_FSM_FFd1_1291),
    .I4(vns_bankmachine7_state_FSM_FFd2_5207),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9258)
  );
  LUT6 #(
    .INIT ( 64'h999999D999999999 ))
  soc_basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(soc_basesoc_sdram_bankmachine6_trccon_count[0]),
    .I1(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(vns_bankmachine6_state_FSM_FFd1_1289),
    .I4(vns_bankmachine6_state_FSM_FFd2_5217),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .O(soc_basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9260)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \vns_basesoc_slave_sel<4><28>1  (
    .I0(\vns_rhs_array_muxed44[28] ),
    .I1(vns_basesoc_grant_2331),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(vns_basesoc_slave_sel[4])
  );
  LUT6 #(
    .INIT ( 64'h08888888A8888888 ))
  \lm32_cpu/load_store_unit/wb_load_complete_rstpot  (
    .I0(\lm32_cpu/stall_m_6936 ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_7760 ),
    .I2(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I3(vns_basesoc_shared_ack),
    .I4(vns_basesoc_grant_2331),
    .I5(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .O(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_9462 )
  );
  LUT6 #(
    .INIT ( 64'hF7F700F780800080 ))
  soc_suart_tx_glue_rst (
    .I0(soc_suart_phase_accumulator_tx_31_2415),
    .I1(soc_suart_tx_busy_2271),
    .I2(\soc_suart_tx_reg[0]_PWR_1_o_MUX_736_o ),
    .I3(soc_suart_sink_valid_soc_suart_sink_ready_AND_1295_o),
    .I4(sys_rst),
    .I5(soc_suart_tx_2272),
    .O(soc_suart_tx_glue_rst_9237)
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  soc_basesoc_sram_bus_ack_rstpot (
    .I0(vns_basesoc_slave_sel[1]),
    .I1(soc_basesoc_sram_bus_ack_906),
    .I2(sys_rst),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I5(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(soc_basesoc_sram_bus_ack_rstpot_9464)
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  soc_basesoc_sdram_cmd_payload_ras_glue_set_SW0 (
    .I0(soc_basesoc_sdram_zqcs_timer_done1),
    .I1(vns_refresher_state_FSM_FFd1_1276),
    .I2(vns_refresher_state_FSM_FFd2_5169),
    .I3(soc_basesoc_sdram_sequencer_done1_1111),
    .I4(\soc_basesoc_sdram_zqcs_executer_start_soc_basesoc_sdram_zqcs_executer_counter[4]_AND_1312_o1 ),
    .O(N2388)
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<0>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[0]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[0])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<1>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[1]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[1])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<2>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[2]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<3>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[3]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<4>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[4]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[4])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<5>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[5]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<6>  (
    .I0(vns_basesoc_count[6]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[6])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<7>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[7]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[7])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<8>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[8]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<9>  (
    .I0(vns_basesoc_count[9]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[9])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<10>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[10]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[10])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<11>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[11]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[11])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<12>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[12]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[12])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<13>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[13]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<14>  (
    .I0(vns_basesoc_count[14]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[14])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_vns_basesoc_count_lut<15>  (
    .I0(vns_basesoc_grant_2331),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(vns_basesoc_shared_ack),
    .I3(vns_basesoc_count[15]),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[15])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<16>  (
    .I0(vns_basesoc_count[16]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[16])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<17>  (
    .I0(vns_basesoc_count[17]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[17])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<18>  (
    .I0(vns_basesoc_count[18]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[18])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_vns_basesoc_count_lut<19>  (
    .I0(vns_basesoc_count[19]),
    .I1(vns_basesoc_shared_ack),
    .I2(vns_basesoc_grant_2331),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I4(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mcount_vns_basesoc_count_lut[19])
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n11542_inv1 (
    .I0(vns_rhs_array_muxed10),
    .I1(vns_rhs_array_muxed6),
    .I2(vns_multiplexer_state_FSM_FFd1_1315),
    .I3(vns_multiplexer_state_FSM_FFd2_1316),
    .I4(vns_multiplexer_state_FSM_FFd3_1317),
    .I5(soc_basesoc_sdram_twtrcon_ready_2330),
    .O(_n11542_inv)
  );
  LUT6 #(
    .INIT ( 64'h1454555555555555 ))
  \Mcount_soc_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(soc_basesoc_sdram_twtrcon_count[0]),
    .I1(vns_multiplexer_state_FSM_FFd2_1316),
    .I2(vns_multiplexer_state_FSM_FFd1_1315),
    .I3(vns_multiplexer_state_FSM_FFd3_1317),
    .I4(vns_rhs_array_muxed6),
    .I5(vns_rhs_array_muxed10),
    .O(Mcount_soc_basesoc_sdram_twtrcon_count)
  );
  LUT5 #(
    .INIT ( 32'h55550001 ))
  \lm32_cpu/stall_x_inv301  (
    .I0(\lm32_cpu/stall_m_6936 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I4(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/instruction_unit/stall_x_inv )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<8>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<6> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [8]),
    .O(\lm32_cpu/instruction_unit/pc_a<8>1_9103 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<7>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<5> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [7]),
    .O(\lm32_cpu/instruction_unit/pc_a<7>1_9104 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<6>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<4> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [6]),
    .O(\lm32_cpu/instruction_unit/pc_a<6>1_9105 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<5>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<3> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [5]),
    .O(\lm32_cpu/instruction_unit/pc_a<5>1_9106 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<4>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<2> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [4]),
    .O(\lm32_cpu/instruction_unit/pc_a<4>1_9107 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<3>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<1> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [3]),
    .O(\lm32_cpu/instruction_unit/pc_a<3>1_9108 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<2>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<0> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [2]),
    .O(\lm32_cpu/instruction_unit/pc_a<2>1_9111 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<14>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<12> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/instruction_unit/pc_a<14>1_9127 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<13>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<11> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/instruction_unit/pc_a<13>1_9128 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<12>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<10> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/instruction_unit/pc_a<12>1_9129 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<11>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<9> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [11]),
    .O(\lm32_cpu/instruction_unit/pc_a<11>1_9130 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<10>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<8> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [10]),
    .O(\lm32_cpu/instruction_unit/pc_a<10>1_9131 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<15>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<13> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/instruction_unit/pc_a<15>1_9126 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<16>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<14> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/instruction_unit/pc_a<16>1_9125 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<17>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<15> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/instruction_unit/pc_a<17>1_9124 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<18>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<16> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/instruction_unit/pc_a<18>1_9123 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<19>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<17> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [19]),
    .O(\lm32_cpu/instruction_unit/pc_a<19>1_9122 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<20>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<18> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [20]),
    .O(\lm32_cpu/instruction_unit/pc_a<20>1_9121 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<21>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<19> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [21]),
    .O(\lm32_cpu/instruction_unit/pc_a<21>1_9120 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<22>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<20> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [22]),
    .O(\lm32_cpu/instruction_unit/pc_a<22>1_9119 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<23>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<21> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [23]),
    .O(\lm32_cpu/instruction_unit/pc_a<23>1_9118 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<24>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<22> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [24]),
    .O(\lm32_cpu/instruction_unit/pc_a<24>1_9117 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<25>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<23> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [25]),
    .O(\lm32_cpu/instruction_unit/pc_a<25>1_9116 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<26>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<24> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [26]),
    .O(\lm32_cpu/instruction_unit/pc_a<26>1_9115 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<27>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<25> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [27]),
    .O(\lm32_cpu/instruction_unit/pc_a<27>1_9114 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<28>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<26> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [28]),
    .O(\lm32_cpu/instruction_unit/pc_a<28>1_9113 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<29>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<27> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/instruction_unit/pc_a<29>1_9112 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<30>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<28> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [30]),
    .O(\lm32_cpu/instruction_unit/pc_a<30>1_9110 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAAAA0222AAAA ))
  \lm32_cpu/instruction_unit/pc_a<31>1  (
    .I0(\lm32_cpu/instruction_unit/pc_f[31]_GND_23_o_add_6_OUT<29> ),
    .I1(\lm32_cpu/bi_unconditional ),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/valid_d_7306 ),
    .I5(\lm32_cpu/branch_target_d [31]),
    .O(\lm32_cpu/instruction_unit/pc_a<31>1_9109 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF100010001000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT76_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(soc_suart_rx_clear1_6222),
    .I3(soc_dna_status[30]),
    .I4(_n12999),
    .I5(soc_dna_status[38]),
    .O(N2402)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEEEFE ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_SW1 (
    .I0(soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o),
    .I1(soc_basesoc_sdram_bankmachine7_req_lock),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I5(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(N2408)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we (
    .I0(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I2(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I3(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .I4(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> ),
    .I5(N2408),
    .O(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEEEFE ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_SW1 (
    .I0(soc_basesoc_sdram_interface_bank0_lock_soc_basesoc_sdram_interface_bank3_lock_OR_447_o),
    .I1(soc_basesoc_sdram_bankmachine6_req_lock),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I5(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(N2410)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I1(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<9> ),
    .I2(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I3(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I4(N2410),
    .I5(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> ),
    .O(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624)
  );
  LUT5 #(
    .INIT ( 32'h11011111 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In17_SW0  (
    .I0(soc_basesoc_port_cmd_ready11_6192),
    .I1(\vns_litedramwishbone2native_state_FSM_FFd1-In16_8786 ),
    .I2(soc_basesoc_port_cmd_ready121),
    .I3(soc_basesoc_sdram_bankmachine6_req_lock),
    .I4(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<7> ),
    .O(N2412)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \vns_litedramwishbone2native_state_FSM_FFd1-In17  (
    .I0(vns_litedramwishbone2native_state_FSM_FFd1_1320),
    .I1(vns_litedramwishbone2native_state_FSM_FFd2_1319),
    .I2(soc_basesoc_sdram_bankmachine4_req_lock),
    .I3(soc_basesoc_sdram_bankmachine5_req_lock),
    .I4(N2412),
    .I5(\soc_basesoc_adr[29]_GND_1_o_add_873_OUT<8> ),
    .O(\vns_litedramwishbone2native_state_FSM_FFd1-In17_8787 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I2(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we_3627),
    .I2(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>17 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we_3624),
    .I2(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>18 )
  );
  LUT4 #(
    .INIT ( 16'h2002 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6114_SW0  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(\soc_basesoc_interface_adr[2] ),
    .O(N2414)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEA55554440 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6114  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(soc_suart_rx_clear1_6222),
    .I3(N2414),
    .I4(_n130171),
    .I5(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT6112_8769 ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT611 )
  );
  LUT6 #(
    .INIT ( 64'h4666466657774666 ))
  \lm32_cpu/load_store_unit/d_stb_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I1(\lm32_cpu/load_store_unit/_n0270_inv1 ),
    .I2(vns_basesoc_grant_2331),
    .I3(vns_basesoc_shared_ack),
    .I4(\lm32_cpu/store_q_m ),
    .I5(\lm32_cpu/stall_m_6936 ),
    .O(\lm32_cpu/load_store_unit/d_stb_o_glue_set_9277 )
  );
  LUT6 #(
    .INIT ( 64'hBF3F3F2AFFFFFFAA ))
  \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_port_cmd_ready3),
    .I2(soc_basesoc_port_cmd_valid),
    .I3(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I5(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we1),
    .O(Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2])
  );
  LUT6 #(
    .INIT ( 64'hBF3F3F2AFFFFFFAA ))
  \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(soc_basesoc_port_cmd_ready21),
    .I2(soc_basesoc_port_cmd_ready3),
    .I3(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(soc_basesoc_port_cmd_valid),
    .O(Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we1),
    .I3(soc_basesoc_port_cmd_ready11_6192),
    .I4(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<3>13 )
  );
  LUT6 #(
    .INIT ( 64'h88F888F8FFFF88F8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT26_SW0  (
    .I0(_n129961_9575),
    .I1(soc_dna_status[41]),
    .I2(N2406),
    .I3(Mmux_soc_basesoc_interface_adr101_9578),
    .I4(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT23_8829 ),
    .I5(Mmux_soc_basesoc_interface_adr81_9582),
    .O(N2416)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT26  (
    .I0(vns_basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT111_6216 ),
    .I2(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT2 ),
    .I3(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT22_8828 ),
    .I4(_n13029),
    .I5(N2416),
    .O(\GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000008080008080 ))
  \vns_basesoc_slave_sel<0><28>13  (
    .I0(\vns_basesoc_slave_sel<0><28>11_6202 ),
    .I1(\vns_basesoc_slave_sel<0><28>12_8393 ),
    .I2(\vns_basesoc_slave_sel<0><28>13_8394 ),
    .I3(vns_basesoc_grant_2331),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(\vns_basesoc_slave_sel<0><28>1 )
  );
  LUT5 #(
    .INIT ( 32'h8AAABAAA ))
  soc_spiflash_bus_ack_glue_set (
    .I0(soc_spiflash_bus_ack_2280),
    .I1(soc_spiflash_counter[5]),
    .I2(soc_spiflash_counter[7]),
    .I3(\soc_spiflash_counter[7]_GND_1_o_equal_1864_o<7>1_6181 ),
    .I4(soc_spiflash_counter[0]),
    .O(soc_spiflash_bus_ack_glue_set_9199)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(vns_bankmachine0_state_FSM_FFd1_1277),
    .I1(vns_bankmachine0_state_FSM_FFd2_5182),
    .I2(vns_bankmachine0_state_FSM_FFd3_5181),
    .I3(soc_basesoc_sdram_bankmachine0_trccon_ready_2284),
    .I4(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .O(soc_basesoc_sdram_bankmachine0_row_opened_glue_set_9238)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(vns_bankmachine1_state_FSM_FFd1_1279),
    .I1(vns_bankmachine1_state_FSM_FFd2_5187),
    .I2(vns_bankmachine1_state_FSM_FFd3_5186),
    .I3(soc_basesoc_sdram_bankmachine1_trccon_ready_2289),
    .I4(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .O(soc_basesoc_sdram_bankmachine1_row_opened_glue_set_9239)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(vns_bankmachine2_state_FSM_FFd1_1281),
    .I1(vns_bankmachine2_state_FSM_FFd2_5197),
    .I2(vns_bankmachine2_state_FSM_FFd3_5196),
    .I3(soc_basesoc_sdram_bankmachine2_trccon_ready_2294),
    .I4(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .O(soc_basesoc_sdram_bankmachine2_row_opened_glue_set_9240)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(vns_bankmachine3_state_FSM_FFd1_1283),
    .I1(vns_bankmachine3_state_FSM_FFd2_5202),
    .I2(vns_bankmachine3_state_FSM_FFd3_5201),
    .I3(soc_basesoc_sdram_bankmachine3_trccon_ready_2299),
    .I4(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .O(soc_basesoc_sdram_bankmachine3_row_opened_glue_set_9241)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(vns_bankmachine4_state_FSM_FFd1_1285),
    .I1(vns_bankmachine4_state_FSM_FFd2_5192),
    .I2(vns_bankmachine4_state_FSM_FFd3_5191),
    .I3(soc_basesoc_sdram_bankmachine4_trccon_ready_2304),
    .I4(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .O(soc_basesoc_sdram_bankmachine4_row_opened_glue_set_9242)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(vns_bankmachine5_state_FSM_FFd1_1287),
    .I1(vns_bankmachine5_state_FSM_FFd2_5212),
    .I2(vns_bankmachine5_state_FSM_FFd3_5211),
    .I3(soc_basesoc_sdram_bankmachine5_trccon_ready_2309),
    .I4(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .O(soc_basesoc_sdram_bankmachine5_row_opened_glue_set_9243)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(vns_bankmachine6_state_FSM_FFd1_1289),
    .I1(vns_bankmachine6_state_FSM_FFd2_5217),
    .I2(vns_bankmachine6_state_FSM_FFd3_5216),
    .I3(soc_basesoc_sdram_bankmachine6_trccon_ready_2314),
    .I4(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .O(soc_basesoc_sdram_bankmachine6_row_opened_glue_set_9244)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  soc_basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(vns_bankmachine7_state_FSM_FFd1_1291),
    .I1(vns_bankmachine7_state_FSM_FFd2_5207),
    .I2(vns_bankmachine7_state_FSM_FFd3_5206),
    .I3(soc_basesoc_sdram_bankmachine7_trccon_ready_2319),
    .I4(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .O(soc_basesoc_sdram_bankmachine7_row_opened_glue_set_9245)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \lm32_cpu/exception_x_stall_x_AND_1476_o11  (
    .I0(\lm32_cpu/kill_x ),
    .I1(\lm32_cpu/stall_m_6936 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8276 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd3_8274 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8275 ),
    .I5(\lm32_cpu/valid_x_7305 ),
    .O(\lm32_cpu/exception_x_stall_x_AND_1476_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \lm32_cpu/load_store_unit/_n0232_inv11  (
    .I0(\lm32_cpu/exception_m_7080 ),
    .I1(\lm32_cpu/valid_m_7304 ),
    .I2(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .I3(\lm32_cpu/store_m_7078 ),
    .I4(\lm32_cpu/load_store_unit/stall_wb_load_7414 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .O(\lm32_cpu/load_store_unit/_n0232_inv1 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_soc_suart_rx_fifo_level0_cy<2>12  (
    .I0(soc_suart_source_valid_1270),
    .I1(soc_suart_rx_fifo_level0[1]),
    .I2(soc_suart_rx_fifo_level0[2]),
    .I3(soc_suart_rx_fifo_level0[0]),
    .O(Mcount_soc_suart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_soc_suart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_soc_suart_rx_fifo_level0_lut[3]),
    .I1(soc_suart_source_valid_1270),
    .I2(soc_suart_rx_fifo_level0[1]),
    .I3(soc_suart_rx_fifo_level0[2]),
    .I4(soc_suart_rx_fifo_level0[0]),
    .O(\Result<3>8 )
  );
  LUT5 #(
    .INIT ( 32'h04400442 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT24  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(\soc_basesoc_interface_adr[1] ),
    .I3(\soc_basesoc_interface_adr[0] ),
    .I4(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT23_8829 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \vns_basesoc_slave_sel<2><28>1_1  (
    .I0(\vns_rhs_array_muxed44[24] ),
    .I1(\vns_rhs_array_muxed44[25] ),
    .I2(\vns_rhs_array_muxed44[26] ),
    .I3(\vns_rhs_array_muxed44[27] ),
    .I4(N1573),
    .I5(\vns_rhs_array_muxed44[23] ),
    .O(\vns_basesoc_slave_sel<2><28>1_9801 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_0_1 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage_0_1_9802)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_phase_sel_1 (
    .C(sys2x_clk),
    .D(soc_phase_sel_GND_1_o_MUX_1639_o),
    .R(sys2x_rst),
    .Q(soc_phase_sel_1_9803)
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_bank_0_rstpot_9804),
    .Q(soc_half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_bank_1_rstpot_9805),
    .Q(soc_half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record0_bank_2_rstpot_9806),
    .Q(soc_half_rate_phy_record0_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record1_bank_0_rstpot_9807),
    .Q(soc_half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record1_bank_1_rstpot_9808),
    .Q(soc_half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(soc_half_rate_phy_record1_bank_2_rstpot_9809),
    .Q(soc_half_rate_phy_record1_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  soc_half_rate_phy_record0_bank_0_rstpot (
    .I0(soc_basesoc_sdram_dfi_p0_bank[0]),
    .I1(soc_basesoc_sdram_phaseinjector2_baddress_storage[0]),
    .I2(soc_basesoc_sdram_phaseinjector0_baddress_storage[0]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .I5(_n11137),
    .O(soc_half_rate_phy_record0_bank_0_rstpot_9804)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  soc_half_rate_phy_record0_bank_1_rstpot (
    .I0(soc_basesoc_sdram_dfi_p0_bank[1]),
    .I1(soc_basesoc_sdram_phaseinjector2_baddress_storage[1]),
    .I2(soc_basesoc_sdram_phaseinjector0_baddress_storage[1]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .I5(_n11137),
    .O(soc_half_rate_phy_record0_bank_1_rstpot_9805)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  soc_half_rate_phy_record0_bank_2_rstpot (
    .I0(soc_basesoc_sdram_dfi_p0_bank[2]),
    .I1(soc_basesoc_sdram_phaseinjector2_baddress_storage[2]),
    .I2(soc_basesoc_sdram_phaseinjector0_baddress_storage[2]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .I5(_n11137),
    .O(soc_half_rate_phy_record0_bank_2_rstpot_9806)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  soc_half_rate_phy_record1_bank_0_rstpot (
    .I0(soc_basesoc_sdram_dfi_p1_bank[0]),
    .I1(soc_basesoc_sdram_phaseinjector3_baddress_storage[0]),
    .I2(soc_basesoc_sdram_phaseinjector1_baddress_storage[0]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .I5(_n11137),
    .O(soc_half_rate_phy_record1_bank_0_rstpot_9807)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  soc_half_rate_phy_record1_bank_1_rstpot (
    .I0(soc_basesoc_sdram_dfi_p1_bank[1]),
    .I1(soc_basesoc_sdram_phaseinjector3_baddress_storage[1]),
    .I2(soc_basesoc_sdram_phaseinjector1_baddress_storage[1]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .I5(_n11137),
    .O(soc_half_rate_phy_record1_bank_1_rstpot_9808)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  soc_half_rate_phy_record1_bank_2_rstpot (
    .I0(soc_basesoc_sdram_dfi_p1_bank[2]),
    .I1(soc_basesoc_sdram_phaseinjector3_baddress_storage[2]),
    .I2(soc_basesoc_sdram_phaseinjector1_baddress_storage[2]),
    .I3(soc_phase_sel_3_9815),
    .I4(soc_basesoc_sdram_storage_0_2_9812),
    .I5(_n11137),
    .O(soc_half_rate_phy_record1_bank_2_rstpot_9809)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_grant_1 (
    .C(sys_clk),
    .D(vns_basesoc_grant_glue_set_9234),
    .R(sys_rst),
    .Q(vns_basesoc_grant_1_9810)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_grant_2 (
    .C(sys_clk),
    .D(vns_basesoc_grant_glue_set_9234),
    .R(sys_rst),
    .Q(vns_basesoc_grant_2_9811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_0_2 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage_0_2_9812)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  soc_basesoc_sdram_storage_0_3 (
    .C(sys_clk),
    .CE(vns_basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(vns_rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(soc_basesoc_sdram_storage_0_3_9813)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_phase_sel_2 (
    .C(sys2x_clk),
    .D(soc_phase_sel_GND_1_o_MUX_1639_o),
    .R(sys2x_rst),
    .Q(soc_phase_sel_2_9814)
  );
  FDR #(
    .INIT ( 1'b0 ))
  soc_phase_sel_3 (
    .C(sys2x_clk),
    .D(soc_phase_sel_GND_1_o_MUX_1639_o),
    .R(sys2x_rst),
    .Q(soc_phase_sel_3_9815)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4411_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed4411_9816)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44121_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed44121_9817)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44231_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed442311_9818)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44251_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed442512)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4431_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed4431_9820)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44241_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed442412)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed4441_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed4441_9822)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44301_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed443012)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_vns_rhs_array_muxed44261_1 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(vns_basesoc_grant_3_9826),
    .O(Mmux_vns_rhs_array_muxed442612)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_vns_rhs_array_muxed4811_1 (
    .I0(vns_basesoc_grant_3_9826),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .I2(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .O(Mmux_vns_rhs_array_muxed4811_9825)
  );
  FDR #(
    .INIT ( 1'b0 ))
  vns_basesoc_grant_3 (
    .C(sys_clk),
    .D(vns_basesoc_grant_glue_set_9234),
    .R(sys_rst),
    .Q(vns_basesoc_grant_3_9826)
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<1>_INV_0  (
    .I(soc_basesoc_value[1]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<1> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<2>_INV_0  (
    .I(soc_basesoc_value[2]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<2> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<3>_INV_0  (
    .I(soc_basesoc_value[3]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<3> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<4>_INV_0  (
    .I(soc_basesoc_value[4]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<4> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<5>_INV_0  (
    .I(soc_basesoc_value[5]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<5> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<6>_INV_0  (
    .I(soc_basesoc_value[6]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<6> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<7>_INV_0  (
    .I(soc_basesoc_value[7]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<7> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<8>_INV_0  (
    .I(soc_basesoc_value[8]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<8> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<9>_INV_0  (
    .I(soc_basesoc_value[9]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<9> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<10>_INV_0  (
    .I(soc_basesoc_value[10]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<10> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<11>_INV_0  (
    .I(soc_basesoc_value[11]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<11> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<12>_INV_0  (
    .I(soc_basesoc_value[12]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<12> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<13>_INV_0  (
    .I(soc_basesoc_value[13]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<13> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<14>_INV_0  (
    .I(soc_basesoc_value[14]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<14> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<15>_INV_0  (
    .I(soc_basesoc_value[15]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<15> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<16>_INV_0  (
    .I(soc_basesoc_value[16]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<16> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<17>_INV_0  (
    .I(soc_basesoc_value[17]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<17> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<18>_INV_0  (
    .I(soc_basesoc_value[18]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<18> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<19>_INV_0  (
    .I(soc_basesoc_value[19]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<19> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<20>_INV_0  (
    .I(soc_basesoc_value[20]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<20> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<21>_INV_0  (
    .I(soc_basesoc_value[21]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<21> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<22>_INV_0  (
    .I(soc_basesoc_value[22]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<22> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<23>_INV_0  (
    .I(soc_basesoc_value[23]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<23> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<24>_INV_0  (
    .I(soc_basesoc_value[24]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<24> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<25>_INV_0  (
    .I(soc_basesoc_value[25]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<25> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<26>_INV_0  (
    .I(soc_basesoc_value[26]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<26> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<27>_INV_0  (
    .I(soc_basesoc_value[27]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<27> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<28>_INV_0  (
    .I(soc_basesoc_value[28]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<28> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<29>_INV_0  (
    .I(soc_basesoc_value[29]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<29> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<30>_INV_0  (
    .I(soc_basesoc_value[30]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<30> )
  );
  INV   \Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<31>_INV_0  (
    .I(soc_basesoc_value[31]),
    .O(\Msub_soc_basesoc_value[31]_GND_1_o_sub_1785_OUT_lut<31> )
  );
  INV   \Madd_n6326_lut<0>_INV_0  (
    .I(soc_basesoc_sdram_bandwidth_period_5529),
    .O(Madd_n6326_lut[0])
  );
  INV   \Madd_n6244_lut<2>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_1_2414),
    .O(\Madd_n6244_lut[2] )
  );
  INV   \Madd_n6244_lut<4>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_3_2412),
    .O(\Madd_n6244_lut[4] )
  );
  INV   \Madd_n6244_lut<5>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_4_2411),
    .O(\Madd_n6244_lut[5] )
  );
  INV   \Madd_n6244_lut<7>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_6_2409),
    .O(\Madd_n6244_lut[7] )
  );
  INV   \Madd_n6244_lut<9>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_8_2407),
    .O(\Madd_n6244_lut[9] )
  );
  INV   \Madd_n6244_lut<10>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_9_2406),
    .O(\Madd_n6244_lut[10] )
  );
  INV   \Madd_n6244_lut<11>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_10_2405),
    .O(\Madd_n6244_lut[11] )
  );
  INV   \Madd_n6244_lut<12>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_11_2404),
    .O(\Madd_n6244_lut[12] )
  );
  INV   \Madd_n6244_lut<13>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_12_2403),
    .O(\Madd_n6244_lut[13] )
  );
  INV   \Madd_n6244_lut<14>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_13_2402),
    .O(\Madd_n6244_lut[14] )
  );
  INV   \Madd_n6244_lut<15>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_14_2401),
    .O(\Madd_n6244_lut[15] )
  );
  INV   \Madd_n6244_lut<17>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_16_2399),
    .O(\Madd_n6244_lut[17] )
  );
  INV   \Madd_n6244_lut<18>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_17_2398),
    .O(\Madd_n6244_lut[18] )
  );
  INV   \Madd_n6244_lut<20>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_19_2396),
    .O(\Madd_n6244_lut[20] )
  );
  INV   \Madd_n6244_lut<23>_INV_0  (
    .I(soc_suart_phase_accumulator_tx_22_2393),
    .O(\Madd_n6244_lut[23] )
  );
  INV   \Madd_n6248_lut<2>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_1_2445),
    .O(\Madd_n6248_lut[2] )
  );
  INV   \Madd_n6248_lut<4>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_3_2443),
    .O(\Madd_n6248_lut[4] )
  );
  INV   \Madd_n6248_lut<5>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_4_2442),
    .O(\Madd_n6248_lut[5] )
  );
  INV   \Madd_n6248_lut<7>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_6_2440),
    .O(\Madd_n6248_lut[7] )
  );
  INV   \Madd_n6248_lut<9>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_8_2438),
    .O(\Madd_n6248_lut[9] )
  );
  INV   \Madd_n6248_lut<10>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_9_2437),
    .O(\Madd_n6248_lut[10] )
  );
  INV   \Madd_n6248_lut<11>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_10_2436),
    .O(\Madd_n6248_lut[11] )
  );
  INV   \Madd_n6248_lut<12>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_11_2435),
    .O(\Madd_n6248_lut[12] )
  );
  INV   \Madd_n6248_lut<13>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_12_2434),
    .O(\Madd_n6248_lut[13] )
  );
  INV   \Madd_n6248_lut<14>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_13_2433),
    .O(\Madd_n6248_lut[14] )
  );
  INV   \Madd_n6248_lut<15>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_14_2432),
    .O(\Madd_n6248_lut[15] )
  );
  INV   \Madd_n6248_lut<17>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_16_2430),
    .O(\Madd_n6248_lut[17] )
  );
  INV   \Madd_n6248_lut<18>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_17_2429),
    .O(\Madd_n6248_lut[18] )
  );
  INV   \Madd_n6248_lut<20>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_19_2427),
    .O(\Madd_n6248_lut[20] )
  );
  INV   \Madd_n6248_lut<23>_INV_0  (
    .I(soc_suart_phase_accumulator_rx_22_2424),
    .O(\Madd_n6248_lut[23] )
  );
  INV   \Mcount_soc_crg_por_lut<1>_INV_0  (
    .I(soc_crg_por[1]),
    .O(Mcount_soc_crg_por_lut[1])
  );
  INV   \Mcount_soc_crg_por_lut<2>_INV_0  (
    .I(soc_crg_por[2]),
    .O(Mcount_soc_crg_por_lut[2])
  );
  INV   \Mcount_soc_crg_por_lut<3>_INV_0  (
    .I(soc_crg_por[3]),
    .O(Mcount_soc_crg_por_lut[3])
  );
  INV   \Mcount_soc_crg_por_lut<4>_INV_0  (
    .I(soc_crg_por[4]),
    .O(Mcount_soc_crg_por_lut[4])
  );
  INV   \Mcount_soc_crg_por_lut<5>_INV_0  (
    .I(soc_crg_por[5]),
    .O(Mcount_soc_crg_por_lut[5])
  );
  INV   \Mcount_soc_crg_por_lut<6>_INV_0  (
    .I(soc_crg_por[6]),
    .O(Mcount_soc_crg_por_lut[6])
  );
  INV   \Mcount_soc_crg_por_lut<7>_INV_0  (
    .I(soc_crg_por[7]),
    .O(Mcount_soc_crg_por_lut[7])
  );
  INV   \Mcount_soc_crg_por_lut<8>_INV_0  (
    .I(soc_crg_por[8]),
    .O(Mcount_soc_crg_por_lut[8])
  );
  INV   \Mcount_soc_crg_por_lut<9>_INV_0  (
    .I(soc_crg_por[9]),
    .O(Mcount_soc_crg_por_lut[9])
  );
  INV   \Mcount_soc_crg_por_lut<10>_INV_0  (
    .I(soc_crg_por[10]),
    .O(Mcount_soc_crg_por_lut[10])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<1>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[1]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[1])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<2>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[2]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[2])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<3>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[3]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[3])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<4>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[4]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[4])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<5>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[5]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[5])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<6>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[6]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[6])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<7>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[7]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[7])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<8>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[8]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[8])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<9>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[9]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[9])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<10>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[10]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[10])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<11>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[11]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[11])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<12>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[12]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[12])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<13>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[13]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[13])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<14>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[14]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[14])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<15>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[15]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[15])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<16>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[16]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[16])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<17>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[17]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[17])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<18>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[18]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[18])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<19>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[19]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[19])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<20>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[20]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[20])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<21>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[21]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[21])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<22>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[22]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[22])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<23>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[23]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[23])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<24>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[24]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[24])
  );
  INV   \Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut<25>_INV_0  (
    .I(soc_basesoc_sdram_zqcs_timer_count1[25]),
    .O(Mcount_soc_basesoc_sdram_zqcs_timer_count1_lut[25])
  );
  INV   \Mcount_soc_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(soc_basesoc_ctrl_bus_errors[0]),
    .O(Mcount_soc_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \lm32_cpu/Mcount_cc_lut<0>_INV_0  (
    .I(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mcount_cc_lut [0])
  );
  INV   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_lut<0>_INV_0  (
    .I(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_23_o_add_6_OUT_lut<0> )
  );
  INV   soc_front_panel_switches1_INV_0 (
    .I(pwrsw_IBUF_3),
    .O(soc_front_panel_switches)
  );
  INV   soc_half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(soc_half_rate_phy_sdram_half_clk_n)
  );
  INV   soc_crg_clk_sdram_half_shifted_INV_615_o1_INV_0 (
    .I(soc_crg_clk_sdram_half_shifted),
    .O(soc_crg_clk_sdram_half_shifted_INV_615_o)
  );
  INV   soc_phase_sel_INV_35_o1_INV_0 (
    .I(soc_phase_sel_253),
    .O(soc_phase_sel_INV_35_o)
  );
  INV   soc_suart_rx_trigger1_INV_0 (
    .I(soc_suart_rx_fifo_readable_2277),
    .O(soc_suart_rx_trigger)
  );
  INV   soc_half_rate_phy_drive_dq_n01_INV_0 (
    .I(soc_half_rate_phy_drive_dq_n1_BRB0_9562),
    .O(soc_half_rate_phy_drive_dq_n1)
  );
  INV   soc_half_rate_phy_dqs_t_d11_INV_0 (
    .I(soc_half_rate_phy_r_dfi_wrdata_en[5]),
    .O(soc_half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(soc_front_panel_leds_storage[0]),
    .O(hdled_OBUF_3538)
  );
  INV   pwled1_INV_0 (
    .I(soc_front_panel_leds_storage[1]),
    .O(pwled_OBUF_3539)
  );
  INV   soc_opsis_i2c_fx2_reset_storage_inv1_INV_0 (
    .I(soc_opsis_i2c_fx2_reset_storage_2164),
    .O(soc_opsis_i2c_fx2_reset_storage_inv)
  );
  INV   vns_opsisi2c_storage_inv1_INV_0 (
    .I(vns_opsisi2c_storage_2180),
    .O(vns_opsisi2c_storage_inv)
  );
  INV   \soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(soc_basesoc_sdram_bandwidth_counter_23_2384),
    .O(\soc_basesoc_sdram_bandwidth_counter_soc_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_soc_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(soc_suart_tx_fifo_produce[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_soc_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(soc_half_rate_phy_phase_half_183),
    .O(Result)
  );
  INV   \Mcount_soc_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(soc_suart_tx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_soc_dna_cnt_xor<0>11_INV_0  (
    .I(soc_dna_cnt[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_soc_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(soc_suart_rx_fifo_produce[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_soc_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(soc_suart_rx_fifo_consume[0]),
    .O(\Result<0>10 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>32 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_soc_suart_rx_bitcount_xor<0>11_INV_0  (
    .I(soc_suart_rx_bitcount[0]),
    .O(\Result<0>43 )
  );
  INV   \Mcount_soc_suart_tx_bitcount_xor<0>11_INV_0  (
    .I(soc_suart_tx_bitcount[0]),
    .O(\Result<0>44 )
  );
  INV   \Mmux_soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT11_INV_0  (
    .I(soc_spiflash_counter[0]),
    .O(\soc_spiflash_counter[7]_GND_1_o_mux_1876_OUT<0> )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_soc_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(soc_suart_tx_fifo_level0[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>34 )
  );
  INV   \Mcount_soc_basesoc_sdram_timer_count1_lut<0>_INV_0  (
    .I(soc_basesoc_sdram_timer_count1[0]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[0])
  );
  INV   \Mcount_soc_basesoc_sdram_timer_count1_lut<3>_INV_0  (
    .I(soc_basesoc_sdram_timer_count1[3]),
    .O(Mcount_soc_basesoc_sdram_timer_count1_lut[3])
  );
  INV   \Mcount_soc_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(soc_suart_rx_fifo_level0[0]),
    .O(\Result<0>8 )
  );
  MUXF7   \lm32_cpu/Mmux_condition_met_x13  (
    .I0(N2418),
    .I1(N2419),
    .S(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/condition_met_x )
  );
  LUT6 #(
    .INIT ( 64'h7B0B7B7B0B0B0B7B ))
  \lm32_cpu/Mmux_condition_met_x13_F  (
    .I0(\lm32_cpu/cmp_zero ),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/adder_op_x_n_7159 ),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [32]),
    .I5(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31]),
    .O(N2418)
  );
  LUT6 #(
    .INIT ( 64'h2A2A7B2A7B2A7B7B ))
  \lm32_cpu/Mmux_condition_met_x13_G  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/cmp_zero ),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/adder_result_x[31] ),
    .O(N2419)
  );
  MUXF7   \lm32_cpu/interrupt_unit/ie_rstpot  (
    .I0(N2420),
    .I1(N2421),
    .S(\lm32_cpu/eret_k_q_x ),
    .O(\lm32_cpu/interrupt_unit/ie_rstpot_9460 )
  );
  LUT5 #(
    .INIT ( 32'h44544404 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_F  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/ie_7522 ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/operand_1_x [0]),
    .O(N2420)
  );
  LUT6 #(
    .INIT ( 64'h5151555140400040 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_G  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/interrupt_unit/ie_7522 ),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/eie_7523 ),
    .O(N2421)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT8_SW0  (
    .I0(N2422),
    .I1(N2423),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT8_SW0_F  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux139_122_6168),
    .I3(mux139_133_6159),
    .I4(mux139_125_6161),
    .I5(mux139_111_6170),
    .O(N2422)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT8_SW0_G  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux139_13_6167),
    .I3(mux139_14_6158),
    .I4(mux139_132_6160),
    .I5(mux139_121_6169),
    .O(N2423)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT6_SW0  (
    .I0(N2424),
    .I1(N2425),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT6_SW0_F  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(mux137_112_6136),
    .I3(mux137_122_6134),
    .I4(mux137_111_6138),
    .I5(mux137_10_6140),
    .O(N2424)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT6_SW0_G  (
    .I0(Mmux_soc_basesoc_interface_adr91_9580),
    .I1(Mmux_soc_basesoc_interface_adr81_9582),
    .I2(mux137_121_6135),
    .I3(mux137_13_6133),
    .I4(mux137_12_6137),
    .I5(mux137_11_6139),
    .O(N2425)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT7_SW0  (
    .I0(N2426),
    .I1(N2427),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(N1116)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT7_SW0_F  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(Mmux_soc_basesoc_interface_adr101_9578),
    .I2(mux138_122_6150),
    .I3(mux138_133_6141),
    .I4(mux138_125_6143),
    .I5(mux138_111_6152),
    .O(N2426)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2319_OUT7_SW0_G  (
    .I0(Mmux_soc_basesoc_interface_adr81_9582),
    .I1(mux138_13_6149),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(mux138_132_6142),
    .I4(mux138_121_6151),
    .O(N2427)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT13  (
    .I0(N2428),
    .I1(N2429),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT13_F  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_load_storage_0_2638),
    .I3(soc_basesoc_load_storage_24_2614),
    .I4(soc_basesoc_load_storage_8_2630),
    .O(N2428)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT13_G  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_reload_storage_16_2654),
    .I3(soc_basesoc_reload_storage_0_2670),
    .I4(soc_basesoc_reload_storage_8_2662),
    .I5(soc_basesoc_reload_storage_24_2646),
    .O(N2429)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT17  (
    .I0(N2430),
    .I1(N2431),
    .S(\soc_basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT16 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT17_F  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_value_status[16]),
    .I3(soc_basesoc_en_storage_2250),
    .I4(soc_basesoc_value_status[24]),
    .O(N2430)
  );
  LUT6 #(
    .INIT ( 64'hB931A820FD75EC64 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT17_G  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(soc_basesoc_value_status[0]),
    .I3(soc_basesoc_zero_pending_2268),
    .I4(soc_basesoc_value_status[8]),
    .I5(soc_basesoc_zero_trigger_INV_469_o),
    .O(N2431)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT13  (
    .I0(N2432),
    .I1(N2433),
    .S(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT13_F  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_ctrl_storage_0_2161),
    .I3(soc_basesoc_ctrl_bus_errors[24]),
    .I4(soc_basesoc_ctrl_storage_24_2148),
    .O(N2432)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT13_G  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_basesoc_ctrl_bus_errors[16]),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_ctrl_storage_8_2157),
    .I4(soc_basesoc_ctrl_storage_16_2153),
    .O(N2433)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT23  (
    .I0(N2434),
    .I1(N2435),
    .S(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT22 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT23_F  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_ctrl_storage_1_2160),
    .I3(soc_basesoc_ctrl_bus_errors[25]),
    .I4(soc_basesoc_ctrl_storage_25_2256),
    .O(N2434)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT23_G  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_basesoc_ctrl_bus_errors[17]),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_ctrl_storage_9_2263),
    .I4(soc_basesoc_ctrl_storage_17_2152),
    .O(N2435)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT25  (
    .I0(N2436),
    .I1(N2437),
    .S(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT24 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT25_F  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_reload_storage_17_2653),
    .I3(soc_basesoc_load_storage_25_2613),
    .I4(soc_basesoc_reload_storage_25_2645),
    .O(N2436)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT25_G  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_load_storage_1_2637),
    .I3(soc_basesoc_reload_storage_1_2669),
    .I4(soc_basesoc_reload_storage_9_2661),
    .I5(soc_basesoc_load_storage_9_2629),
    .O(N2437)
  );
  MUXF7   \lm32_cpu/Mmux_x_result843  (
    .I0(N2438),
    .I1(N2439),
    .S(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mmux_x_result842 )
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result843_F  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(N2438)
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result843_G  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/logic_op_x [3]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_7176 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_7175 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(N2439)
  );
  MUXF7   Mmux_vns_array_muxed411 (
    .I0(N2440),
    .I1(N2441),
    .S(ddram_ras_n_BRB0_9487),
    .O(ddram_cas_n_OBUF_231)
  );
  LUT6 #(
    .INIT ( 64'hFFFFABBBDDDD8999 ))
  Mmux_vns_array_muxed411_F (
    .I0(ddram_ras_n_BRB3_9543),
    .I1(ddram_ras_n_BRB8_9552),
    .I2(N1859),
    .I3(N1860),
    .I4(ddram_cas_n_BRB10_9557),
    .I5(N1868),
    .O(N2440)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_vns_array_muxed411_G (
    .I0(ddram_ras_n_BRB3_9543),
    .I1(N1843),
    .I2(ddram_cas_n_BRB4_9548),
    .I3(ddram_cas_n_BRB5_9549),
    .I4(N1846),
    .O(N2441)
  );
  MUXF7   vns_array_muxed12_INV_574_o (
    .I0(N2442),
    .I1(N2443),
    .S(vns_multiplexer_state_FSM_FFd3_1317),
    .O(vns_array_muxed12_INV_574_o_3272)
  );
  LUT5 #(
    .INIT ( 32'hFFFF2A7F ))
  vns_array_muxed12_INV_574_o_F (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(soc_basesoc_sdram_cmd_valid),
    .I2(soc_basesoc_sdram_cmd_payload_we_1233),
    .I3(soc_basesoc_sdram_choose_req_cmd_valid_soc_basesoc_sdram_choose_req_cmd_payload_we_AND_1184_o),
    .I4(vns_multiplexer_state_FSM_FFd1_1315),
    .O(N2442)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBBBF ))
  vns_array_muxed12_INV_574_o_G (
    .I0(vns_multiplexer_state_FSM_FFd2_1316),
    .I1(soc_basesoc_sdram_choose_cmd_cmd_valid_soc_basesoc_sdram_choose_cmd_cmd_ready_AND_241_o),
    .I2(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we3_8791),
    .I3(soc_basesoc_sdram_choose_cmd_grant_soc_basesoc_sdram_choose_cmd_cmd_payload_we7_8795),
    .I4(vns_multiplexer_state_FSM_FFd1_1315),
    .O(N2443)
  );
  MUXF7   \lm32_cpu/Mmux_x_result35  (
    .I0(N2444),
    .I1(N2445),
    .S(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/Mmux_x_result35_9059 )
  );
  LUT6 #(
    .INIT ( 64'hFBEA514051405140 ))
  \lm32_cpu/Mmux_x_result35_F  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/interrupt_unit/im [0]),
    .I3(\lm32_cpu/interrupt_unit/ie_7522 ),
    .I4(soc_basesoc_zero_pending_2268),
    .I5(soc_basesoc_eventmanager_storage_2252),
    .O(N2444)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_x_result35_G  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/cc [0]),
    .O(N2445)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT33  (
    .I0(N2446),
    .I1(N2447),
    .S(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT32 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT33_F  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(soc_basesoc_ctrl_storage_2_2159),
    .I3(soc_basesoc_ctrl_bus_errors[26]),
    .I4(soc_basesoc_ctrl_storage_26_2147),
    .O(N2446)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2304_OUT33_G  (
    .I0(\soc_basesoc_interface_adr[2] ),
    .I1(soc_basesoc_ctrl_bus_errors[18]),
    .I2(\soc_basesoc_interface_adr[0] ),
    .I3(soc_basesoc_ctrl_storage_10_2262),
    .I4(soc_basesoc_ctrl_storage_18_2259),
    .O(N2447)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT35  (
    .I0(N2448),
    .I1(N2449),
    .S(\soc_basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT34 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT35_F  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_reload_storage_18_2652),
    .I3(soc_basesoc_load_storage_26_2612),
    .I4(soc_basesoc_reload_storage_26_2644),
    .O(N2448)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2333_OUT35_G  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[2] ),
    .I2(soc_basesoc_load_storage_2_2636),
    .I3(soc_basesoc_reload_storage_2_2668),
    .I4(soc_basesoc_reload_storage_10_2660),
    .I5(soc_basesoc_load_storage_10_2628),
    .O(N2449)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT16  (
    .I0(N2450),
    .I1(N2451),
    .S(Mmux_soc_basesoc_interface_adr81_9582),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT15 )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010000 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT16_F  (
    .I0(\soc_basesoc_interface_adr[1] ),
    .I1(\soc_basesoc_interface_adr[0] ),
    .I2(\soc_basesoc_interface_adr[2] ),
    .I3(Mmux_soc_basesoc_interface_adr91_9580),
    .I4(soc_dna_status[56]),
    .I5(Mmux_soc_basesoc_interface_adr101_9578),
    .O(N2450)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT16_G  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(Mmux_soc_basesoc_interface_adr91_9580),
    .I2(Mmux_soc_basesoc_interface_adr101_9578),
    .I3(\soc_basesoc_interface_adr[1] ),
    .I4(_n130441),
    .O(N2451)
  );
  MUXF7   \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT64  (
    .I0(N2452),
    .I1(N2453),
    .S(Mmux_soc_basesoc_interface_adr91_9580),
    .O(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT63 )
  );
  LUT6 #(
    .INIT ( 64'h0400000004400040 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT64_F  (
    .I0(\soc_basesoc_interface_adr[0] ),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\soc_basesoc_interface_adr[2] ),
    .I4(soc_dna_status[13]),
    .I5(Mmux_soc_basesoc_interface_adr101_9578),
    .O(N2452)
  );
  LUT4 #(
    .INIT ( 16'h4404 ))
  \Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT64_G  (
    .I0(Mmux_soc_basesoc_interface_adr101_9578),
    .I1(\soc_basesoc_interface_adr[1] ),
    .I2(Mmux_soc_basesoc_interface_adr81_9582),
    .I3(\soc_basesoc_interface_adr[2] ),
    .O(N2453)
  );
  MUXF7   _n129961_SW0 (
    .I0(N2454),
    .I1(N2455),
    .S(vns_basesoc_grant_3_9826),
    .O(N1606)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  _n129961_SW0_F (
    .I0(vns_wb2csr_state_2269),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(N2454)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  _n129961_SW0_G (
    .I0(vns_wb2csr_state_2269),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(N2455)
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({soc_basesoc_tag_port_we, soc_basesoc_tag_port_we, soc_basesoc_tag_port_we, soc_basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6648[23], _n6648[22], _n6648[21], _n6648[20], _n6648[19], _n6648[18]
, _n6648[17], _n6648[16], _n6648[15], _n6648[14], _n6648[13], _n6648[12], _n6648[11], _n6648[10], _n6648[9], _n6648[8], _n6648[7], _n6648[6], 
_n6648[5], _n6648[4], _n6648[3], _n6648[2], _n6648[1], _n6648[0]}),
    .ADDRA({Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, Mmux_vns_rhs_array_muxed44291_9429, 
Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, 
Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
soc_basesoc_interface0_wb_sdram_cyc_soc_basesoc_interface0_wb_sdram_ack_AND_439_o1, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \vns_rhs_array_muxed44[29] , \vns_rhs_array_muxed44[28] , \vns_rhs_array_muxed44[27] , 
\vns_rhs_array_muxed44[26] , \vns_rhs_array_muxed44[25] , \vns_rhs_array_muxed44[24] , \vns_rhs_array_muxed44[23] , \vns_rhs_array_muxed44[22] , 
\vns_rhs_array_muxed44[21] , \vns_rhs_array_muxed44[20] , \vns_rhs_array_muxed44[19] , \vns_rhs_array_muxed44[18] , \vns_rhs_array_muxed44[17] , 
\vns_rhs_array_muxed44[16] , \vns_rhs_array_muxed44[15] , \vns_rhs_array_muxed44[14] , \vns_rhs_array_muxed44[13] , \vns_rhs_array_muxed44[12] , 
\vns_rhs_array_muxed44[11] })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl3_4590, write_ctrl2_4589, write_ctrl1_4588, write_ctrl}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl15_4602, write_ctrl14_4601, write_ctrl13_4600, write_ctrl12_4599}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl7_4594, write_ctrl6_4593, write_ctrl5_4592, write_ctrl4_4591}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl11_4598, write_ctrl10_4597, write_ctrl9_4596, write_ctrl8_4595}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl19_4606, write_ctrl18_4605, write_ctrl17_4604, write_ctrl16_4603}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl23_4610, write_ctrl22_4609, write_ctrl21_4608, write_ctrl20_4607}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl27_4614, write_ctrl26_4613, write_ctrl25_4612, write_ctrl24_4611}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl31_4618, write_ctrl30_4617, write_ctrl29_4616, write_ctrl28_4615}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl43_4630, write_ctrl42_4629, write_ctrl41_4628, write_ctrl40_4627}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl35_4622, write_ctrl34_4621, write_ctrl33_4620, write_ctrl32_4619}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl39_4626, write_ctrl38_4625, write_ctrl37_4624, write_ctrl36_4623}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl47_4634, write_ctrl46_4633, write_ctrl45_4632, write_ctrl44_4631}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl51_4638, write_ctrl50_4637, write_ctrl49_4636, write_ctrl48_4635}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl55_4642, write_ctrl54_4641, write_ctrl53_4640, write_ctrl52_4639}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl59_4646, write_ctrl58_4645, write_ctrl57_4644, write_ctrl56_4643}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({write_ctrl63_4650, write_ctrl62_4649, write_ctrl61_4648, write_ctrl60_4647}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, 
Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , 
\NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({vns_rhs_array_muxed45[31], vns_rhs_array_muxed45[30], vns_rhs_array_muxed45[29], vns_rhs_array_muxed45[28], vns_rhs_array_muxed45[27], 
vns_rhs_array_muxed45[26], vns_rhs_array_muxed45[25], vns_rhs_array_muxed45[24], vns_rhs_array_muxed45[23], vns_rhs_array_muxed45[22], 
vns_rhs_array_muxed45[21], vns_rhs_array_muxed45[20], vns_rhs_array_muxed45[19], vns_rhs_array_muxed45[18], vns_rhs_array_muxed45[17], 
vns_rhs_array_muxed45[16], vns_rhs_array_muxed45[15], vns_rhs_array_muxed45[14], vns_rhs_array_muxed45[13], vns_rhs_array_muxed45[12], 
vns_rhs_array_muxed45[11], vns_rhs_array_muxed45[10], vns_rhs_array_muxed45[9], vns_rhs_array_muxed45[8], vns_rhs_array_muxed45[7], 
vns_rhs_array_muxed45[6], vns_rhs_array_muxed45[5], vns_rhs_array_muxed45[4], vns_rhs_array_muxed45[3], vns_rhs_array_muxed45[2], 
vns_rhs_array_muxed45[1], vns_rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({soc_basesoc_data_port_we[7], soc_basesoc_data_port_we[6], soc_basesoc_data_port_we[5], soc_basesoc_data_port_we[4]}),
    .DOA({soc_basesoc_dat_w[63], soc_basesoc_dat_w[62], soc_basesoc_dat_w[61], soc_basesoc_dat_w[60], soc_basesoc_dat_w[59], soc_basesoc_dat_w[58], 
soc_basesoc_dat_w[57], soc_basesoc_dat_w[56], soc_basesoc_dat_w[55], soc_basesoc_dat_w[54], soc_basesoc_dat_w[53], soc_basesoc_dat_w[52], 
soc_basesoc_dat_w[51], soc_basesoc_dat_w[50], soc_basesoc_dat_w[49], soc_basesoc_dat_w[48], soc_basesoc_dat_w[47], soc_basesoc_dat_w[46], 
soc_basesoc_dat_w[45], soc_basesoc_dat_w[44], soc_basesoc_dat_w[43], soc_basesoc_dat_w[42], soc_basesoc_dat_w[41], soc_basesoc_dat_w[40], 
soc_basesoc_dat_w[39], soc_basesoc_dat_w[38], soc_basesoc_dat_w[37], soc_basesoc_dat_w[36], soc_basesoc_dat_w[35], soc_basesoc_dat_w[34], 
soc_basesoc_dat_w[33], soc_basesoc_dat_w[32]}),
    .ADDRA({Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, Mmux_vns_rhs_array_muxed44291_9429, 
Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, 
Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({soc_basesoc_data_port_dat_w[63], soc_basesoc_data_port_dat_w[62], soc_basesoc_data_port_dat_w[61], soc_basesoc_data_port_dat_w[60], 
soc_basesoc_data_port_dat_w[59], soc_basesoc_data_port_dat_w[58], soc_basesoc_data_port_dat_w[57], soc_basesoc_data_port_dat_w[56], 
soc_basesoc_data_port_dat_w[55], soc_basesoc_data_port_dat_w[54], soc_basesoc_data_port_dat_w[53], soc_basesoc_data_port_dat_w[52], 
soc_basesoc_data_port_dat_w[51], soc_basesoc_data_port_dat_w[50], soc_basesoc_data_port_dat_w[49], soc_basesoc_data_port_dat_w[48], 
soc_basesoc_data_port_dat_w[47], soc_basesoc_data_port_dat_w[46], soc_basesoc_data_port_dat_w[45], soc_basesoc_data_port_dat_w[44], 
soc_basesoc_data_port_dat_w[43], soc_basesoc_data_port_dat_w[42], soc_basesoc_data_port_dat_w[41], soc_basesoc_data_port_dat_w[40], 
soc_basesoc_data_port_dat_w[39], soc_basesoc_data_port_dat_w[38], soc_basesoc_data_port_dat_w[37], soc_basesoc_data_port_dat_w[36], 
soc_basesoc_data_port_dat_w[35], soc_basesoc_data_port_dat_w[34], soc_basesoc_data_port_dat_w[33], soc_basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({soc_basesoc_data_port_we[3], soc_basesoc_data_port_we[2], soc_basesoc_data_port_we[1], soc_basesoc_data_port_we[0]}),
    .DOA({soc_basesoc_dat_w[31], soc_basesoc_dat_w[30], soc_basesoc_dat_w[29], soc_basesoc_dat_w[28], soc_basesoc_dat_w[27], soc_basesoc_dat_w[26], 
soc_basesoc_dat_w[25], soc_basesoc_dat_w[24], soc_basesoc_dat_w[23], soc_basesoc_dat_w[22], soc_basesoc_dat_w[21], soc_basesoc_dat_w[20], 
soc_basesoc_dat_w[19], soc_basesoc_dat_w[18], soc_basesoc_dat_w[17], soc_basesoc_dat_w[16], soc_basesoc_dat_w[15], soc_basesoc_dat_w[14], 
soc_basesoc_dat_w[13], soc_basesoc_dat_w[12], soc_basesoc_dat_w[11], soc_basesoc_dat_w[10], soc_basesoc_dat_w[9], soc_basesoc_dat_w[8], 
soc_basesoc_dat_w[7], soc_basesoc_dat_w[6], soc_basesoc_dat_w[5], soc_basesoc_dat_w[4], soc_basesoc_dat_w[3], soc_basesoc_dat_w[2], 
soc_basesoc_dat_w[1], soc_basesoc_dat_w[0]}),
    .ADDRA({Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, Mmux_vns_rhs_array_muxed44291_9429, 
Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, 
Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({soc_basesoc_data_port_dat_w[31], soc_basesoc_data_port_dat_w[30], soc_basesoc_data_port_dat_w[29], soc_basesoc_data_port_dat_w[28], 
soc_basesoc_data_port_dat_w[27], soc_basesoc_data_port_dat_w[26], soc_basesoc_data_port_dat_w[25], soc_basesoc_data_port_dat_w[24], 
soc_basesoc_data_port_dat_w[23], soc_basesoc_data_port_dat_w[22], soc_basesoc_data_port_dat_w[21], soc_basesoc_data_port_dat_w[20], 
soc_basesoc_data_port_dat_w[19], soc_basesoc_data_port_dat_w[18], soc_basesoc_data_port_dat_w[17], soc_basesoc_data_port_dat_w[16], 
soc_basesoc_data_port_dat_w[15], soc_basesoc_data_port_dat_w[14], soc_basesoc_data_port_dat_w[13], soc_basesoc_data_port_dat_w[12], 
soc_basesoc_data_port_dat_w[11], soc_basesoc_data_port_dat_w[10], soc_basesoc_data_port_dat_w[9], soc_basesoc_data_port_dat_w[8], 
soc_basesoc_data_port_dat_w[7], soc_basesoc_data_port_dat_w[6], soc_basesoc_data_port_dat_w[5], soc_basesoc_data_port_dat_w[4], 
soc_basesoc_data_port_dat_w[3], soc_basesoc_data_port_dat_w[2], soc_basesoc_data_port_dat_w[1], soc_basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({soc_basesoc_data_port_we[11], soc_basesoc_data_port_we[10], soc_basesoc_data_port_we[9], soc_basesoc_data_port_we[8]}),
    .DOA({soc_basesoc_dat_w[95], soc_basesoc_dat_w[94], soc_basesoc_dat_w[93], soc_basesoc_dat_w[92], soc_basesoc_dat_w[91], soc_basesoc_dat_w[90], 
soc_basesoc_dat_w[89], soc_basesoc_dat_w[88], soc_basesoc_dat_w[87], soc_basesoc_dat_w[86], soc_basesoc_dat_w[85], soc_basesoc_dat_w[84], 
soc_basesoc_dat_w[83], soc_basesoc_dat_w[82], soc_basesoc_dat_w[81], soc_basesoc_dat_w[80], soc_basesoc_dat_w[79], soc_basesoc_dat_w[78], 
soc_basesoc_dat_w[77], soc_basesoc_dat_w[76], soc_basesoc_dat_w[75], soc_basesoc_dat_w[74], soc_basesoc_dat_w[73], soc_basesoc_dat_w[72], 
soc_basesoc_dat_w[71], soc_basesoc_dat_w[70], soc_basesoc_dat_w[69], soc_basesoc_dat_w[68], soc_basesoc_dat_w[67], soc_basesoc_dat_w[66], 
soc_basesoc_dat_w[65], soc_basesoc_dat_w[64]}),
    .ADDRA({Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, Mmux_vns_rhs_array_muxed44291_9429, 
Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, 
Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({soc_basesoc_data_port_dat_w[95], soc_basesoc_data_port_dat_w[94], soc_basesoc_data_port_dat_w[93], soc_basesoc_data_port_dat_w[92], 
soc_basesoc_data_port_dat_w[91], soc_basesoc_data_port_dat_w[90], soc_basesoc_data_port_dat_w[89], soc_basesoc_data_port_dat_w[88], 
soc_basesoc_data_port_dat_w[87], soc_basesoc_data_port_dat_w[86], soc_basesoc_data_port_dat_w[85], soc_basesoc_data_port_dat_w[84], 
soc_basesoc_data_port_dat_w[83], soc_basesoc_data_port_dat_w[82], soc_basesoc_data_port_dat_w[81], soc_basesoc_data_port_dat_w[80], 
soc_basesoc_data_port_dat_w[79], soc_basesoc_data_port_dat_w[78], soc_basesoc_data_port_dat_w[77], soc_basesoc_data_port_dat_w[76], 
soc_basesoc_data_port_dat_w[75], soc_basesoc_data_port_dat_w[74], soc_basesoc_data_port_dat_w[73], soc_basesoc_data_port_dat_w[72], 
soc_basesoc_data_port_dat_w[71], soc_basesoc_data_port_dat_w[70], soc_basesoc_data_port_dat_w[69], soc_basesoc_data_port_dat_w[68], 
soc_basesoc_data_port_dat_w[67], soc_basesoc_data_port_dat_w[66], soc_basesoc_data_port_dat_w[65], soc_basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .WEA({soc_basesoc_data_port_we[15], soc_basesoc_data_port_we[14], soc_basesoc_data_port_we[13], soc_basesoc_data_port_we[12]}),
    .DOA({soc_basesoc_dat_w[127], soc_basesoc_dat_w[126], soc_basesoc_dat_w[125], soc_basesoc_dat_w[124], soc_basesoc_dat_w[123], 
soc_basesoc_dat_w[122], soc_basesoc_dat_w[121], soc_basesoc_dat_w[120], soc_basesoc_dat_w[119], soc_basesoc_dat_w[118], soc_basesoc_dat_w[117], 
soc_basesoc_dat_w[116], soc_basesoc_dat_w[115], soc_basesoc_dat_w[114], soc_basesoc_dat_w[113], soc_basesoc_dat_w[112], soc_basesoc_dat_w[111], 
soc_basesoc_dat_w[110], soc_basesoc_dat_w[109], soc_basesoc_dat_w[108], soc_basesoc_dat_w[107], soc_basesoc_dat_w[106], soc_basesoc_dat_w[105], 
soc_basesoc_dat_w[104], soc_basesoc_dat_w[103], soc_basesoc_dat_w[102], soc_basesoc_dat_w[101], soc_basesoc_dat_w[100], soc_basesoc_dat_w[99], 
soc_basesoc_dat_w[98], soc_basesoc_dat_w[97], soc_basesoc_dat_w[96]}),
    .ADDRA({Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, Mmux_vns_rhs_array_muxed44291_9429, 
Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, Mmux_vns_rhs_array_muxed44251_9425, 
Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({soc_basesoc_data_port_dat_w[127], soc_basesoc_data_port_dat_w[126], soc_basesoc_data_port_dat_w[125], soc_basesoc_data_port_dat_w[124], 
soc_basesoc_data_port_dat_w[123], soc_basesoc_data_port_dat_w[122], soc_basesoc_data_port_dat_w[121], soc_basesoc_data_port_dat_w[120], 
soc_basesoc_data_port_dat_w[119], soc_basesoc_data_port_dat_w[118], soc_basesoc_data_port_dat_w[117], soc_basesoc_data_port_dat_w[116], 
soc_basesoc_data_port_dat_w[115], soc_basesoc_data_port_dat_w[114], soc_basesoc_data_port_dat_w[113], soc_basesoc_data_port_dat_w[112], 
soc_basesoc_data_port_dat_w[111], soc_basesoc_data_port_dat_w[110], soc_basesoc_data_port_dat_w[109], soc_basesoc_data_port_dat_w[108], 
soc_basesoc_data_port_dat_w[107], soc_basesoc_data_port_dat_w[106], soc_basesoc_data_port_dat_w[105], soc_basesoc_data_port_dat_w[104], 
soc_basesoc_data_port_dat_w[103], soc_basesoc_data_port_dat_w[102], soc_basesoc_data_port_dat_w[101], soc_basesoc_data_port_dat_w[100], 
soc_basesoc_data_port_dat_w[99], soc_basesoc_data_port_dat_w[98], soc_basesoc_data_port_dat_w[97], soc_basesoc_data_port_dat_w[96]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h444D0F0D12AC000000345555553C5111000300FD000300030003000300030F1E ),
    .INIT_01 ( 256'h030507A6000020000534155553E0711150503054B0C0C1C4455154C3051130C1 ),
    .INIT_02 ( 256'h0140000512C300000000305555555554FB1115400C54B09544B0C0305654C000 ),
    .INIT_03 ( 256'h054C30C154C4400A142208C5C5C8E38E01C05E18005044000008345580404444 ),
    .INIT_04 ( 256'h4604390541894407D62510780541111F4511411107D1445531D1151401111400 ),
    .INIT_05 ( 256'h300003FD151315445515455044513115C4454744055554CC16C00C215042040F ),
    .INIT_06 ( 256'h01C1C1C1C1C1C1C1E05F0047070707070707070707CC55555555303009B87095 ),
    .INIT_07 ( 256'h07C95F07887087154470030040001540170707077C1707052F070741C0701C07 ),
    .INIT_08 ( 256'hE073BECEEE64E418E67863A1B305001720544B0970210F054B8116CB1E071308 ),
    .INIT_09 ( 256'h1D0683152E04544B0944B23155B2CB1E07160C54B811C54B0B152C2C155B2CB1 ),
    .INIT_0A ( 256'h1C071E07C87944B814B0B155B2C781C7781CE0114B81151E0512C8C556CB2C78 ),
    .INIT_0B ( 256'h07DE07DE07F1E07C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1781F781F781D1781F78 ),
    .INIT_0C ( 256'h51115545141C1C1555553C0BFF3C1CA1533C5E07DE07F1E07F1E07EB2C781F1E ),
    .INIT_0D ( 256'h1490CC0000033217CC3D7C1472415448C3334001459977CF1608200111105014 ),
    .INIT_0E ( 256'h7152EC51C5CC753752E07E05B48C038144130553307137338B93640CECB30731 ),
    .INIT_0F ( 256'h66C4B351E58B17DAC00452E9533D6C501926740526C5B66C4B46C5B0476B406C ),
    .INIT_10 ( 256'h404651324605011850521E4712C0009CAB1EBA7A9554CD09B26909C26D30DADC ),
    .INIT_11 ( 256'h304CA4014415C9804440D404102101409554C913464207F0F114C04D511198B0 ),
    .INIT_12 ( 256'h30D5514C01E5307061C002172A42B49C1EBE0670705014CAF819C1DA0630C4C1 ),
    .INIT_13 ( 256'h08798808605A01C881E022077281CF3F05341D8101C355425530D29300755615 ),
    .INIT_14 ( 256'h5D3C05D3037054C02C4E407A1534141D07880A480A090A480A4809880A480A48 ),
    .INIT_15 ( 256'h11024404105044D0044D0473C03C355545302E28C294CF016533C03165330F40 ),
    .INIT_16 ( 256'h1107534F2414113891060007C0017435081448106D016104110044144D24100C ),
    .INIT_17 ( 256'h1DE71133491553000115060044C1011554D444014D411014D0041F2444141111 ),
    .INIT_18 ( 256'h53EBA86C0004EBAA71A25553C6C0014D44EC50CD40689553001DD04CD1154C00 ),
    .INIT_19 ( 256'h1705401404444115844A58541B1194502C46555003053008104126A955555555 ),
    .INIT_1A ( 256'h07A4C6A4307000000000C5510A11E80431A4101E93A810C840C410CD10433333 ),
    .INIT_1B ( 256'h555551155445553339C104C48C433930C74CE8DA2801307066EB47A864B42937 ),
    .INIT_1C ( 256'h0001400001102AAA800000000000011555411550454515515415445155545501 ),
    .INIT_1D ( 256'h4041010404105041050005000515045415551410145401500055150140404005 ),
    .INIT_1E ( 256'h1515445555555454551115400015155455010001500055400540015550055400 ),
    .INIT_1F ( 256'h1554545415441555141015405140554045501550155551555555540544515455 ),
    .INIT_20 ( 256'h1154000000000000000000000000000000000000000000155551545555540515 ),
    .INIT_21 ( 256'h5540140005555000000000014450515504554455515445145155511500050000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000200000004000400020000155401 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h4B4B4B4B4B4B4B4B4B4B4B4B4000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'hB4B4B4B4B4B4B4B4B4B4B4B4BE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1B4B4B4B ),
    .INIT_26 ( 256'h00000000001000000000000001E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E4B4B4B4 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000300 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , memdat[31], memdat[30]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h7F71F0EDCA53AAAAAA86555555EB4FFFFFFEFFBDFFFEFFFEFFFEFFFEFFFEF9F5 ),
    .INIT_01 ( 256'hABBDF3F3FEBBBBFAFFC3D5555EFBFDDD7E7CABC2FF3AEFF7757D173BBDFDCEEF ),
    .INIT_02 ( 256'hEF7FFFF4FBFCEAAAAAAABBD155555557BFDDD5F2BBC2FFC13EFF3ABBD3573AAA ),
    .INIT_03 ( 256'hBD2FCEEF47B77FFD82FFEFF5BDFFFFFFEFFBDFCFFBDF37EBBBEFF755FFFFFFFF ),
    .INIT_04 ( 256'h77FFFFBC7CE3FFFFD7CFFFFFBC7CBFFF77FF7CBFFFDDFFD5EF9DD7DF29DDD7EF ),
    .INIT_05 ( 256'hCEAAABFDD5DFD57755D5757F7F5DFDD5F7F5F7FFBD5557BEF73ABFBF1F2BFFFF ),
    .INIT_06 ( 256'hEFEFEFEFEFEFEFEFFBDCAEFFBFBFBFBFBFBFBFBFBF7755555555EECEADFE7ED5 ),
    .INIT_07 ( 256'hFEFC4BBFEFEFF3C1333FFFFBEABFFFEBFFBFBFBF3EF3BFBCFFBFBFEFFBFEFFBF ),
    .INIT_08 ( 256'hFBEFEFBFB377F6CFF77F3FFCEEBCEBFFFBD3EFFC2EFFFBBC2FFCF3FFDFBFDFFE ),
    .INIT_09 ( 256'hF9E3FEF0BFF313EFFD3EFFEF40FFFFDFBED3FBC2FFCCBC2FFEF0BFFAF40FFFFD ),
    .INIT_0A ( 256'hFBBFDFBEEFFD3EFFD2FFEF40FFF7EFBF7EFBFFCD2FFCC49FF4FBFFBD03FFFF7E ),
    .INIT_0B ( 256'hBEDFBEDFBEFDFBEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF7EFB7EFB7EF9F7EFB7E ),
    .INIT_0C ( 256'h7DDD55F7D2FEFEF55555EFFFF5FEFEFF5C9BCFBEDFBEFDFBEFDFBEFFFF7EFBDF ),
    .INIT_0D ( 256'hC3CFF3AAAAAFCBD2FBF9AEF73F3C033FFFFFFFEF74DEB3BEF7EFBEBFFFFF7EF7 ),
    .INIT_0E ( 256'h0D0BBB4C34BB04BFFFFBEFBCFFE3ABEF7FBFBD5EFBECE7EFFFDA33FFFFFEF2FD ),
    .INIT_0F ( 256'h33B7EC4CB0FEC01F3AB70BFD5EC1334FCDF307F1F3B1C3337C7730EF307C7F3B ),
    .INIT_10 ( 256'h7B231DEF63F1EC8F1F4BFB30DB3AAADFFED3FF3FD557B1FCEF3CF9BF31EF1F03 ),
    .INIT_11 ( 256'hAF2BF2FD73D02CFF772F03B79FECAF6BF557BC1C632FBECE3DC7BB211C88CF2F ),
    .INIT_12 ( 256'hCED55D73ADF5EF6F3D3AABC0FF7FC3C3DBE3F30F6F1FD7BF8FCC3D93F3CFB7BC ),
    .INIT_13 ( 256'hE7096CE73BCF313FEF9BBDC00FEF208BBDC6F1CBEF3B55FF55CEFFDCEB7557D5 ),
    .INIT_14 ( 256'hDDE6BC48EB3BD73ABF772BFF95C6F6F1BE6CE52CE52CE52CE52CE46CE52CE52C ),
    .INIT_15 ( 256'h98AFFFBEFBCAF71FEFF1EFCD3FD3B55575CEBFFFFFD7BCE935EF3AFD35ECED2B ),
    .INIT_16 ( 256'h9FBE7C69F6F2BD9B48BDBABCEABFC7A4BEF22EFBD9B939A2BFEEFEF7F9F68BA3 ),
    .INIT_17 ( 256'h9DEFDFFF7FD55CEAA995A7BE77FFFFD5571776CDF16DDCDF1ABEF1D7F69F9F9F ),
    .INIT_18 ( 256'h5E3FFF73AAA73FFF4CFB555EF33AA9FD77FF7FFDFF7FD55CEA9DDFFFDFD573AA ),
    .INIT_19 ( 256'hD2F43BD3F3772DD1F73FAEA2CFC8C74FBF23041EFEF4EFFEFBEFE7FC55555555 ),
    .INIT_1A ( 256'hF6F6E7F6EF4EAAAAAAAA3449EFCC3FE7CCF3CFDBDAFF9F2F7BB6DFB0DE7EEEEE ),
    .INIT_1B ( 256'hB3FA93BAC4EFB12EEC69B3A7BA7EEDEFB672BEDFFFBDEF6F37BC30FF33C3FCC0 ),
    .INIT_1C ( 256'hAA476AA4699A400000000000000008B823EAA8FAAA0EAA83BE3F8EB3EEF8EB23 ),
    .INIT_1D ( 256'hB612AC4AD52A54A0A46FF8FFEAAA8AAA2BFBBEBAEE863B18FFA9AABEEB6A69E5 ),
    .INIT_1E ( 256'h27EA8EFEEAFEEAA8BE3AAAAAAC3C2F9AAA36DBFD87F8BA2FFBAFE2AACBF6BAF8 ),
    .INIT_1F ( 256'hBA2EACFAAEAEBAEBBBBAAAEABAEAAEEA8FBAABAAAAA842AFABAF38F2BFA2A8BE ),
    .INIT_20 ( 256'hAAB00000000000000000000000000000000000000000002A8AF2ECBFFBFAAA2B ),
    .INIT_21 ( 256'hEABF30000AB830000000000AAE83BAA8FAAB2EA2826EAFA4BAA6DAA8BF987F8F ),
    .INIT_22 ( 256'h00000000000000000000000000000000005556000040014001405600801403F3 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h693939393393939396C6C6C6C000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'hC3939393993939393C6C6C6C6393939396C6C6C6CC6C6C6C693939393C6C6C6C ),
    .INIT_26 ( 256'h00000000000C000000000000093939393C6C6C6C66C6C6C6C393939396C6C6C6 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000300 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , memdat[29], memdat[28]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h9A93506A5001AAAAAA8AAAAAAA419AAA5554552A5554555455545554555450A2 ),
    .INIT_01 ( 256'hAAAB5E914288A95AAA696AAAA4AAA666A8A80A92A51AAA999AAB291AAA6A46AA ),
    .INIT_02 ( 256'h6AD4015CAA946AAAAAAAAAB2AAAAAAA92A666AA01292A5932AA51AAAB2A91AAA ),
    .INIT_03 ( 256'hAB2946AAC91DD50A0255659A2B99A69A6A9ABA455AB59C28896569AA95A5AAAA ),
    .INIT_04 ( 256'hD9DA6AA9D56AAA5AB96AA9A9A9D5AAAADAAAD5AA9AB6AAAA4A266AAA03666965 ),
    .INIT_05 ( 256'h46AAABAA6A666A99AA6A9AA99AA6666AA9AAAAAAAAAAA91AAD1A99AA7549DA5A ),
    .INIT_06 ( 256'h6AAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAA11AAAAAAAA4606AA6AE6AA ),
    .INIT_07 ( 256'h6899D2AAAA8452554425465AAAAAAAAAAAAAAAAA6AA6AAA96AAAAAAA9AA6A9AA ),
    .INIT_08 ( 256'hAA868A1A19EDA045AEE916A784AA6AAA6AB2AA59029612A92A95A29A7AAA6606 ),
    .INIT_09 ( 256'hA26574A4AA5532AA5B2AA64AC4A69A7AA865D292A954292A58A4A962AC4A69A7 ),
    .INIT_0A ( 256'hA1AA7AA8AAAB2AA972A58AC4A69EAA2AEAA195D72A954CAA5CAA992B129A69EA ),
    .INIT_0B ( 256'hA8BAA8BAA8A7AA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAA2EAA2EAA26EAA2EA ),
    .INIT_0C ( 256'hAAA6AAAAB2AAAAAAAAAA495AA06AAAAAA4A29AA8BAA8A7AA8A7AA8AA69EAA27A ),
    .INIT_0D ( 256'h494591AAAAA649D091224AAD663449189222956ADC796618AEEBAE96AAA9AAA9 ),
    .INIT_0E ( 256'h471121C51C114C2AAAAA8AA9AAA1AAAA1AAAAAA46A854A4696B09159A9A41067 ),
    .INIT_0F ( 256'h111D84C5245850B91A9141AAA44B20D147624C5362172111D8DC908540E4C521 ),
    .INIT_10 ( 256'hD1413746C153450535CAA250711AAAB9A849AA6AAAA913144115540513413919 ),
    .INIT_11 ( 256'h05416444D5058B91DD45B51D15452AE2AAA914A4C126A886A749114255104585 ),
    .INIT_12 ( 256'h46AAA691A5AA4404141AA97A59D669A901895EA404044D16257A900E11551D15 ),
    .INIT_13 ( 256'hC907A4C91A95B195AA23DE40A5AA0002AA4AA26AAA1AAAA6AA46AAA4696AAA6A ),
    .INIT_14 ( 256'hBA4AA9986A6AA91AA9DA6AAA2A4AAAA2A8A4CA24CA24CA24CA24C8A4CA24CA24 ),
    .INIT_15 ( 256'hB126AAAAAA92A9316AA36A841541AAAA9A46AA1996A9186B2A461A672A446E6A ),
    .INIT_16 ( 256'hAAA8A8E01AA4AB8119A818A8EAAA8D8816A66AAA821A1B26AAAAAAA9A21A91A1 ),
    .INIT_17 ( 256'hAA8A66A69AAAA46AAB2B0A1E999696AAA92FA846A2C6AC6A3AAAA089A8AAAAAA ),
    .INIT_18 ( 256'hA496A921AAAD96AA25A2AAA4911AAAAA9DA9A99AA529AAA46AAAA5A9A6AA91AA ),
    .INIT_19 ( 256'hB441184595552673995A58527A5049C5A94155265441455AAAAA52A6AAAAAAAA ),
    .INIT_1A ( 256'h406E8AAE4406AAAAAAAA81CA69769921666D6502B0A9B527511A752B66D48888 ),
    .INIT_1B ( 256'h5149891972445C0409CB152D12D44A46009A2AAA699B440411269A65E9695A6A ),
    .INIT_1C ( 256'h30ABF80A833080000000000000000C2ADC130704C5E154704114A44921481419 ),
    .INIT_1D ( 256'h6BE10384A2108A4308BFFC3FF52924A43D9514201080200090380B0280FFC20F ),
    .INIT_1E ( 256'h39DD60521C12407CD29313DC4213B4BC4FBAAFFECBFEDFFFFDCFFAC33FFA9CFC ),
    .INIT_1F ( 256'h19C4C00432C019110400034042004180C05030503773B2C19C91980273089652 ),
    .INIT_20 ( 256'h135400000000000000000000000000000000000000000017070110444C24073D ),
    .INIT_21 ( 256'h392410000E4D60000000000CC9B8E05484EC70614350C43640F30E18FF2FBFC8 ),
    .INIT_22 ( 256'h000000000000000000000000000000000000000000000000001500AAAA139241 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h1B4E14B1EE1B41E4B1E4BE1B4000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'hE4B1EB4E11E4BE1B4E1B41E4B1E4BE1B4E1B41E4BB4E14B1E4B1EB4E14B1EB4E ),
    .INIT_26 ( 256'h00000000003C0000000000000E1B41E4B1E4BE1B44B1EB4E1B4E14B1EB4E14B1 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000100 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , memdat[27], memdat[26]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00FC0FF3C00FFFFFFFFFFFFFFFCC000C00000003000000000000000000000000 ),
    .INIT_01 ( 256'hFC015890FC33140000103FFFFF103000010070030CFF00C000003FFC0003FF00 ),
    .INIT_02 ( 256'h000000300C0FFFFFFFFFC003FFFFFFFFF70000054C030C440303FFC000FFFFFF ),
    .INIT_03 ( 256'h0030FF000FF00000000CC0C5C114104100001143003340000000F46A40404888 ),
    .INIT_04 ( 256'h00000401040000000000000401040000000004000000003FF0C0000000000000 ),
    .INIT_05 ( 256'hFFFFFCFD251319446516455088513115C445444403FFFFC005FFC00000000000 ),
    .INIT_06 ( 256'h00000000000000001010000000000000000000000000FFFFFFFFF13FF545003F ),
    .INIT_07 ( 256'hC3150C0040343CC0134030000000000000000000000400010C00000000000000 ),
    .INIT_08 ( 256'h1038B2E2E6962C08294620E273010000200030C4740C4C00307004F3C003FC50 ),
    .INIT_09 ( 256'h0C018300C1306030C4030E30123CF3C103000C0304C1C230C700C32C0123CF3C ),
    .INIT_0A ( 256'h0F00C10300040307030C70113CF040C0040D0C50307018F1C00C0BC048F3CF04 ),
    .INIT_0B ( 256'h03C103C103FC103000000000000000000000000000000040C040C040C0040C04 ),
    .INIT_0C ( 256'h000000000400000FFFFFCC0400000000FF0C0103C103FC103FC103D3CF040F01 ),
    .INIT_0D ( 256'h3130FFFFFFF0020F0D4D00050DD331C73CCC0000A08000D00010414111105000 ),
    .INIT_0E ( 256'h3000CC00C0CC303001103101004FFC40100003FF0031783444471D0FD03F0700 ),
    .INIT_0F ( 256'h0000330000030300FFC005C3FF300C000000300000C0000C030000300303000C ),
    .INIT_10 ( 256'h000000000000000000000C0300FFFF4D541534303FFFCC00300000C00C30C0C0 ),
    .INIT_11 ( 256'h300050510554014C00400000100000110FFFC003000003FF300FC00C01100000 ),
    .INIT_12 ( 256'hFF3FFFFFF50FF0301CFFFC00005044400D710000354510C5C40040D00543C0C0 ),
    .INIT_13 ( 256'h003000000000004000C000030000CF3003F00C0000FCFF0CFFFF003FFD4FFCFF ),
    .INIT_14 ( 256'h03F00007FC003FFFDC4100043FF0000C03010100004001000001004001000100 ),
    .INIT_15 ( 256'hC000400000000FC0000C0030C00FFFFFFFFFDC03F03FDFFC4FF7FF304FF3F000 ),
    .INIT_16 ( 256'h00030300000000000000000300003000000000000C000000000000000C11000F ),
    .INIT_17 ( 256'hDDD31133413FFFFFFC14040144C1013FFFC000000C000000C0000C0000000000 ),
    .INIT_18 ( 256'hFF57545FFFF457541000FFFFD1FFFC0D44DC50CC00003FFFFFDDD04CD13FFFFF ),
    .INIT_19 ( 256'h40501D10400033000C00000303C08C00CF0200330054000800000400FFFFFFFF ),
    .INIT_1A ( 256'h0057DD35703FFFFFFFFF560F30405155414040015495400C00DD00D171037777 ),
    .INIT_1B ( 256'h27250830DE0F3733700440D001133331D715D3F51545303011C5005400005010 ),
    .INIT_1C ( 256'h30ECF00EC330EAAA8000000000000925D79015E401685A532D1264389C24C31B ),
    .INIT_1D ( 256'h2D7000C0BF00EE000FD55755560524141C143000107C03F0A877172040FFC30F ),
    .INIT_1E ( 256'h2D1EA849C9C93C14099015584219A258552DF557FD56D79554455996955D4454 ),
    .INIT_1F ( 256'h0210DCE4398005D40B003700B0C09C4043001700114700DC2E2C442C68F92A89 ),
    .INIT_20 ( 256'h33D40000000000000000000000000000100000000000000A75B0CC3FFFD4050C ),
    .INIT_21 ( 256'hFFC004500F3CE000000000094548C35B0C5A6C987338C31242FFC926553CD540 ),
    .INIT_22 ( 256'h00000000000000000000000000AAAA5555000000002AA81554000000003FFC03 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h6C6396C936C93C63939C6936C000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h3936C39C639C6936C6C93C63939C6936C6C93C639C6396C93936C39C6936C39C ),
    .INIT_26 ( 256'h00000000000155555555555556C93C63939C6936C936C39C6C6396C93C6396C9 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000300 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , memdat[25], memdat[24]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00A80AA2801EAAAAAAAAAAAAAA8C040800000002000000000000000000000300 ),
    .INIT_01 ( 256'hA853B051A822380440202AAAAB1530000150750208AA14C000012AA85002AA14 ),
    .INIT_02 ( 256'h00115420480AAAAAAAAA8512AAAAAAAAFB0000054D0208881202AA8511AAAAAA ),
    .INIT_03 ( 256'h5160AA144AC569A3E95984CAD224104100051246050041555510B890C0808400 ),
    .INIT_04 ( 256'h050808A25810880014422004A1061100011006110000442AB4C0001401555660 ),
    .INIT_05 ( 256'hAAAAA8FF06233188C62C4AF00062331ACCC6488852AAAAC145AA808814554800 ),
    .INIT_06 ( 256'h28141428141428141A115400A05050A05050A0505000AAAAAAAAB12AA989002A ),
    .INIT_07 ( 256'hA31D0C50623468802680200509494008805050A0014450A10C50502805028050 ),
    .INIT_08 ( 256'h1534F0D0E6691048368D2023735126402502208475488C5020A048E380A3A866 ),
    .INIT_09 ( 256'h4C66534081206220881209342138E38103664E020481D2208B40821E82138E38 ),
    .INIT_0A ( 256'h8E508103220812060208B81238E054D0040E08A020A028A1804806E044E38E05 ),
    .INIT_0B ( 256'h03C1A3C153F8103281414281414281414281414281414040C068C054C0040C06 ),
    .INIT_0C ( 256'h100000050401414AAAAA8C0400014104AA2D01A3C153F8103F81A3D38E054F01 ),
    .INIT_0D ( 256'h2620EAAAAAA0010B0FCD01450BB6278A28880000551400D0402083C223305144 ),
    .INIT_0E ( 256'h6204DC9688CC6470111532A2004AA854540052AB05317434C8CF3A0ED03B9B00 ),
    .INIT_0F ( 256'h120432EB1A436650AA8046D2AB654AAA5BA8669654ECB13882A19639A682954C ),
    .INIT_10 ( 256'h00AB81020388015E80488E8204AAAA4E782D34352AAACAA278D785E8993AA0BE ),
    .INIT_11 ( 256'hF2300F008C04BC0868F210C0C0B0C00C0AAAD61A569053EA330AEAF958CFE242 ),
    .INIT_12 ( 256'hAA2AAAAAA51AB575C9AAA82B0000102C0C388AB0304008C0E22B80E50912E8C8 ),
    .INIT_13 ( 256'hAAA4A9A80A18A60028F4658A52148A2052A5490500A8AA49AAAA116AA94AA9AA ),
    .INIT_14 ( 256'h02B05006A8002AAA9C4645082AA14689536CA8ADA91E549E569C562DA8ADA8AD ),
    .INIT_15 ( 256'h94300C5145140A9054480422801ABAAAAAAA9D12E06ADEA84AB7AA304AB2A155 ),
    .INIT_16 ( 256'h445352E0A7CAA28C3BF06452515428045288A0850D07241E531400000D88A0EA ),
    .INIT_17 ( 256'hAED32233822AAAAAA815141344C3012AAA985581498950149511480004444444 ),
    .INIT_18 ( 256'hAB6BE8DAAAA46BE97050AAABE3AAA80D48EC50CC00142AAAAA9EE08CD12AAAAA ),
    .INIT_19 ( 256'hC0551914C4446256894106A6339588408E5600660054000400000E40AAAAAAAA ),
    .INIT_1A ( 256'h545EFADAB56AAAAAAAAA550A2982556692509401BC2E805145EA10F2A603FFFF ),
    .INIT_1B ( 256'h1415515504554133F108C0E402233633D766C2ED2E8E3576A9D60A540040982A ),
    .INIT_1C ( 256'h1044140440504000000000000000015554515514554455514411445051145100 ),
    .INIT_1D ( 256'h4551044415101451014000400115405514515541144111040054554151554140 ),
    .INIT_1E ( 256'h1555454511455054451515500015114555051000540055400040011550015400 ),
    .INIT_1F ( 256'h4501545515550455505414505550511045541444151511545550440445511445 ),
    .INIT_20 ( 256'h5514000000000000000000000000000000000000000000055511445115454514 ),
    .INIT_21 ( 256'h5540140001510000000000011550415555544554514555545545115500154005 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000005000500000000155401 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'hFFFAA00550055FFAAAAFF5500000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h55500AAFFAAFF55000055FFAAAAFF55000055FFAAFFAA00555500AAFF5500AAF ),
    .INIT_26 ( 256'h00000000000400000000000000055FFAAAAFF55005500AAFFFFAA0055FFAA005 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , memdat[23], memdat[22]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h885A8A516A81540000205000004EA88500000001000000000000000000000280 ),
    .INIT_01 ( 256'h040100280288A14620201540072A3222A2A2BA28809100C88AA0919402216500 ),
    .INIT_02 ( 256'h6888000A020255555400400955555001F3222A8A8C2880228080904008419540 ),
    .INIT_03 ( 256'h0000250025F08A28228024CDC0082082280022A00001D82888A83C4C058505D5 ),
    .INIT_04 ( 256'hA0800000028880000220200802A88200A820A882002A081070E22A28A8222800 ),
    .INIT_05 ( 256'h654004FE182322088828D2A005823022C0088808015001C00A90402082AA0800 ),
    .INIT_06 ( 256'h002800002800002820202A2000A00000A00000A00008555554007AA412028290 ),
    .INIT_07 ( 256'h0322FC00883A803EA08544003722002200A00000828800022CA000000A0000A0 ),
    .INIT_08 ( 256'h2A3CB2F0CAC70A2D2C4BB400B3025C804028080AB8208CA2880202CB220300A8 ),
    .INIT_09 ( 256'h8E88A30E220C8C0802A082308AB2CB22A3898C388832E0C8030A202C08AB2CB2 ),
    .INIT_0A ( 256'h0CA022A30802A088288030A8B2C8A8C08A8C3003880303020A0208C2AACB2C8A ),
    .INIT_0B ( 256'hA3E203E2A3F22A30028000028000028000028000028008A8C880C8A8E08A8C88 ),
    .INIT_0C ( 256'hA222AA802A80000554004C08020002A8468C2203E2A3F22A3F2203EB2C8A8F22 ),
    .INIT_0D ( 256'h0888C955001028A30C8FC00A8000C20000004538F04288E00A8AA8942021A100 ),
    .INIT_0E ( 256'hA0AACEAA82CEAA30022A300088A904A8A8A001070032BC380023A08CE0B30303 ),
    .INIT_0F ( 256'h8A08BA00088B8AAA904A28C90722282000AAA802AAEA28888A8A80B0822A282E ),
    .INIT_10 ( 256'h8AAA2202AA022AA820AA8CAA229001AC880ABAB09001C88A3A8808E28A308AA8 ),
    .INIT_11 ( 256'hB2A00A000002A280A0222888A022A8AA8001C0A2022203E53825EA0828008880 ),
    .INIT_12 ( 256'h650000591A047ABA829002202AA22882AC388A0AB0A000C0E2282ACAA2A0E0CA ),
    .INIT_13 ( 256'hA82A0A02A0020208A8CAAA2280A8AAA0016288A2289400000165009646800004 ),
    .INIT_14 ( 256'h217A02AA448A11906C802002906A8808A3A2AA22AAA0AA22AA22A8A2AA22AA22 ),
    .INIT_15 ( 256'h028200A28A22818A080AA0208029700001646C88C211EE46A47B9132A472500A ),
    .INIT_16 ( 256'h200302020800022880A02A020A20208A08022A800CA0A2A8202A22888EA02A89 ),
    .INIT_17 ( 256'h4EE322330810064006A88A8888C002100182222008208A0088800AA882202020 ),
    .INIT_18 ( 256'h078B08A900188B0A828A4007E890068E80ECA0CE80A09006406CC00CE2101900 ),
    .INIT_19 ( 256'h3CA2A22808880020008AA8000B00A2A02CAABA0000AA05538E38282815555540 ),
    .INIT_1A ( 256'h10A0C22AB12555555001EAA08202AAAA008002E20082E02A8AE2A0C082833333 ),
    .INIT_1B ( 256'hA8BAB3AAA0EAA833B8BA08F082A330B0EB2EC8CA02803130A2E882A8A8082202 ),
    .INIT_1C ( 256'h9A4696A46A5A4000000000000000006A38EAAE3AAB8AABE3AB2B8BA2E3B8EA32 ),
    .INIT_1D ( 256'h2510AB42950AC400AD6FF9AFE2ED0FB83AFAAB6AEAA83BA0FEAA2B3FCAD569BA ),
    .INIT_1E ( 256'h3AFBCAEE3BEE6FE8EE27FBE0CF2E2B89EFA7DBFFA7F8EAAFF91FE2BAEBFEE1F8 ),
    .INIT_1F ( 256'hAA2AE8EFBAEAA8FAAB3ABEBAEAAAABAA8BAEBAEEBEADA2E8AEA388F7AAF3A8EE ),
    .INIT_20 ( 256'hBFBC0000000000000000000000000000000000000000000AAE2288A22EEAEE2A ),
    .INIT_21 ( 256'hFABF28000240F0000000000BAEA3EBE9FEAFCAE8A38EEAA8AAE3BAFABFDA7F8F ),
    .INIT_22 ( 256'h00000000000000000000000000000000005555000040004000405500A01503F3 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h555FF00AA00AA55FFFF55AA00000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'hAAA00FF55FF55AA0000AA55FFFF55AA0000AA55FF55FF00AAAA00FF55AA00FF5 ),
    .INIT_26 ( 256'h000000000030000000000000000AA55FFFF55AA00AA00FF5555FF00AA55FF00A ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000300 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , memdat[21], memdat[20]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00F000F3C003FEA55000FA9540CC000F00000003000000000000000000000000 ),
    .INIT_01 ( 256'hEC00F8320000003300C3F03FEF00300000003000003B00C000003B3C0003CF00 ),
    .INIT_02 ( 256'hB00000000000E95403FEC003A5500FFBF300020A3C00000000003EC000FB303F ),
    .INIT_03 ( 256'h40000F000FEC5448614004C4C030000020303088EC02AC45540C344835F4F000 ),
    .INIT_04 ( 256'h010500140D5455300111540014084000000008402000003EF0C0000001155141 ),
    .INIT_05 ( 256'hCC3FECFF00033000CC0C00FF00003000C0F0A0FF030FFBC0033EC00510011500 ),
    .INIT_06 ( 256'h05000005000005000140800014000014000014000000E95403FEF30FB003003E ),
    .INIT_07 ( 256'h17204C0001788017C00540E000C4043C44000014000000140C00000500005000 ),
    .INIT_08 ( 256'h003030C0FF4000000400000E3B0099104001400030200C00000000C300170038 ),
    .INIT_09 ( 256'h0D11530400040540000000300030C30003304D500010C0400300000C50030C30 ),
    .INIT_0A ( 256'h5C000003014000000000350030C000C0000F002D00018100000000D400C30C00 ),
    .INIT_0B ( 256'h03C017C003F0003050000050000050000050000050000000C005C000C0000C00 ),
    .INIT_0C ( 256'h000000000200000C03FECC0000000000EC0C0017C003F0003F0017C30C000F00 ),
    .INIT_0D ( 256'h8300C300FFB000330F0C000EC0C30F3030003080000000E000000003FFFC2800 ),
    .INIT_0E ( 256'h4040CC1101CC0030000030140033EC00008003EF0033B0380803A3ECC0330380 ),
    .INIT_0F ( 256'h55053015010304003ECC88C3EF0000051044004004D01550101001341400104C ),
    .INIT_10 ( 256'h501415400040000111045C14003FFB0F00BC30303FFBD055755550D551710015 ),
    .INIT_11 ( 256'h390101800280012010390233228020222FFBC000001043CF315FD51114895501 ),
    .INIT_12 ( 256'hCF2545F3B00EF131683FF940516420204D355003380000F4D5400CD4CF98D0E4 ),
    .INIT_13 ( 256'h514014504541555015C041441010000003C00000003C950443CF003CEC09505E ),
    .INIT_14 ( 256'h03F00000EC083B3ECC000000FEC0005003865864528109210612082450645064 ),
    .INIT_15 ( 256'h8008A58104000B04100000000003F95403CECC00C03BECEC0EFB3B300EF0F000 ),
    .INIT_16 ( 256'h00030011115155550454040000000040005100500C000000415100000E924043 ),
    .INIT_17 ( 256'hCFC33FF303FFECFFEC300C00CCCFFEBFFB000044000400400000000000000000 ),
    .INIT_18 ( 256'hEFFF0383FFB3FF00CC00FFEFF33FEC0C0FCC28CC03003FECFECFF3FCC2BFB3FE ),
    .INIT_19 ( 256'hD48C0031C000001000010444430000040C0060004C8C06520810C0003A95403F ),
    .INIT_1A ( 256'h1CC0F00331CEA5500FFB0C0002B8300DFC0C00700C02010000F104FCC333FFFF ),
    .INIT_1B ( 256'h020D000104034133300000C000237037CF30C2E0423C31F14CC0C0C0005C4300 ),
    .INIT_1C ( 256'hF08B3F0880F080000000000000000B2386155185504C51104430CF50380C1100 ),
    .INIT_1D ( 256'h88220C88222038C300BFF2CFF906C01F001E246596C0280020FC36410BFFF2FB ),
    .INIT_1E ( 256'h115544038143FF004339C540083910E610092FFCFBFC77FFF22FF31E9FF3AAFC ),
    .INIT_1F ( 256'h03007434156D0406C010005067504000005410000304217435FA44A3C4003403 ),
    .INIT_20 ( 256'h01180000000000000000000000000000000000000000002FF1114411154C010C ),
    .INIT_21 ( 256'h4E641000093A50000000000C15F27590A716293EC184190CF3000C0FFFE6BFCA ),
    .INIT_22 ( 256'h000000000000000000000000000000000000000000000000001500AAAA24E642 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'hE1EE1B44BB44B1EE1E11E4BB4000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h4B44B1EE11EE1B44B4BB4E11EB44B1EE1E11E4BB44BB4E11E1EE1B44B4BB4E11 ),
    .INIT_26 ( 256'h00000000003C00000000000001EE1B44B4BB4E11EE11E4BB4B44B1EE1E11E4BB ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , memdat[19], memdat[18]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hA54040110600E64E4E45E939390D3F5000000001000000000000000000000150 ),
    .INIT_01 ( 256'h34692C1B99AA8528995759393307F6A8967D77C50B0D1ADAA0149C046A95011A ),
    .INIT_02 ( 256'h25E40361A4381393939346894E4E4E4CF36A8B5F8E850B04690E0346884C0939 ),
    .INIT_03 ( 256'h28A3811A24DEC79186D576D3E8020820B50680EE36945F300279BD803C5B0A50 ),
    .INIT_04 ( 256'hD4B04340E2635048349C1583409F2BD09EBD9F2BF427AF533AEA895F59AAA8B9 ),
    .INIT_05 ( 256'h013935FE515764AA9A8950BE50697540D5A0F005694E4CD1A003534009BDC590 ),
    .INIT_06 ( 256'h901F1A101F1A101F0411DED4407C68407C68407C6855539393933400D1400913 ),
    .INIT_07 ( 256'hC3303C68103EF86405890C36A4D393A5107C684001F068414C7C689027C9027C ),
    .INIT_08 ( 256'h0BFC30F0C08F056F08C3BC033F6870CC868410B071B65C7C502CA4D34083540D ),
    .INIT_09 ( 256'hFCC80FA140E24010B07D08FA1134D34097CB3C050389FC10B3A142CD01134D34 ),
    .INIT_0A ( 256'h0E7C409710007D02C50B301134D02FE8025C3B70502CD050B1A432C044D34D02 ),
    .INIT_0B ( 256'h97C083C0BFF4097101F1A101F1A101F1A101F1A101F1A025C020C02FE9025C02 ),
    .INIT_0C ( 256'hFFFC00528751A1A793930DB00541A10F704E8083C0BFF4097F4083C34D02FF40 ),
    .INIT_0D ( 256'hD8B6D0E4E4D445571E4EC1A7859A5BA10444D1E576CF80F0A269A66416BF7CA5 ),
    .INIT_0E ( 256'h042ECD1C10DD0BB46807F0410500341FAFD4693346B5F07C3C07F4FDC137EFC4 ),
    .INIT_0F ( 256'h8C1034210153C0620351EDC13384C0C49C48032CC4D001D1D000ED3214CC0E0D ),
    .INIT_10 ( 256'h5515554C1537D4F55D1C5C847B0E4D0C00D130301E4CC3823DD001E080383328 ),
    .INIT_11 ( 256'h7913C31650A0D2151529C251665475351E4CD5A82A846BC17564D52014025444 ),
    .INIT_12 ( 256'h010E7040D5073FBFD20E4D43D0985D15ED304015B16565F4E9805EC01045D5E4 ),
    .INIT_13 ( 256'h5C42C30D2409133B25FFBE38061F10406906F1D7E50439A03901281035439C07 ),
    .INIT_14 ( 256'hC1316804340D5C034D5026801309F701BF7557575D7DF5DDF5DDF7D75F575F57 ),
    .INIT_15 ( 256'hC8580A7FF3CE5C318FA27A400000739369034C12D81CFC34473F0D744734142B ),
    .INIT_16 ( 256'h4A6B68A358A0002A283CA5E8667B8909A90812568D555455FE8DD65A5ED75550 ),
    .INIT_17 ( 256'h4ED769775019303934506367D2D6B3DE4C01FF30A013F70A1B69A14A554A4A4A ),
    .INIT_18 ( 256'h33AB02C0E4D3AB0098047933D509345C55CD7DDE58C11930134DD50DD7D4C093 ),
    .INIT_19 ( 256'hB8FCE578AAAAE68F3F1D7572834AFABA4D3D0F5638DE80E35555C40ADD393939 ),
    .INIT_1A ( 256'h8C03EC01F8C34E4E4E4D8C1553CC835C004189300800682FAFD66AE068CFBBBB ),
    .INIT_1B ( 256'h1E2862D500B740373017BADFA18B3172FFDAC0C000C978F96EC9260A0A426096 ),
    .INIT_1C ( 256'hF0CF3F0CC0F0C00000000000000009D6F6858DA1674C05D302228840AA28C000 ),
    .INIT_1D ( 256'hCE7306CC3B303C4100D55345581004493801D7170402030820A08D44B130F347 ),
    .INIT_1E ( 256'h0D8BC58AA00A78FC4A2D33F0001532AFCA0C75543D5457D553B5500155539754 ),
    .INIT_1F ( 256'h880204F205100030D2DC2C70CB507230C71C3C882D1B1104810A002A85A304CA ),
    .INIT_20 ( 256'h60000000000000000000000000000000000000000000002FBD0100800C058D14 ),
    .INIT_21 ( 256'h0015180009C9E0000000000B20B00406004AA2AE114195DC0F8E29EB5579D540 ),
    .INIT_22 ( 256'h00000000000000000000000000AAAA5555000000002AAA155500000000000150 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h96C3993C6396CC693C693396C000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h96C3993C6396CC693C693396C93C66C396C3993C6396CC693C693396C93C66C3 ),
    .INIT_26 ( 256'h000000000028000000000000093C66C396C3993C6396CC693C693396C93C66C3 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000100 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , memdat[17], memdat[16]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0933C000C00000000000000000CC000400000000000000000000000000000000 ),
    .INIT_01 ( 256'h00030C1000001000001000000F0033302724F000400000CCC02403000024C000 ),
    .INIT_02 ( 256'h00C0000C010000000000000000000003F3330093FC0040030040000001030000 ),
    .INIT_03 ( 256'h0000000003CCC000000000C0C33000000000300000300FC33000300080909999 ),
    .INIT_04 ( 256'hC0040000C00131043C04C44000C01150C115C01284304A40F0F302493F000000 ),
    .INIT_05 ( 256'hC00000FC000300000000002409003000F0909099000003C00D00000030300400 ),
    .INIT_06 ( 256'h0404040404040404010004101010101010101010100000000000F00000000040 ),
    .INIT_07 ( 256'h1333CC100130000C0C0000010015400140101010004010101C10100401004010 ),
    .INIT_08 ( 256'h013030C0E62C00C002C0000073100140210104003C500C10080041C7011300C4 ),
    .INIT_09 ( 256'h4C0C034000003104031080340071CB00130C0D000000D0040340200C40071CB0 ),
    .INIT_0A ( 256'h4C100013010310003040340071C004D0004C003304000C000C4200D001C72C00 ),
    .INIT_0B ( 256'h13C013C013F0013040404040404040404040404040404004C004C004C2004C00 ),
    .INIT_0C ( 256'hCBB30082004040400000CC00000040440C0D3013C013F0013F0013C31C004FC0 ),
    .INIT_0D ( 256'h000CC000000000030C0C00400100000400008004000000C04000000222202040 ),
    .INIT_0E ( 256'hC000CCC300CC003448013010020000043308100F01333030000F10CCC0730303 ),
    .INIT_0F ( 256'h000030C000033000000F00D40F0000CC03000F0300CF000000C000300000F00C ),
    .INIT_10 ( 256'h0300000000000C0000004CC00000003F000571344003C3003000C0C0003C0030 ),
    .INIT_11 ( 256'h33000000000000003003000000CC04014003F000000013C03003F3003C000000 ),
    .INIT_12 ( 256'hC00000300C10F03000000000003C00300C31C0C030000CC4C70300F1C110FCCF ),
    .INIT_13 ( 256'h000300000100C00704CC0000000430C010C040004400007000C01C0C03000100 ),
    .INIT_14 ( 256'h00F01330000103000C00010100C04040130001C0000301C000C0034000C000C0 ),
    .INIT_15 ( 256'h0000AA104100A33C088305400000300000C00C04C003CC0010F3003010F00001 ),
    .INIT_16 ( 256'h041328C0004028033010001000140C00004C00410C00030C2A841040AC000000 ),
    .INIT_17 ( 256'h0CCF027306400C000303003000C24240030C00C090CC000930104000A00A0404 ),
    .INIT_18 ( 256'h0F570010000057011051000FC000009C00CC24CC9014400C000CC09CC2403000 ),
    .INIT_19 ( 256'h3000000000000000003000000300000C1C000000000000044104E1A400000000 ),
    .INIT_1A ( 256'h0000C01030000000000000C005C010001040FC0000000000C3C030C700F33333 ),
    .INIT_1B ( 256'h5454515554555533FB330CC0300334F0CF00D4C00000F03000D400040040D00C ),
    .INIT_1C ( 256'h1001500010001555400004000400005514455511554505504515455151541100 ),
    .INIT_1D ( 256'h4141000404105040050001400100410105415541455501540005444054051000 ),
    .INIT_1E ( 256'h1444055515551140551554000511154550014001500045000150015510055500 ),
    .INIT_1F ( 256'h4515145105550455545415100510155004440554015451145110444445515055 ),
    .INIT_20 ( 256'h5555555540040000000000000000000000000000001000455511445111144511 ),
    .INIT_21 ( 256'h5550150551415000555555515451014505444154514555545550515500050000 ),
    .INIT_22 ( 256'h03FEA95403FEA95403FEA9540100000000000000000005000500000000155501 ),
    .INIT_23 ( 256'hA95403FEA95403FEA95403FEAAABFC0156ABFC0156ABFC0156ABFC0157FEA954 ),
    .INIT_24 ( 256'h005FAAF5005FAAF5005FAAF5040156ABFC0156ABFC0156ABFC0156ABFD5403FE ),
    .INIT_25 ( 256'hAAF5005FAAF5005FAAF5005FA50AFFA0550AFFA0550AFFA0550AFFA0505FAAF5 ),
    .INIT_26 ( 256'h0000000005440000000000000FA0550AFFA0550AFFA0550AFFA0550AFAF5005F ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , memdat[15], memdat[14]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C000C01000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h00330C1000001000F03000000F1333300300F30040000CCCC00003003000C00C ),
    .INIT_02 ( 256'h0CC0000CC10000000000030000000003F3330003FF0080033040000302030000 ),
    .INIT_03 ( 256'h3000000C03CCC000002200C0F33000000C03300003300FC33004300080000000 ),
    .INIT_04 ( 256'hC1200430C000F2003C03C80430C00140C014C00280300A00FCF300003F000000 ),
    .INIT_05 ( 256'hC00000FC000300000000000000003800C0000000300003C0CD00021C30312000 ),
    .INIT_06 ( 256'h0000000000000000100100000000000000000000000000000000F00000000040 ),
    .INIT_07 ( 256'h0333CC004430000C0C0000000000000000000000000000001C00000000000000 ),
    .INIT_08 ( 256'h003030C0E61C00C001C00010B3000000200004003C100C00080001CB010300C4 ),
    .INIT_09 ( 256'h0C0E030010003008030040300072C700030E0C004000C0080300100C00072C70 ),
    .INIT_0A ( 256'h0C000003040300403080300072C000C0000C003304000C000C0100C002C71C00 ),
    .INIT_0B ( 256'h03C003C003F0003000000000000000000000000000000000C000C000C0000C00 ),
    .INIT_0C ( 256'hCFF30010400000000000CC08000000500C0C3003C003F0003F0003C71C000FC0 ),
    .INIT_0D ( 256'h008CC000000000030C0C00000300000C00000000004400C00000000044440400 ),
    .INIT_0E ( 256'hC001DCC300CC003021103100484000403320000F00333030040F30CCC0730303 ),
    .INIT_0F ( 256'h0000B0C020873005000F00D80F0010CC07220F0321CF20000CC040B00024F01C ),
    .INIT_10 ( 256'h0302000200000C0400020CC00100003F1407B23C4003C308B238CCC2203C0930 ),
    .INIT_11 ( 256'h3300C000000084403003400000FC00000003F400010103C03003F3003C00C000 ),
    .INIT_12 ( 256'hC00000300C10F03030000002343D00B80F38C2E030000CC8E30FC0F6C220FCCF ),
    .INIT_13 ( 256'h080348081004C08380CC1100118030C000C00003800000F100C03D8C03000100 ),
    .INIT_14 ( 256'h00F00330000003000C00000100C00000034808C8090704C406C4070809C809C8 ),
    .INIT_15 ( 256'h000111000000133C011300000000300000C00C04C183CC0010F3003010F00000 ),
    .INIT_16 ( 256'h000304C02000040FF003000000000C00000C04002C00030C044000001C200000 ),
    .INIT_17 ( 256'h0CCF007304400C000303003000C04040030C00C010CC00013000000010010000 ),
    .INIT_18 ( 256'h0F6B443000006B473062000FC000001C00CC04CC102C800C000CC01CC0403000 ),
    .INIT_19 ( 256'h3000000000000000003508000F00400C2C010000000000040000D25C00000000 ),
    .INIT_1A ( 256'h0090C06030000000000000C009C094002040FC00406C0004C3C030CB00F33333 ),
    .INIT_1B ( 256'hFCE8E2BFE4AEF933F3330CC0700334F0CF04E4C42C00F03022E502941090D42E ),
    .INIT_1C ( 256'h9ACDDAACDAAAC0003FFFF3FFF3FFF22A38AAAE2AAF8EBBE3FF3A8EF0A2A8FF32 ),
    .INIT_1D ( 256'h2C30ADC2B30A8C23A9CFFD5FF2FA8EEA2BAAAB8EEAA02AC0FBAE0ABEA8659B1E ),
    .INIT_1E ( 256'h1BBA0EBA2AAA3BE0BA3AFA00CF3A3A8EE80EB3FEAFFCAB8FFD9FF2ABA3FAA9FC ),
    .INIT_1F ( 256'hAA1EACAAABAAA8BABA7AAABA8ABAAEAA8AEEABAAAEAA322CA2F288E0BEA2A0AA ),
    .INIT_20 ( 256'hEEA800003FF3FFFFFFFFFFFFFFFFFFFFCFFFFFFFFF0FFF0FAE33CCF3333AEE3A ),
    .INIT_21 ( 256'hFAAF28000230855500000002BAA3AEE82AAACAA8A38AFEA8EAEA62AA3FFAFFC2 ),
    .INIT_22 ( 256'h6D3939393AC6C6C6C793939390000000005555000040004000505500201500F3 ),
    .INIT_23 ( 256'h386C6C6C6F93939392C6C6C6C46C6C6C6D3939393AC6C6C6C7939393906C6C6C ),
    .INIT_24 ( 256'h3C6C6C6C6393939396C6C6C6C1393939386C6C6C6F93939392C6C6C6C5393939 ),
    .INIT_25 ( 256'h3C6C6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C9393939 ),
    .INIT_26 ( 256'hFFFFFFFFF004000000000000093939393C6C6C6C6393939396C6C6C6C9393939 ),
    .INIT_27 ( 256'h00000000000000000000000000000000000000000000000000000000000000FF ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , memdat[13], memdat[12]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C28000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h02230EA200002000A02000000F8233300300F200900088CCC00003022000C088 ),
    .INIT_02 ( 256'h08C0000C824000000000220000000003FB330003FE0010832090002200030000 ),
    .INIT_03 ( 256'h2004008803CCC00A000208C0E3B8A28A08823A0802300FC33008300080000000 ),
    .INIT_04 ( 256'hC0002020C088C102BE23042020C0014AC014C00282B00A00F8F300003F000000 ),
    .INIT_05 ( 256'hC00002FC004300200000000000003400C0000200200003C88E0008083032000A ),
    .INIT_06 ( 256'h0040404040404040400400010101010101010101020000000000F00008981080 ),
    .INIT_07 ( 256'h037BCD010830810C0C1001000000000001010100040101002D01010040100401 ),
    .INIT_08 ( 256'h2031B6C6CA2C60C862D8218033000001200009083C200D00018002C3020301C8 ),
    .INIT_09 ( 256'h0C0C8300020030000B00823000B0CB02030C0C000800C0000B00202C000B0CB0 ),
    .INIT_0A ( 256'h0C010203401B00083000B000B0C080C1080C603308800C020C0208C000CB2C08 ),
    .INIT_0B ( 256'h0382038203B0203404040404040404040404040404040080C080C080C0080D08 ),
    .INIT_0C ( 256'hCFF30020800404000000CC01501404800C0C32038203B0203B0203A32C080EC2 ),
    .INIT_0D ( 256'h000CC000000102034C1C00000000000841110000000011C40208200088880800 ),
    .INIT_0E ( 256'hC000ECC300CC003002003000800000003300000F00333131818F00CCE4B30313 ),
    .INIT_0F ( 256'h2200B0C0000B3088000F02E00F0800CC0B020F0302CF822000C280300008F02C ),
    .INIT_10 ( 256'h0302000002000C0800000EC0020000BF880A3A328003C308B228C0C2203C0238 ),
    .INIT_11 ( 256'h33002000000088803003800000EC00000003F000000203C0B003F3003C000880 ),
    .INIT_12 ( 256'hC00000300C20F030200002000A3EA0300CB8C0C030000CC2E30300F8C000FCCF ),
    .INIT_13 ( 256'h080B80000202C08308EC2200200430C000C00081000000F200C03E0C03000200 ),
    .INIT_14 ( 256'h00F03330000303002C02030A00C0C0C033880AC80A0B0AC80AC80B880AC80AC8 ),
    .INIT_15 ( 256'h00020030C300033C010300000000300000C02E28C203CC0020F3003020F00803 ),
    .INIT_16 ( 256'h0C3300C000C00003B0300030803C0C0008CC08C30C00230C000C30C00C200000 ),
    .INIT_17 ( 256'h0CEF003308000C000303023000C00000030C00C000CC00003030C02000000C0C ),
    .INIT_18 ( 256'h0F8BA00000008BA000A0000FC200000C00EC00CC0000800C000CC00CC0003000 ),
    .INIT_19 ( 256'h3000000000000000803A08000200000C0802000000000008C30CE28800000000 ),
    .INIT_1A ( 256'h0080822030000000000080C00AC0A00000A0FC0200A80008C3C030C300F33333 ),
    .INIT_1B ( 256'h141213C070F11C33FBB30CC0300338F0CF08E8822800F03020E800880000E00C ),
    .INIT_1C ( 256'h3C03F800300000002AAAA2AAA295537E9CC5173145C1E873321104014110CC01 ),
    .INIT_1D ( 256'h00800A000000F0800D2FFE2FF00085023C43FEA3815225084004ABC0B2BFF0AC ),
    .INIT_1E ( 256'h3F34010412949040541144000A031D071081EBFF73FCC52FFEEFF1693BFF0EFC ),
    .INIT_1F ( 256'hCC0700C100920405401C09000F0011300000044408031300C010448271014074 ),
    .INIT_20 ( 256'h412400003FF3FFFFFFFFFFFFBFFFBFFBCFFEAAAAAA3AAA0577000040001C4701 ),
    .INIT_21 ( 256'h4E441C0152D12FBA0000000A4442010899400FDCF1C804FC9F401B77BFC53FC9 ),
    .INIT_22 ( 256'h555555555400000000000000010000000000000000000000000500AAAA24E442 ),
    .INIT_23 ( 256'h55555555540000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAA9555555 ),
    .INIT_24 ( 256'h0FFAA5500FFAA5500FFAA5500BFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAA9555555 ),
    .INIT_25 ( 256'h0FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA550 ),
    .INIT_26 ( 256'h105401005F440000000000000FFAA5500FFAA5500FFAA5500FFAA5500FFAA550 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000341 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , memdat[11], memdat[10]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0833C008C00000000000000000EC051D00000000000000000000000000000000 ),
    .INIT_01 ( 256'h01130D0000000000500000000F4133302320F100300084CCC02003021020C084 ),
    .INIT_02 ( 256'h04C0000C408000000000110000000003F3330083FD0030031030001100030000 ),
    .INIT_03 ( 256'h1008000403CCC00000000080D33000000441340001300FC33000200000808888 ),
    .INIT_04 ( 256'hC0000010C00032003C00C80110C00940C094C00A80302A00F4F302083F000000 ),
    .INIT_05 ( 256'hC00000D4000100100000002008081C0070808088100003C04C00000430300000 ),
    .INIT_06 ( 256'h00C0C0C0C0C0C0C0C00800030303030303030303000000000000B00000000000 ),
    .INIT_07 ( 256'h43B3CE020030020C0C20020100154000020303032C0303000F030300C0300C03 ),
    .INIT_08 ( 256'hC13238C8C00C80C080E00200330001420101000038040E10000040820C120280 ),
    .INIT_09 ( 256'h4C0803400C0031030310303400208208130C0D003000D00303400C0C40020820 ),
    .INIT_0A ( 256'h4C1108124102102030203400104204D2204CC02303000C0C0C40C0D000410420 ),
    .INIT_0B ( 256'h1184118411904110404040404040404040404040404041048104910482204920 ),
    .INIT_0C ( 256'hC3B3008200C0C0C000008C000010C00C0C091411C411C0411C041180001046C4 ),
    .INIT_0D ( 256'h000CC100000000030C0C0CC0200000000000800C000000C0C0000002222020C0 ),
    .INIT_0E ( 256'hC000CCC300CC002000C33C302000030C3303300F33333031000F00CCC0330303 ),
    .INIT_0F ( 256'h000030C000033000000F00C00F0000CC03000F0300CF000000C000300000F00C ),
    .INIT_10 ( 256'h0300000000000C000000CCC00000003F000030300003C3003000C0C0003C0030 ),
    .INIT_11 ( 256'h33000000000000003003000000CC0C030003F000000033C03003F3003C000000 ),
    .INIT_12 ( 256'hC0C000300CC0F03000000000003C00300C30C0C030000CC0C30300F0C000FCCF ),
    .INIT_13 ( 256'h000300000100C00304CC0000000430C030C0C0028C0200F000C0BC0C03200000 ),
    .INIT_14 ( 256'h00F01330000103000C00010000C04040130000C0000300C000C0030000C000C0 ),
    .INIT_15 ( 256'h000088104100833C088300000000300000C40C008402CC0000F3003000F00001 ),
    .INIT_16 ( 256'h041320C0004020033010001000140C00004C00410C00030C220410408C000000 ),
    .INIT_17 ( 256'h0CCF023302000C000303003000C20200030C00C080CC00083010400080080404 ),
    .INIT_18 ( 256'h0F030100000103000400000FC000008C00CC20CC8101000C000CC08CC2003000 ),
    .INIT_19 ( 256'h3000000000000000003000000300000C0C000000000000004104C00100000000 ),
    .INIT_1A ( 256'h0000800030000000000000C000C000000000FC0000000000C3C030C300F33333 ),
    .INIT_1B ( 256'h809E93EA68FA9A33F3330CC0300330F08B00C0C00000F03000C000000000C00C ),
    .INIT_1C ( 256'h3C4334043000400010010C400C7FF22184C041301049E712880DC3A0715CA221 ),
    .INIT_1D ( 256'h81520B4805205403056557F551904C412042C5230D6D1534620265987EFFF1B8 ),
    .INIT_1E ( 256'h1E680CF715479300670DB000800101C0C00159556554802557F5519419565B54 ),
    .INIT_1F ( 256'hCD3B28F10A450471A48C322000201D700C88075409E48028D290440ECCF15077 ),
    .INIT_20 ( 256'h199400003FFBEAAAAAAAA5551555005D0003FFFFEA2A95C411228862220C4132 ),
    .INIT_21 ( 256'h555A0F0C0350D0CFFAABFA98A4D0010791C488FC2046EBEC5F10587F954A5549 ),
    .INIT_22 ( 256'hA955540003FFFEAAA955540001AAAA5555000000002AAA1555000000001555A1 ),
    .INIT_23 ( 256'hFC00015556AAABFFFC00015557FFFEAAA955540003FFFEAAA955540003FFFEAA ),
    .INIT_24 ( 256'h05050505050505050505050506AAABFFFC00015556AAABFFFC00015556AAABFF ),
    .INIT_25 ( 256'hFAFAFAFAFAFAFAFAFAFAFAFAF050505050505050505050505050505055050505 ),
    .INIT_26 ( 256'hDFBBFFFFC5040000000000000FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAAFAFAFA ),
    .INIT_27 ( 256'h000000000000000000000000000000000000000000000000000000000000003F ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , memdat[9], memdat[8]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C004C00000000000000000FC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h02030F0000000000000000000FC023300300F000200000CCC00003000000C000 ),
    .INIT_02 ( 256'h04C0001C44C440000001110000000006E0330003FD0000030000002000030000 ),
    .INIT_03 ( 256'h100400C4038CC000C004408093F0C30C0401300101380FC33000700000000000 ),
    .INIT_04 ( 256'hC0001010C00050017C01401010C0014AC014C00282B00A00F4F300413F000001 ),
    .INIT_05 ( 256'hC0000028C002C000000000000000200090000000100003C04C00000430300005 ),
    .INIT_06 ( 256'h0C4C4C4C484C4848422808212121212121222222210000000001700000201000 ),
    .INIT_07 ( 256'hA3B3C72302301A8C4E20630000000003C330203220C020300030200C0300C030 ),
    .INIT_08 ( 256'h003134C4C00C43C040D0010033204001001020803C880A00202000D3580356C0 ),
    .INIT_09 ( 256'h4C0C010084202121811228140004104C13000C022080402282008E0800014514 ),
    .INIT_0A ( 256'h4E118011411202320238040024910413104C0822101008604044015000D34D20 ),
    .INIT_0B ( 256'h338833883384833888888888888C8C8C8C8C8C8C8C8C83082308230840004500 ),
    .INIT_0C ( 256'hE3BB0000004444400000CC02901444040C032422C432F443234432C34D20CFC8 ),
    .INIT_0D ( 256'h000C4000000140135C184C403000000041110004002062C84000000000000040 ),
    .INIT_0E ( 256'hC00CCCC300CC00F200413410200001043302100E21262070030F00C005030216 ),
    .INIT_0F ( 256'h000030C000033000000F0CC00F0000CC03000F0300CF000000C000300000F00C ),
    .INIT_10 ( 256'h1F00000010007C0000008CC00C00003B000020200003C3003000C0C0003C0030 ),
    .INIT_11 ( 256'h33040400000000003003000020CC0C070002F000000023802003FF003C040000 ),
    .INIT_12 ( 256'hC00000300C00F03000100000003C00300C20C0C030000CC0C30300F0C000FCCF ),
    .INIT_13 ( 256'h300300300000C00300CC0000000030C330C0C020CC0300F000C0FC0C03300000 ),
    .INIT_14 ( 256'h0CF01330033103000C000130C0C04000020030C0300330C030C0330030C030C0 ),
    .INIT_15 ( 256'h00C000104100033C000300000000300000C00C008003C80000F2002000F00001 ),
    .INIT_16 ( 256'h082300C0008300033020432000140C00404C00410C4003CC000410400C000400 ),
    .INIT_17 ( 256'h088EC02300000C000303F0F000C00000030C00C000FC00003020800003000808 ),
    .INIT_18 ( 256'h5B02000000000200000C000F40000004004400480000000C00088C0880003000 ),
    .INIT_19 ( 256'h210304005C111500143053510350040C4D405511020020008208C00140000000 ),
    .INIT_1A ( 256'h00014400300400000014084510C000000000FC0002002400CE84208210B22222 ),
    .INIT_1B ( 256'h5454515454551511D1331D41300521D0CE0081100000F030008000000000C00C ),
    .INIT_1C ( 256'h40441004544069390FA25054007FA05504505114144504105405415151541511 ),
    .INIT_1D ( 256'h0550014015000440004000500045441505555141055501540011454050555110 ),
    .INIT_1E ( 256'h0444055515551500151444004005154510054000140054400040015550005400 ),
    .INIT_1F ( 256'h4515145504550444115401500550055005540154015451145110440055015055 ),
    .INIT_20 ( 256'h155555503E903EA955400FEA55003F54CA43EA903A043E041111445111154115 ),
    .INIT_21 ( 256'h5550070C015059CE0FAAA5305510114401554144504515501515105100114000 ),
    .INIT_22 ( 256'h16BC16BC17E943E943E943E94000000000000000000001000100000000155501 ),
    .INIT_23 ( 256'hBC16BC16BD43E943E943E943E943E943E943E943E816BC16BC16BC16BEBC16BC ),
    .INIT_24 ( 256'h277777777DDDDDDDD888888883E943E943E943E942BC16BC16BC16BC1416BC16 ),
    .INIT_25 ( 256'h277777777DDDDDDDD8888888888888888DDDDDDDD77777777222222222222222 ),
    .INIT_26 ( 256'hEF8FFCFF2A040280AA80A800088888888DDDDDDDD77777777222222222222222 ),
    .INIT_27 ( 256'h00000000000000000000000000000000000000000000000000000000000001BC ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , memdat[7], memdat[6]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C00CC003FAA5500BFA95400C0C0C000000B4000000000000000000000C00 ),
    .INIT_01 ( 256'hA3320C00A8220000E0000055A5C233300700F2002000484CC00103021000C0C4 ),
    .INIT_02 ( 256'h00C0001800808156ABFC2010055AAFF143338003F80134033131102300032055 ),
    .INIT_03 ( 256'h2204000403C8C000C040408013F0C30C0401300141208FC330002000100A0110 ),
    .INIT_04 ( 256'hC0000020C0029403FC0A502020C00145C014C00282B00A00D87340003F400000 ),
    .INIT_05 ( 256'hC8156090000000100000000000003400D000101030055AC4CC00080C30300005 ),
    .INIT_06 ( 256'hC400000000404C4043100822220323031310101000000156ABFCF00000301800 ),
    .INIT_07 ( 256'h01B288300330031D0C00C00100000003C3300030208501200122020881384E13 ),
    .INIT_08 ( 256'h43303080400C438044E002042100428142120201100009100303408220130100 ),
    .INIT_09 ( 256'h4C0401C008002003000000300030C334030407002000F00302400004C0030C33 ),
    .INIT_0A ( 256'hCC320431023320303030380030C80820104C40100200000C0840C0D000C30CD0 ),
    .INIT_0B ( 256'h0104010802908028C88CCCCCCC8080808084444444480E00F300D3000000C010 ),
    .INIT_0C ( 256'hFBFF0010B0444440156A4800300C0C000C061421C81210C13A0C13C20C0040C4 ),
    .INIT_0D ( 256'h202C32055A820009C81CD8807882A482ABBB000888014E0F80000000CC880840 ),
    .INIT_0E ( 256'hC00CCCC300CC00D2208328300800030C2E20300F02361233000E08CB803F0303 ),
    .INIT_0F ( 256'h000030C000033000000F0CC00F0000CC03000F0300CF000000C000300000F00C ),
    .INIT_10 ( 256'h1E000C40401078002340CCC00C10543F000010500056C3003000C1C0003C0030 ),
    .INIT_11 ( 256'h1B03010CC0031007B92B202302CC40000016D000000033C03083CE0034000000 ),
    .INIT_12 ( 256'h841540200C40E02004101404807C00300C30C0C00080C1E003030070C001746D ),
    .INIT_13 ( 256'h300300300300C1030CCC0000000C30C310C00001802195F04080BC0C83395050 ),
    .INIT_14 ( 256'h00F003300010030008000030C0C000C0320030C0300330C030C0330030C030C0 ),
    .INIT_15 ( 256'h10C000104110133C0003000000022A5500400800C003C80000F3003000F00001 ),
    .INIT_16 ( 256'h04030080000300033100C300003C0C00C0CC00C20CC001C40008208018000C00 ),
    .INIT_17 ( 256'h0CCE4020000058415203F0F000400000560C00D400FC00003020400013010404 ),
    .INIT_18 ( 256'h0E02000105400300000C015A4010500C00C80080000000584108000080007105 ),
    .INIT_19 ( 256'h3100008D16E30000203041E00100000E08004000A200AAE0C308C0010055AAFF ),
    .INIT_1A ( 256'h000490001000156ABFC0004000C200000000FC00140021005DC0329200FAA227 ),
    .INIT_1B ( 256'hA8A8A2AAA0ABA833C0332F41140900E0890040004000E02000C000000000C00C ),
    .INIT_1C ( 256'h6A8A9AA8966AB0458D88F8D398F9D26B2CEBBB3AEACFAAB0AC0A8EF1A3A82B32 ),
    .INIT_1D ( 256'h2820A982A20AD8E32D8FFF9FF3BECBFA0BABAB8FAFA40E903FCB0CBBB8755A1A ),
    .INIT_1E ( 256'h0EAF0EAA3AAA27F02A1BBF00CA3A2A8AFC0BB3FE7AFCAA8FFFBFF2AEA3F9EBFC ),
    .INIT_1F ( 256'hAB0AA8EFA8AFA8AEBA2AA2EA8AEA8FBA8BAAA3EAA2AA2328B232882CEE82F0EA ),
    .INIT_20 ( 256'hAAABE50F77537753E529492074F8BD0F8872342D0817618AA333CCB2332EAB2B ),
    .INIT_21 ( 256'hFAAF2D08F383406584E06422AEA2AEAA3AA88AACA08ABBB8BBACB2EB3FEBAFC3 ),
    .INIT_22 ( 256'h7488888889DDDDDDDE22222223040004005555000010005000505500201500F3 ),
    .INIT_23 ( 256'h7488888889DDDDDDDE222222237777777488888889DDDDDDDE22222223777777 ),
    .INIT_24 ( 256'hE4E1BB1E4E4B11B4E4E1BB1E4F7777777488888889DDDDDDDE22222223777777 ),
    .INIT_25 ( 256'h4E4B11B4E4E1BB1E4E4B11B4EB1E44E1B1B4EE4B1B1E44E1B1B4EE4B1E4B11B4 ),
    .INIT_26 ( 256'h305800003BC155956A55980411B4EE4B1B1E44E1B1B4EE4B1B1E44E1B4E1BB1E ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000140 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , memdat[5], memdat[4]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3073C051D0024E4E4E4E493939BD1008000000A8000000000000000000000800 ),
    .INIT_01 ( 256'h17134900ABA6010030001B1B1B020E19030EC1132C39403CA90D19163001C588 ),
    .INIT_02 ( 256'h0C90012484846C6C6C6C5111B1B1B1B372F2643BF410003030300B62206C2B1B ),
    .INIT_03 ( 256'h002C898C86CD4100C00880305030410808112402001287FB7140830000251103 ),
    .INIT_04 ( 256'hC00112319000FB003C43EC2021D00140D014D00281740A1B54A15040BD321100 ),
    .INIT_05 ( 256'h42C6C4D48007800200400008310800C04300110321B1B048483B4400E0300100 ),
    .INIT_06 ( 256'h000C4884CC004C8CC0000C22133001323320110233006C6C6C6C900ED030F01B ),
    .INIT_07 ( 256'hB330D92201003DD94F29FD8000390003831031006CC0312107103140E3008412 ),
    .INIT_08 ( 256'h4000048880C84F00C08001003631C382011030C314C83933323080D374115D40 ),
    .INIT_09 ( 256'h080401C4C83C2331C1230C244014927002040B1320F0E131C3C4C30044014937 ),
    .INIT_0A ( 256'h8310EC03C3020313333C2840045A048150C88D30222200B48C88C2D100514940 ),
    .INIT_0B ( 256'h30C822401095C038CC4084480C40C4884C00C4884C00CF082104A3000060CB00 ),
    .INIT_0C ( 256'hF2DCE40000804406C6C644003030C40868002C13043165020058124341A00AD0 ),
    .INIT_0D ( 256'h383D43B1B192801E0418844C2CE3F4C3FCDD1000880220818482080C40C804C0 ),
    .INIT_0E ( 256'hC00C84C3088800E2080334213213B5048C0001B633160380020E0DD8C600053A ),
    .INIT_0F ( 256'h008010C1040230003B4F4C01B600008C0300CF03004A0000008000200000F008 ),
    .INIT_10 ( 256'h2C0023381002B000088088C00C2B1917010000101B1AC2002003C080003C0010 ),
    .INIT_11 ( 256'hBB58040064060008B44F140010CC044006C600801000330521C76C0011540010 ),
    .INIT_12 ( 256'h0D392F529C06A0200926C400003C00300430C0C010000C4083030020C002BA4E ),
    .INIT_13 ( 256'h3201023001308113040E0020000030C201C0C002880539FC39057C1C27039C06 ),
    .INIT_14 ( 256'h29C03120A4721A3B4F200130DB4000C0210230C2308330C230C2320230823082 ),
    .INIT_15 ( 256'h41C002308100073C40034000000144E4BDCA4403B01A84A50690292A06B05000 ),
    .INIT_16 ( 256'h003200C0008F05033110C30000380410C04CC00300C002CC040420000C001C01 ),
    .INIT_17 ( 256'h4C0E8437009B1CAC6701F0F00254681B1A0800D800BC01803000C00013000804 ),
    .INIT_18 ( 256'h17020002B1980300030C6C6B001B14281C0401D820001B1C2C40850DC09B01B1 ),
    .INIT_19 ( 256'h24020C44210A3F113CB0B36302E40CCFCBD03B3320016030400CC000DB1B1B1B ),
    .INIT_1A ( 256'h01028800600EC6C6C6C5084F30C000010000FC0401024C001F1C22C3707A2B70 ),
    .INIT_1B ( 256'hD8CC43D4F0F53C11E3312542301FA3C8CC1042600120F02004000C000C00C00C ),
    .INIT_1C ( 256'hF0CF30CCFCC0D39384E746FA46D64319041E8107A0404C12442CCF00304C9021 ),
    .INIT_1D ( 256'h9FF242C93F24AC900ACFFCEFF12140852411F049D643210C8021C5AC48BFF323 ),
    .INIT_1E ( 256'h24C3017307D338F0833F3300812724C9CC0EC3FC8CFC580FFCCFF13AB3F278FC ),
    .INIT_1F ( 256'hFC1BF810CC58CC00131F036C014C004C044B001303F89038C301CC9071010053 ),
    .INIT_20 ( 256'h3DF22D88056BFA862D7A4309C383526FC7A6C63B310D374C311000420013F124 ),
    .INIT_21 ( 256'h4E44315200D1AC9B8DB4A8D3F012596C036ECCC4424FC5E0DD0503313FF1CFC8 ),
    .INIT_22 ( 256'h03FEA95403FEA95403FEA954010000000000000000800000000500AAAA24E442 ),
    .INIT_23 ( 256'hA95403FEA95403FEA95403FEAAABFC0156ABFC0156ABFC0156ABFC0157FEA954 ),
    .INIT_24 ( 256'hBB41EB41E4BE14BE11EB41EB480156ABFC0156ABFC0156ABFC0156ABFD5403FE ),
    .INIT_25 ( 256'hBB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14 ),
    .INIT_26 ( 256'hBAF2A8AA160D9B36C4F972E2CE14BE14BB41EB41E4BE14BE11EB41EB4E14BE14 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000329 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , memdat[3], memdat[2]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h2002C00C38000000000000000014000000000008000000000000000000000C00 ),
    .INIT_01 ( 256'h03011B00381000C0008C400000000C440300D010000000F13000000300400000 ),
    .INIT_02 ( 256'h0087900000C00000000010300000000032C44003F01000010000001020000000 ),
    .INIT_03 ( 256'h0004000000105400C00000F08330070840002840002043810000030005050000 ),
    .INIT_04 ( 256'h108010038600B5034002D410030601488014060283600A000044C0003E0C8040 ),
    .INIT_05 ( 256'h00000014000200010080300130008080C0000300000000180800080055B08008 ),
    .INIT_06 ( 256'h8000000000000000001C00030303030303030303011000000000240000001000 ),
    .INIT_07 ( 256'h02323F0300040326C423D7800000000003030301980303014F03030000100803 ),
    .INIT_08 ( 256'h0017289840010F000CD10302100380030020020120001B030203000318030300 ),
    .INIT_09 ( 256'h0448230004012002030000100C10030803488C00000400020300040C04C30811 ),
    .INIT_0A ( 256'h08020803002300000000200C1003000250058093020140040800C040300308D0 ),
    .INIT_0B ( 256'h033803F80351001808080808080808080808080808080B001F003F0004500BD0 ),
    .INIT_0C ( 256'h2008000030080800000004034008080000081803380351001F180343089009C8 ),
    .INIT_0D ( 256'h310000000005C09CB9C8B805AC85F503CA42170058134F900C00001800000001 ),
    .INIT_0E ( 256'hC33CCD4704CDC8F30000380320000300CC030002101661F5113D800883121C3C ),
    .INIT_0F ( 256'h000C1445CC02503000070CC0034300FD4140835140110000C05C101580803505 ),
    .INIT_10 ( 256'h8CE0713080883381780004503C00003B03300000000043101001C244020D2031 ),
    .INIT_11 ( 256'h0F0008434D2012106C070488728B00000000C084800000C00740DCE092100102 ),
    .INIT_12 ( 256'h008000000E80248401000028007C08012400C804A9743C0083201200D04038CE ),
    .INIT_13 ( 256'hB00300B100303F3300CC8840800030C300000011400100F00000BC0003B00000 ),
    .INIT_14 ( 256'h383002000290000009E0C030C00000000300B0C0B002B040B000B300B080B040 ),
    .INIT_15 ( 256'h06C800000038000D0002000000002000000008000000180100170058000400C0 ),
    .INIT_16 ( 256'h0000000C000302013200D30000000400D00C000008D003C80000000104002D00 ),
    .INIT_17 ( 256'h0CCC0028100000000243F0F400502000000521F0007C87003000008303000000 ),
    .INIT_18 ( 256'h0101008000040100800C00015000000C0CCE006C04800000000C4C0E44000000 ),
    .INIT_19 ( 256'h629B10700164008601F083002120114E00803344F24970100000CC0100000000 ),
    .INIT_1A ( 256'h480C40081480000000000B0040E3010C4608CD2020003002DDC0A20308382020 ),
    .INIT_1B ( 256'hD4FCF090B4242D23F1308C8E30C100FA0A00C0400007E4B400C088008C08C200 ),
    .INIT_1C ( 256'hF04730C47CC0400000000000000002B4009E6027940E40025C2FCBA1F33C9600 ),
    .INIT_1D ( 256'h959243491524B4920B4554F551AF04BF26D98340101B206CA4E1C096C4CFF131 ),
    .INIT_1E ( 256'h240C0C7F339F2E809F1E6800012307C1A0042154F454248554D5507971530554 ),
    .INIT_1F ( 256'hDF2774934C9748C803D5001405D40304075500C502C45034F331889C0C00B02F ),
    .INIT_20 ( 256'h1CEC00000000000000000000000000000000000000000008103288A03219900A ),
    .INIT_21 ( 256'hAAAF280002424000000000023E0170400251C940724B25908421329015544548 ),
    .INIT_22 ( 256'h6D3939393AC6C6C6C793939390A2AA9155000000000AAA0555000000002AAAF2 ),
    .INIT_23 ( 256'h6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C7939393906C6C6C ),
    .INIT_24 ( 256'h87722DD887722DD887722DD8806C6C6C6D3939393AC6C6C6C7939393906C6C6C ),
    .INIT_25 ( 256'h87722DD887722DD887722DD887722DD887722DD887722DD887722DD887722DD8 ),
    .INIT_26 ( 256'h00000000000000000000000007722DD887722DD887722DD887722DD887722DD8 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .ENA(soc_basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> }),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , memdat[1], memdat[0]}),
    .ADDRA({\vns_rhs_array_muxed44[12] , \vns_rhs_array_muxed44[11] , Mmux_vns_rhs_array_muxed4421_9431, Mmux_vns_rhs_array_muxed44301_9430, 
Mmux_vns_rhs_array_muxed44291_9429, Mmux_vns_rhs_array_muxed44281_9428, Mmux_vns_rhs_array_muxed44271_9427, Mmux_vns_rhs_array_muxed44261_9426, 
Mmux_vns_rhs_array_muxed44251_9425, Mmux_vns_rhs_array_muxed44241_9424, \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> , 
\vns_rhs_array_muxed44[1] , \vns_rhs_array_muxed44[0] , \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , 
\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> , \Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> })
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB5 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector3_command_storage[3]),
    .Q(Mshreg_ddram_ras_n_BRB5_9865),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB5 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB5_9865),
    .Q(ddram_ras_n_BRB5_9545)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(soc_basesoc_sdram_tfawcon_ready),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_half_rate_phy_wrdata_en_d_388),
    .Q(Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5_9866),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5_9866),
    .Q(soc_half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB3 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_phase_sel_253),
    .Q(Mshreg_ddram_ras_n_BRB3_9867),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB3 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB3_9867),
    .Q(ddram_ras_n_BRB3_9543)
  );
  SRLC16E #(
    .INIT ( 16'h0001 ))
  Mshreg_ddram_ras_n_BRB8 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_basesoc_sdram_storage[0]),
    .Q(Mshreg_ddram_ras_n_BRB8_9868),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB8 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB8_9868),
    .Q(ddram_ras_n_BRB8_9552)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_cas_n_BRB4 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector3_command_storage[2]),
    .Q(Mshreg_ddram_cas_n_BRB4_9869),
    .Q15(NLW_Mshreg_ddram_cas_n_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddram_cas_n_BRB4 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_cas_n_BRB4_9869),
    .Q(ddram_cas_n_BRB4_9548)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_we_n_BRB4 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector3_command_storage[1]),
    .Q(Mshreg_ddram_we_n_BRB4_9870),
    .Q15(NLW_Mshreg_ddram_we_n_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddram_we_n_BRB4 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_we_n_BRB4_9870),
    .Q(ddram_we_n_BRB4_9550)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB14 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_487 ),
    .Q(Mshreg_ddram_ras_n_BRB14_9871),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB14_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB14 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB14_9871),
    .Q(ddram_ras_n_BRB14_9621)
  );
  SRLC16E #(
    .INIT ( 16'h0001 ))
  Mshreg_ddram_ras_n_BRB2 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_phase_sel_253),
    .Q(Mshreg_ddram_ras_n_BRB2_9872),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB2_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB2 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB2_9872),
    .Q(ddram_ras_n_BRB2_9599)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB12 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(vns_basesoc_grant_2331),
    .Q(Mshreg_ddram_ras_n_BRB12_9873),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB12_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB12 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB12_9873),
    .Q(ddram_ras_n_BRB12_9620)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB34 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\vns_rhs_array_muxed44[13] ),
    .Q(Mshreg_ddram_ras_n_BRB34_9874),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB34_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB34 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB34_9874),
    .Q(ddram_ras_n_BRB34_9628)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB15 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\lm32_cpu/load_store_unit/d_stb_o_488 ),
    .Q(Mshreg_ddram_ras_n_BRB15_9875),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB15_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB15 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB15_9875),
    .Q(ddram_ras_n_BRB15_9622)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB27 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_489 ),
    .Q(Mshreg_ddram_ras_n_BRB27_9876),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB27_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB27 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB27_9876),
    .Q(ddram_ras_n_BRB27_9623)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB0 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1583),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB0_9877),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_r_drive_dq_3_BRB0 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB0_9877),
    .Q(soc_half_rate_phy_r_drive_dq_3_BRB0_9660)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB37 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1594),
    .Q(Mshreg_ddram_ras_n_BRB37_9878),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB37_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB37 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB37_9878),
    .Q(ddram_ras_n_BRB37_9631)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB42 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1598),
    .Q(Mshreg_ddram_ras_n_BRB42_9879),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB42_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB42 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB42_9879),
    .Q(ddram_ras_n_BRB42_9635)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB3 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(soc_basesoc_sdram_phaseinjector1_command_storage[4]),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB3_9880),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB3_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_r_drive_dq_3_BRB3 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB3_9880),
    .Q(soc_half_rate_phy_r_drive_dq_3_BRB3_9663)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB1 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N2047),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB1_9881),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  soc_half_rate_phy_r_drive_dq_3_BRB1 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB1_9881),
    .Q(soc_half_rate_phy_r_drive_dq_3_BRB1_9661)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB2 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1859),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB2_9882),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB2_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_r_drive_dq_3_BRB2 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB2_9882),
    .Q(soc_half_rate_phy_r_drive_dq_3_BRB2_9662)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_storage[0]),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0_9883),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0_9883),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB01_9884)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB4 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1983),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB4_9885),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_r_drive_dq_3_BRB4 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB4_9885),
    .Q(soc_half_rate_phy_r_drive_dq_3_BRB4_9664)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB5 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1584),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB5_9886),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB5_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_r_drive_dq_3_BRB5 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_3_BRB5_9886),
    .Q(soc_half_rate_phy_r_drive_dq_3_BRB5_9665)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_dfi_p0_rddata_en_1130),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3_9887),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3_9887),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB3_9669)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_phase_sel_253),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1_9888),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1_9888),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB11_9889)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_dfi_p1_rddata_en_1148),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2_9890),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2_9890),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB2_9668)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB4 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6748),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB4_9891),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB4_9891),
    .Q(vns_new_master_rdata_valid2_BRB4_9675)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB23 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1592),
    .Q(Mshreg_ddram_ras_n_BRB23_9892),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB23_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB23 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB23_9892),
    .Q(ddram_ras_n_BRB23_9672)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_r_drive_dq_1_BRB8 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(N1596),
    .Q(Mshreg_soc_half_rate_phy_r_drive_dq_1_BRB8_9893),
    .Q15(NLW_Mshreg_soc_half_rate_phy_r_drive_dq_1_BRB8_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_r_drive_dq_1_BRB8 (
    .C(sdram_half_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_r_drive_dq_1_BRB8_9893),
    .Q(soc_half_rate_phy_r_drive_dq_1_BRB8_9674)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB12 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1830),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB12_9894),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB12_9894),
    .Q(vns_new_master_rdata_valid2_BRB12_9678)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB10 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB10_9895),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB10_9895),
    .Q(vns_new_master_rdata_valid2_BRB10_9676)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB11 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1831),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB11_9896),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB11_9896),
    .Q(vns_new_master_rdata_valid2_BRB11_9677)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB1 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6723),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB1_9897),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB1_9897),
    .Q(vns_new_master_rdata_valid2_BRB1_9681)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB13 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_row_opened_2301),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB13_9898),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB13_9898),
    .Q(vns_new_master_rdata_valid2_BRB13_9679)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB14 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB14_9899),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB14_9899),
    .Q(vns_new_master_rdata_valid2_BRB14_9680)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB17 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1692),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB17_9900),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB17_9900),
    .Q(vns_new_master_rdata_valid2_BRB17_9684)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB15 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB15_9901),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB15_9901),
    .Q(vns_new_master_rdata_valid2_BRB15_9682)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB16 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1693),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB16_9902),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB16_9902),
    .Q(vns_new_master_rdata_valid2_BRB16_9683)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB2 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6734),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB2_9903),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB2_9903),
    .Q(vns_new_master_rdata_valid2_BRB2_9687)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB18 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_row_opened_2286),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB18_9904),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB18_9904),
    .Q(vns_new_master_rdata_valid2_BRB18_9685)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB19 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB19_9905),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB19_9905),
    .Q(vns_new_master_rdata_valid2_BRB19_9686)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB22 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1922),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB22_9906),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB22_9906),
    .Q(vns_new_master_rdata_valid2_BRB22_9690)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB20 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB20_9907),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB20_9907),
    .Q(vns_new_master_rdata_valid2_BRB20_9688)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB21 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1923),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB21_9908),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB21_9908),
    .Q(vns_new_master_rdata_valid2_BRB21_9689)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB3 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6741),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB3_9909),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB3_9909),
    .Q(vns_new_master_rdata_valid2_BRB3_9693)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB23 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_row_opened_2311),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB23_9910),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB23_9910),
    .Q(vns_new_master_rdata_valid2_BRB23_9691)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB24 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB24_9911),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB24_9911),
    .Q(vns_new_master_rdata_valid2_BRB24_9692)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB27 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1646),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB27_9912),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB27_9912),
    .Q(vns_new_master_rdata_valid2_BRB27_9696)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB25 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB25_9913),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB25_9913),
    .Q(vns_new_master_rdata_valid2_BRB25_9694)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB26 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1647),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB26_9914),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB26_9914),
    .Q(vns_new_master_rdata_valid2_BRB26_9695)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_phaseinjector3_command_storage[5]),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7_9915),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7_9915),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB7_9700)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB28 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_row_opened_2281),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB28_9916),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB28_9916),
    .Q(vns_new_master_rdata_valid2_BRB28_9697)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid2_BRB29 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid2_BRB29_9917),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid2_BRB29_9917),
    .Q(vns_new_master_rdata_valid2_BRB29_9698)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_phaseinjector2_command_storage[5]),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11_9918),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11_9918),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB11_9704)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_phase_sel_253),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8_9919),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8_9919),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB8_9701)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_9571),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5_9920),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5_9920),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB5_9702)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB30 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB30_9921),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB30_9921),
    .Q(vns_new_master_rdata_valid1_BRB30_9708)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(soc_basesoc_sdram_tfawcon_ready),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT1111 ),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12_9922),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12_9922),
    .Q(soc_half_rate_phy_rddata_sr_2_BRB12_9705)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB5 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7012),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB5_9923),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB5_9923),
    .Q(vns_new_master_rdata_valid1_BRB5_9707)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB33 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_row_opened_2306),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB33_9924),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB33_9924),
    .Q(vns_new_master_rdata_valid1_BRB33_9711)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB31 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1877),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB31_9925),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB31_9925),
    .Q(vns_new_master_rdata_valid1_BRB31_9709)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB32 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1876),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB32_9926),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB32_9926),
    .Q(vns_new_master_rdata_valid1_BRB32_9710)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB35 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB35_9927),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB35_9927),
    .Q(vns_new_master_rdata_valid1_BRB35_9714)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB34 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB34_9928),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB34_9928),
    .Q(vns_new_master_rdata_valid1_BRB34_9712)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB6 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7304),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB6_9929),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB6_9929),
    .Q(vns_new_master_rdata_valid1_BRB6_9713)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB38 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_row_opened_2316),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB38_9930),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB38_9930),
    .Q(vns_new_master_rdata_valid1_BRB38_9717)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB36 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1969),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB36_9931),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB36_9931),
    .Q(vns_new_master_rdata_valid1_BRB36_9715)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB37 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1968),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB37_9932),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB37_9932),
    .Q(vns_new_master_rdata_valid1_BRB37_9716)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB40 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB40_9933),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB40_9933),
    .Q(vns_new_master_rdata_valid1_BRB40_9720)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB39 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB39_9934),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB39_9934),
    .Q(vns_new_master_rdata_valid1_BRB39_9718)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB7 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6777),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB7_9935),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB7_9935),
    .Q(vns_new_master_rdata_valid1_BRB7_9719)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB43 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_row_opened_2296),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB43_9936),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB43_9936),
    .Q(vns_new_master_rdata_valid1_BRB43_9723)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB41 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1785),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB41_9937),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB41_9937),
    .Q(vns_new_master_rdata_valid1_BRB41_9721)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB42 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1784),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB42_9938),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB42_9938),
    .Q(vns_new_master_rdata_valid1_BRB42_9722)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB45 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_row_hit),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB45_9939),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB45_9939),
    .Q(vns_new_master_rdata_valid1_BRB45_9726)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB44 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB44_9940),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB44_9940),
    .Q(vns_new_master_rdata_valid1_BRB44_9724)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB8 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6809),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB8_9941),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB8_9941),
    .Q(vns_new_master_rdata_valid1_BRB8_9725)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB48 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_row_opened_2291),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB48_9942),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB48_9942),
    .Q(vns_new_master_rdata_valid1_BRB48_9729)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB46 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1739),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB46_9943),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB46_9943),
    .Q(vns_new_master_rdata_valid1_BRB46_9727)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB47 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1738),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB47_9944),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB47_9944),
    .Q(vns_new_master_rdata_valid1_BRB47_9728)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_phaseinjector1_command_storage[5]),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9_9945),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB9 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9_9945),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB9_9732)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_vns_new_master_rdata_valid1_BRB49 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(soc_basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_vns_new_master_rdata_valid1_BRB49_9946),
    .Q15(NLW_Mshreg_vns_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   vns_new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_vns_new_master_rdata_valid1_BRB49_9946),
    .Q(vns_new_master_rdata_valid1_BRB49_9730)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2309_OUT11321_9584 ),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4_9947),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4_9947),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB4_9731)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n129961_9575),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15_9948),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB15 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15_9948),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB15_9735)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(Mmux_soc_basesoc_interface_adr101_9578),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13_9949),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB13 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13_9949),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB13_9733)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_sdram_phaseinjector0_command_storage[5]),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14_9950),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB14 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14_9950),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB14_9734)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_lut<0> ),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18_9951),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB18 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18_9951),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB18_9739)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB10 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(Mmux_soc_basesoc_interface_we11_9565),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB10_9952),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB10_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB10 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB10_9952),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB10_9736)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\vns_basesoc_csrbankarray_csrbank4_sel<13>1_9579 ),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16_9953),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB16 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16_9953),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB16_9737)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_4_BRB6 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(vns_basesoc_slave_sel[2]),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB6_9954),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB6_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_4_BRB6 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB6_9954),
    .Q(soc_half_rate_phy_rddata_sr_4_BRB6_9742)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB19 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(vns_wb2csr_state_2269),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB19_9955),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB19_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB19 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB19_9955),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB19_9740)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_3_BRB20 (
    .A0(soc_basesoc_sdram_tfawcon_ready),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_9563),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB20_9956),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_3_BRB20_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_3_BRB20 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_3_BRB20_9956),
    .Q(soc_half_rate_phy_rddata_sr_3_BRB20_9741)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_4_BRB23 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(Mmux_vns_rhs_array_muxed44261_9426),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB23_9957),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB23_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_4_BRB23 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB23_9957),
    .Q(soc_half_rate_phy_rddata_sr_4_BRB23_9745)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_4_BRB21 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(Mmux_vns_rhs_array_muxed44251_9425),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB21_9958),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB21_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_4_BRB21 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB21_9958),
    .Q(soc_half_rate_phy_rddata_sr_4_BRB21_9743)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_4_BRB22 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\vns_rhs_array_muxed44[1] ),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB22_9959),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB22_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_4_BRB22 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB22_9959),
    .Q(soc_half_rate_phy_rddata_sr_4_BRB22_9744)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_4_BRB24 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(Mmux_vns_rhs_array_muxed44241_9424),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB24_9960),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB24_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_4_BRB24 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB24_9960),
    .Q(soc_half_rate_phy_rddata_sr_4_BRB24_9746)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_soc_half_rate_phy_rddata_sr_4_BRB25 (
    .A0(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A1(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A2(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .A3(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(N1598),
    .Q(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB25_9961),
    .Q15(NLW_Mshreg_soc_half_rate_phy_rddata_sr_4_BRB25_Q15_UNCONNECTED)
  );
  FDE   soc_half_rate_phy_rddata_sr_4_BRB25 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(Mshreg_soc_half_rate_phy_rddata_sr_4_BRB25_9961),
    .Q(soc_half_rate_phy_rddata_sr_4_BRB25_9747)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(\Madd_soc_basesoc_adr[29]_GND_1_o_add_873_OUT_Madd_cy<0> ),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_9962)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_9962),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_9963)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_9963),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_9964)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_9964),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_9965)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_half_rate_phy_rddata_sr_1_BRB011 (
    .I0(soc_half_rate_phy_rddata_sr_1_BRB01_9884),
    .I1(sys2x_rst_shift4_9965),
    .O(soc_half_rate_phy_rddata_sr_1_BRB011_9966)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(soc_half_rate_phy_rddata_sr_1_BRB011_9966),
    .S(sys2x_rst),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB0_9666)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  soc_half_rate_phy_rddata_sr_1_BRB111 (
    .I0(soc_half_rate_phy_rddata_sr_1_BRB11_9889),
    .I1(sys2x_rst_shift4_9965),
    .O(soc_half_rate_phy_rddata_sr_1_BRB111_9967)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  soc_half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(soc_basesoc_sdram_tfawcon_ready),
    .D(soc_half_rate_phy_rddata_sr_1_BRB111_9967),
    .S(sys2x_rst),
    .Q(soc_half_rate_phy_rddata_sr_1_BRB1_9667)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

