#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19fa7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19fa980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19ed2d0 .functor NOT 1, L_0x1a49120, C4<0>, C4<0>, C4<0>;
L_0x1a48f00 .functor XOR 2, L_0x1a48da0, L_0x1a48e60, C4<00>, C4<00>;
L_0x1a49010 .functor XOR 2, L_0x1a48f00, L_0x1a48f70, C4<00>, C4<00>;
v0x1a44770_0 .net *"_ivl_10", 1 0, L_0x1a48f70;  1 drivers
v0x1a44870_0 .net *"_ivl_12", 1 0, L_0x1a49010;  1 drivers
v0x1a44950_0 .net *"_ivl_2", 1 0, L_0x1a47b30;  1 drivers
v0x1a44a10_0 .net *"_ivl_4", 1 0, L_0x1a48da0;  1 drivers
v0x1a44af0_0 .net *"_ivl_6", 1 0, L_0x1a48e60;  1 drivers
v0x1a44c20_0 .net *"_ivl_8", 1 0, L_0x1a48f00;  1 drivers
v0x1a44d00_0 .net "a", 0 0, v0x1a416e0_0;  1 drivers
v0x1a44da0_0 .net "b", 0 0, v0x1a41780_0;  1 drivers
v0x1a44e40_0 .net "c", 0 0, v0x1a41820_0;  1 drivers
v0x1a44ee0_0 .var "clk", 0 0;
v0x1a44f80_0 .net "d", 0 0, v0x1a41960_0;  1 drivers
v0x1a45020_0 .net "out_pos_dut", 0 0, L_0x1a48c20;  1 drivers
v0x1a450c0_0 .net "out_pos_ref", 0 0, L_0x1a465f0;  1 drivers
v0x1a45160_0 .net "out_sop_dut", 0 0, L_0x1a47550;  1 drivers
v0x1a45200_0 .net "out_sop_ref", 0 0, L_0x1a1be90;  1 drivers
v0x1a452a0_0 .var/2u "stats1", 223 0;
v0x1a45340_0 .var/2u "strobe", 0 0;
v0x1a453e0_0 .net "tb_match", 0 0, L_0x1a49120;  1 drivers
v0x1a454b0_0 .net "tb_mismatch", 0 0, L_0x19ed2d0;  1 drivers
v0x1a45550_0 .net "wavedrom_enable", 0 0, v0x1a41c30_0;  1 drivers
v0x1a45620_0 .net "wavedrom_title", 511 0, v0x1a41cd0_0;  1 drivers
L_0x1a47b30 .concat [ 1 1 0 0], L_0x1a465f0, L_0x1a1be90;
L_0x1a48da0 .concat [ 1 1 0 0], L_0x1a465f0, L_0x1a1be90;
L_0x1a48e60 .concat [ 1 1 0 0], L_0x1a48c20, L_0x1a47550;
L_0x1a48f70 .concat [ 1 1 0 0], L_0x1a465f0, L_0x1a1be90;
L_0x1a49120 .cmp/eeq 2, L_0x1a47b30, L_0x1a49010;
S_0x19fab10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19fa980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19ed6b0 .functor AND 1, v0x1a41820_0, v0x1a41960_0, C4<1>, C4<1>;
L_0x19eda90 .functor NOT 1, v0x1a416e0_0, C4<0>, C4<0>, C4<0>;
L_0x19ede70 .functor NOT 1, v0x1a41780_0, C4<0>, C4<0>, C4<0>;
L_0x19ee0f0 .functor AND 1, L_0x19eda90, L_0x19ede70, C4<1>, C4<1>;
L_0x1a05410 .functor AND 1, L_0x19ee0f0, v0x1a41820_0, C4<1>, C4<1>;
L_0x1a1be90 .functor OR 1, L_0x19ed6b0, L_0x1a05410, C4<0>, C4<0>;
L_0x1a45a70 .functor NOT 1, v0x1a41780_0, C4<0>, C4<0>, C4<0>;
L_0x1a45ae0 .functor OR 1, L_0x1a45a70, v0x1a41960_0, C4<0>, C4<0>;
L_0x1a45bf0 .functor AND 1, v0x1a41820_0, L_0x1a45ae0, C4<1>, C4<1>;
L_0x1a45cb0 .functor NOT 1, v0x1a416e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a45d80 .functor OR 1, L_0x1a45cb0, v0x1a41780_0, C4<0>, C4<0>;
L_0x1a45df0 .functor AND 1, L_0x1a45bf0, L_0x1a45d80, C4<1>, C4<1>;
L_0x1a45f70 .functor NOT 1, v0x1a41780_0, C4<0>, C4<0>, C4<0>;
L_0x1a45fe0 .functor OR 1, L_0x1a45f70, v0x1a41960_0, C4<0>, C4<0>;
L_0x1a45f00 .functor AND 1, v0x1a41820_0, L_0x1a45fe0, C4<1>, C4<1>;
L_0x1a46170 .functor NOT 1, v0x1a416e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a46270 .functor OR 1, L_0x1a46170, v0x1a41960_0, C4<0>, C4<0>;
L_0x1a46330 .functor AND 1, L_0x1a45f00, L_0x1a46270, C4<1>, C4<1>;
L_0x1a464e0 .functor XNOR 1, L_0x1a45df0, L_0x1a46330, C4<0>, C4<0>;
v0x19ecc00_0 .net *"_ivl_0", 0 0, L_0x19ed6b0;  1 drivers
v0x19ed000_0 .net *"_ivl_12", 0 0, L_0x1a45a70;  1 drivers
v0x19ed3e0_0 .net *"_ivl_14", 0 0, L_0x1a45ae0;  1 drivers
v0x19ed7c0_0 .net *"_ivl_16", 0 0, L_0x1a45bf0;  1 drivers
v0x19edba0_0 .net *"_ivl_18", 0 0, L_0x1a45cb0;  1 drivers
v0x19edf80_0 .net *"_ivl_2", 0 0, L_0x19eda90;  1 drivers
v0x19ee200_0 .net *"_ivl_20", 0 0, L_0x1a45d80;  1 drivers
v0x1a3fc50_0 .net *"_ivl_24", 0 0, L_0x1a45f70;  1 drivers
v0x1a3fd30_0 .net *"_ivl_26", 0 0, L_0x1a45fe0;  1 drivers
v0x1a3fe10_0 .net *"_ivl_28", 0 0, L_0x1a45f00;  1 drivers
v0x1a3fef0_0 .net *"_ivl_30", 0 0, L_0x1a46170;  1 drivers
v0x1a3ffd0_0 .net *"_ivl_32", 0 0, L_0x1a46270;  1 drivers
v0x1a400b0_0 .net *"_ivl_36", 0 0, L_0x1a464e0;  1 drivers
L_0x7f22e3bb4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a40170_0 .net *"_ivl_38", 0 0, L_0x7f22e3bb4018;  1 drivers
v0x1a40250_0 .net *"_ivl_4", 0 0, L_0x19ede70;  1 drivers
v0x1a40330_0 .net *"_ivl_6", 0 0, L_0x19ee0f0;  1 drivers
v0x1a40410_0 .net *"_ivl_8", 0 0, L_0x1a05410;  1 drivers
v0x1a404f0_0 .net "a", 0 0, v0x1a416e0_0;  alias, 1 drivers
v0x1a405b0_0 .net "b", 0 0, v0x1a41780_0;  alias, 1 drivers
v0x1a40670_0 .net "c", 0 0, v0x1a41820_0;  alias, 1 drivers
v0x1a40730_0 .net "d", 0 0, v0x1a41960_0;  alias, 1 drivers
v0x1a407f0_0 .net "out_pos", 0 0, L_0x1a465f0;  alias, 1 drivers
v0x1a408b0_0 .net "out_sop", 0 0, L_0x1a1be90;  alias, 1 drivers
v0x1a40970_0 .net "pos0", 0 0, L_0x1a45df0;  1 drivers
v0x1a40a30_0 .net "pos1", 0 0, L_0x1a46330;  1 drivers
L_0x1a465f0 .functor MUXZ 1, L_0x7f22e3bb4018, L_0x1a45df0, L_0x1a464e0, C4<>;
S_0x1a40bb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19fa980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a416e0_0 .var "a", 0 0;
v0x1a41780_0 .var "b", 0 0;
v0x1a41820_0 .var "c", 0 0;
v0x1a418c0_0 .net "clk", 0 0, v0x1a44ee0_0;  1 drivers
v0x1a41960_0 .var "d", 0 0;
v0x1a41a50_0 .var/2u "fail", 0 0;
v0x1a41af0_0 .var/2u "fail1", 0 0;
v0x1a41b90_0 .net "tb_match", 0 0, L_0x1a49120;  alias, 1 drivers
v0x1a41c30_0 .var "wavedrom_enable", 0 0;
v0x1a41cd0_0 .var "wavedrom_title", 511 0;
E_0x19f9160/0 .event negedge, v0x1a418c0_0;
E_0x19f9160/1 .event posedge, v0x1a418c0_0;
E_0x19f9160 .event/or E_0x19f9160/0, E_0x19f9160/1;
S_0x1a40ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a40bb0;
 .timescale -12 -12;
v0x1a41120_0 .var/2s "i", 31 0;
E_0x19f9000 .event posedge, v0x1a418c0_0;
S_0x1a41220 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a40bb0;
 .timescale -12 -12;
v0x1a41420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a41500 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a40bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a41eb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19fa980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a467a0 .functor NOT 1, v0x1a416e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a46830 .functor NOT 1, v0x1a41780_0, C4<0>, C4<0>, C4<0>;
L_0x1a469d0 .functor AND 1, L_0x1a467a0, L_0x1a46830, C4<1>, C4<1>;
L_0x1a46ae0 .functor AND 1, L_0x1a469d0, v0x1a41820_0, C4<1>, C4<1>;
L_0x1a46ce0 .functor NOT 1, v0x1a41960_0, C4<0>, C4<0>, C4<0>;
L_0x1a46e60 .functor AND 1, L_0x1a46ae0, L_0x1a46ce0, C4<1>, C4<1>;
L_0x1a46fb0 .functor AND 1, v0x1a416e0_0, v0x1a41780_0, C4<1>, C4<1>;
L_0x1a47130 .functor AND 1, L_0x1a46fb0, v0x1a41820_0, C4<1>, C4<1>;
L_0x1a47240 .functor AND 1, L_0x1a47130, v0x1a41960_0, C4<1>, C4<1>;
L_0x1a47300 .functor OR 1, L_0x1a46e60, L_0x1a47240, C4<0>, C4<0>;
L_0x1a47470 .functor NOT 1, v0x1a416e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a474e0 .functor AND 1, L_0x1a47470, v0x1a41780_0, C4<1>, C4<1>;
L_0x1a475c0 .functor AND 1, L_0x1a474e0, v0x1a41820_0, C4<1>, C4<1>;
L_0x1a47680 .functor AND 1, L_0x1a475c0, v0x1a41960_0, C4<1>, C4<1>;
L_0x1a47550 .functor OR 1, L_0x1a47300, L_0x1a47680, C4<0>, C4<0>;
L_0x1a478b0 .functor OR 1, v0x1a416e0_0, v0x1a41780_0, C4<0>, C4<0>;
L_0x1a479b0 .functor NOT 1, v0x1a41820_0, C4<0>, C4<0>, C4<0>;
L_0x1a47a20 .functor OR 1, L_0x1a478b0, L_0x1a479b0, C4<0>, C4<0>;
L_0x1a47bd0 .functor OR 1, L_0x1a47a20, v0x1a41960_0, C4<0>, C4<0>;
L_0x1a47c90 .functor NOT 1, v0x1a41780_0, C4<0>, C4<0>, C4<0>;
L_0x1a47db0 .functor OR 1, v0x1a416e0_0, L_0x1a47c90, C4<0>, C4<0>;
L_0x1a47e70 .functor NOT 1, v0x1a41820_0, C4<0>, C4<0>, C4<0>;
L_0x1a47fa0 .functor OR 1, L_0x1a47db0, L_0x1a47e70, C4<0>, C4<0>;
L_0x1a480b0 .functor NOT 1, v0x1a41960_0, C4<0>, C4<0>, C4<0>;
L_0x1a481f0 .functor OR 1, L_0x1a47fa0, L_0x1a480b0, C4<0>, C4<0>;
L_0x1a48300 .functor AND 1, L_0x1a47bd0, L_0x1a481f0, C4<1>, C4<1>;
L_0x1a484f0 .functor NOT 1, v0x1a416e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a48560 .functor OR 1, L_0x1a484f0, v0x1a41780_0, C4<0>, C4<0>;
L_0x1a48710 .functor NOT 1, v0x1a41820_0, C4<0>, C4<0>, C4<0>;
L_0x1a48780 .functor OR 1, L_0x1a48560, L_0x1a48710, C4<0>, C4<0>;
L_0x1a48990 .functor NOT 1, v0x1a41960_0, C4<0>, C4<0>, C4<0>;
L_0x1a48a00 .functor OR 1, L_0x1a48780, L_0x1a48990, C4<0>, C4<0>;
L_0x1a48c20 .functor AND 1, L_0x1a48300, L_0x1a48a00, C4<1>, C4<1>;
v0x1a42070_0 .net *"_ivl_0", 0 0, L_0x1a467a0;  1 drivers
v0x1a42150_0 .net *"_ivl_10", 0 0, L_0x1a46e60;  1 drivers
v0x1a42230_0 .net *"_ivl_12", 0 0, L_0x1a46fb0;  1 drivers
v0x1a42320_0 .net *"_ivl_14", 0 0, L_0x1a47130;  1 drivers
v0x1a42400_0 .net *"_ivl_16", 0 0, L_0x1a47240;  1 drivers
v0x1a42530_0 .net *"_ivl_18", 0 0, L_0x1a47300;  1 drivers
v0x1a42610_0 .net *"_ivl_2", 0 0, L_0x1a46830;  1 drivers
v0x1a426f0_0 .net *"_ivl_20", 0 0, L_0x1a47470;  1 drivers
v0x1a427d0_0 .net *"_ivl_22", 0 0, L_0x1a474e0;  1 drivers
v0x1a42940_0 .net *"_ivl_24", 0 0, L_0x1a475c0;  1 drivers
v0x1a42a20_0 .net *"_ivl_26", 0 0, L_0x1a47680;  1 drivers
v0x1a42b00_0 .net *"_ivl_30", 0 0, L_0x1a478b0;  1 drivers
v0x1a42be0_0 .net *"_ivl_32", 0 0, L_0x1a479b0;  1 drivers
v0x1a42cc0_0 .net *"_ivl_34", 0 0, L_0x1a47a20;  1 drivers
v0x1a42da0_0 .net *"_ivl_36", 0 0, L_0x1a47bd0;  1 drivers
v0x1a42e80_0 .net *"_ivl_38", 0 0, L_0x1a47c90;  1 drivers
v0x1a42f60_0 .net *"_ivl_4", 0 0, L_0x1a469d0;  1 drivers
v0x1a43150_0 .net *"_ivl_40", 0 0, L_0x1a47db0;  1 drivers
v0x1a43230_0 .net *"_ivl_42", 0 0, L_0x1a47e70;  1 drivers
v0x1a43310_0 .net *"_ivl_44", 0 0, L_0x1a47fa0;  1 drivers
v0x1a433f0_0 .net *"_ivl_46", 0 0, L_0x1a480b0;  1 drivers
v0x1a434d0_0 .net *"_ivl_48", 0 0, L_0x1a481f0;  1 drivers
v0x1a435b0_0 .net *"_ivl_50", 0 0, L_0x1a48300;  1 drivers
v0x1a43690_0 .net *"_ivl_52", 0 0, L_0x1a484f0;  1 drivers
v0x1a43770_0 .net *"_ivl_54", 0 0, L_0x1a48560;  1 drivers
v0x1a43850_0 .net *"_ivl_56", 0 0, L_0x1a48710;  1 drivers
v0x1a43930_0 .net *"_ivl_58", 0 0, L_0x1a48780;  1 drivers
v0x1a43a10_0 .net *"_ivl_6", 0 0, L_0x1a46ae0;  1 drivers
v0x1a43af0_0 .net *"_ivl_60", 0 0, L_0x1a48990;  1 drivers
v0x1a43bd0_0 .net *"_ivl_62", 0 0, L_0x1a48a00;  1 drivers
v0x1a43cb0_0 .net *"_ivl_8", 0 0, L_0x1a46ce0;  1 drivers
v0x1a43d90_0 .net "a", 0 0, v0x1a416e0_0;  alias, 1 drivers
v0x1a43e30_0 .net "b", 0 0, v0x1a41780_0;  alias, 1 drivers
v0x1a44130_0 .net "c", 0 0, v0x1a41820_0;  alias, 1 drivers
v0x1a44220_0 .net "d", 0 0, v0x1a41960_0;  alias, 1 drivers
v0x1a44310_0 .net "out_pos", 0 0, L_0x1a48c20;  alias, 1 drivers
v0x1a443d0_0 .net "out_sop", 0 0, L_0x1a47550;  alias, 1 drivers
S_0x1a44550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19fa980;
 .timescale -12 -12;
E_0x19e29f0 .event anyedge, v0x1a45340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a45340_0;
    %nor/r;
    %assign/vec4 v0x1a45340_0, 0;
    %wait E_0x19e29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a40bb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a41a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a41af0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a40bb0;
T_4 ;
    %wait E_0x19f9160;
    %load/vec4 v0x1a41b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a41a50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a40bb0;
T_5 ;
    %wait E_0x19f9000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %wait E_0x19f9000;
    %load/vec4 v0x1a41a50_0;
    %store/vec4 v0x1a41af0_0, 0, 1;
    %fork t_1, S_0x1a40ee0;
    %jmp t_0;
    .scope S_0x1a40ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a41120_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a41120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19f9000;
    %load/vec4 v0x1a41120_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a41120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a41120_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a40bb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19f9160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a41960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a41780_0, 0;
    %assign/vec4 v0x1a416e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a41a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a41af0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19fa980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a44ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a45340_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19fa980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a44ee0_0;
    %inv;
    %store/vec4 v0x1a44ee0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19fa980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a418c0_0, v0x1a454b0_0, v0x1a44d00_0, v0x1a44da0_0, v0x1a44e40_0, v0x1a44f80_0, v0x1a45200_0, v0x1a45160_0, v0x1a450c0_0, v0x1a45020_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19fa980;
T_9 ;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19fa980;
T_10 ;
    %wait E_0x19f9160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a452a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
    %load/vec4 v0x1a453e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a452a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a45200_0;
    %load/vec4 v0x1a45200_0;
    %load/vec4 v0x1a45160_0;
    %xor;
    %load/vec4 v0x1a45200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a450c0_0;
    %load/vec4 v0x1a450c0_0;
    %load/vec4 v0x1a45020_0;
    %xor;
    %load/vec4 v0x1a450c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a452a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a452a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
