Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep 25 00:55:57 2020
| Host         : DESKTOP-44J0ERR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_flyinglogo_timing_summary_routed.rpt -pb top_flyinglogo_timing_summary_routed.pb -rpx top_flyinglogo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_flyinglogo
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.722        0.000                      0                  506        0.255        0.000                      0                  506        3.000        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
u0/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m  {0.000 20.000}     40.000          25.000          
  clkfbout_dcm_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u0/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_dcm_25m       25.722        0.000                      0                  506        0.255        0.000                      0                  506       19.500        0.000                       0                   113  
  clkfbout_dcm_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u0/inst/clk_in1
  To Clock:  u0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       25.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.722ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        13.684ns  (logic 5.029ns (36.751%)  route 8.655ns (63.249%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.896ns = ( 37.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      4.048     6.023 f  addr/P[14]
                         net (fo=27, routed)          4.231    10.254    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=1, routed)           0.877    11.255    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.488    37.104    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.413    37.517    
                         clock uncertainty           -0.098    37.420    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.977    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.977    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                 25.722    

Slack (MET) :             25.833ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        13.370ns  (logic 5.055ns (37.810%)  route 8.315ns (62.190%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.898ns = ( 37.102 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      4.048     6.023 r  addr/P[14]
                         net (fo=27, routed)          4.231    10.254    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.150    10.404 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.537    10.940    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.486    37.102    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.413    37.515    
                         clock uncertainty           -0.098    37.418    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    36.773    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                 25.833    

Slack (MET) :             26.189ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        13.085ns  (logic 4.905ns (37.487%)  route 8.180ns (62.513%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 37.095 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      4.048     6.023 r  addr/P[14]
                         net (fo=27, routed)          4.633    10.655    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y5          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.479    37.095    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.413    37.508    
                         clock uncertainty           -0.098    37.411    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    36.845    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.189    

Slack (MET) :             26.361ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 5.057ns (39.162%)  route 7.856ns (60.838%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.904ns = ( 37.096 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      4.048     6.023 r  addr/P[14]
                         net (fo=27, routed)          3.525     9.548    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.152     9.700 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.784    10.484    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[7]
    RAMB36_X2Y10         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.479    37.096    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    37.587    
                         clock uncertainty           -0.098    37.489    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    36.844    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.844    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 26.361    

Slack (MET) :             26.463ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 5.029ns (38.881%)  route 7.905ns (61.119%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 37.095 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.048     6.023 f  addr/P[16]
                         net (fo=28, routed)          3.187     9.210    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ENA
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.334 f  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.171    10.505    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y5          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.479    37.095    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.413    37.508    
                         clock uncertainty           -0.098    37.411    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.968    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 26.463    

Slack (MET) :             26.480ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.719ns  (logic 5.054ns (39.735%)  route 7.665ns (60.265%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.895ns = ( 37.105 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      4.048     6.023 r  addr/P[14]
                         net (fo=27, routed)          3.371     9.393    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X48Y52         LUT5 (Prop_lut5_I2_O)        0.149     9.542 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           0.748    10.290    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.489    37.105    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.413    37.518    
                         clock uncertainty           -0.098    37.421    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    36.770    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.770    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 26.480    

Slack (MET) :             26.512ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.762ns  (logic 4.905ns (38.435%)  route 7.857ns (61.565%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 37.095 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[12])
                                                      4.048     6.023 r  addr/P[12]
                         net (fo=28, routed)          4.310    10.333    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y5          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.479    37.095    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.413    37.508    
                         clock uncertainty           -0.098    37.411    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    36.845    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 26.512    

Slack (MET) :             26.532ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 4.905ns (38.481%)  route 7.842ns (61.519%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.900ns = ( 37.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      4.048     6.023 r  addr/P[14]
                         net (fo=27, routed)          4.295    10.317    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y6          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.484    37.100    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.413    37.513    
                         clock uncertainty           -0.098    37.416    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    36.850    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                 26.532    

Slack (MET) :             26.755ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 5.055ns (40.693%)  route 7.367ns (59.307%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.896ns = ( 37.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.048     6.023 f  addr/P[16]
                         net (fo=28, routed)          3.187     9.210    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    SLICE_X58Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.360 f  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.633     9.993    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.488    37.104    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.413    37.517    
                         clock uncertainty           -0.098    37.420    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.672    36.748    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.748    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                 26.755    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        12.424ns  (logic 4.905ns (39.480%)  route 7.519ns (60.520%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.900ns = ( 37.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.541    -2.429    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.973 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.874    -1.099    u2/y_cnt_reg[11]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.124    -0.975 r  u2/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           1.026     0.051    u2/vsync_OBUF_inst_i_4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.124     0.175 r  u2/vga_data[11]_i_4/O
                         net (fo=28, routed)          1.078     1.254    u2/vga_data[11]_i_4_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.153     1.407 r  u2/addr_i_14/O
                         net (fo=1, routed)           0.568     1.975    A[2]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[2]_P[12])
                                                      4.048     6.023 r  addr/P[12]
                         net (fo=28, routed)          3.972     9.995    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y6          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         1.484    37.100    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.413    37.513    
                         clock uncertainty           -0.098    37.416    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    36.850    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                 26.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.853    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y79         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.518    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y79         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.823    -1.280    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y79         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.440    -0.840    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.066    -0.774    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.551    -0.857    u2/clk_out1
    SLICE_X55Y74         FDRE                                         r  u2/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  u2/y_cnt_reg[3]/Q
                         net (fo=7, routed)           0.133    -0.583    u2/y_cnt_reg[3]
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.475 r  u2/y_cnt_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.475    u2/y_cnt_reg[0]_i_3_n_4
    SLICE_X55Y74         FDRE                                         r  u2/y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.818    -1.285    u2/clk_out1
    SLICE_X55Y74         FDRE                                         r  u2/y_cnt_reg[3]/C
                         clock pessimism              0.428    -0.857    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.105    -0.752    u2/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.584%)  route 0.128ns (33.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.554    -0.854    u2/clk_out1
    SLICE_X55Y78         FDRE                                         r  u2/y_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  u2/y_cnt_reg[16]/Q
                         net (fo=4, routed)           0.128    -0.584    u2/y_cnt_reg[16]
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.469 r  u2/y_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.469    u2/y_cnt_reg[16]_i_1_n_7
    SLICE_X55Y78         FDRE                                         r  u2/y_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.822    -1.281    u2/clk_out1
    SLICE_X55Y78         FDRE                                         r  u2/y_cnt_reg[16]/C
                         clock pessimism              0.427    -0.854    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.105    -0.749    u2/y_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.437%)  route 0.135ns (34.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.552    -0.856    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  u2/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.135    -0.579    u2/y_cnt_reg[8]
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.464 r  u2/y_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.464    u2/y_cnt_reg[8]_i_1_n_7
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.819    -1.284    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[8]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.105    -0.751    u2/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.427%)  route 0.135ns (34.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.554    -0.854    u2/clk_out1
    SLICE_X55Y77         FDRE                                         r  u2/y_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  u2/y_cnt_reg[12]/Q
                         net (fo=4, routed)           0.135    -0.577    u2/y_cnt_reg[12]
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.462 r  u2/y_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.462    u2/y_cnt_reg[12]_i_1_n_7
    SLICE_X55Y77         FDRE                                         r  u2/y_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.821    -1.282    u2/clk_out1
    SLICE_X55Y77         FDRE                                         r  u2/y_cnt_reg[12]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.105    -0.749    u2/y_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.572%)  route 0.196ns (54.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.853    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y79         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.196    -0.493    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y78         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.822    -1.281    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y78         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.441    -0.840    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.059    -0.781    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.266%)  route 0.145ns (36.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.554    -0.854    u2/clk_out1
    SLICE_X55Y77         FDRE                                         r  u2/y_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  u2/y_cnt_reg[15]/Q
                         net (fo=5, routed)           0.145    -0.568    u2/y_cnt_reg[15]
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.460 r  u2/y_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.460    u2/y_cnt_reg[12]_i_1_n_4
    SLICE_X55Y77         FDRE                                         r  u2/y_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.821    -1.282    u2/clk_out1
    SLICE_X55Y77         FDRE                                         r  u2/y_cnt_reg[15]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.105    -0.749    u2/y_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.266%)  route 0.145ns (36.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.552    -0.856    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  u2/y_cnt_reg[11]/Q
                         net (fo=4, routed)           0.145    -0.570    u2/y_cnt_reg[11]
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.462 r  u2/y_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.462    u2/y_cnt_reg[8]_i_1_n_4
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.819    -1.284    u2/clk_out1
    SLICE_X55Y76         FDRE                                         r  u2/y_cnt_reg[11]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.105    -0.751    u2/y_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/y_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.551    -0.857    u2/clk_out1
    SLICE_X55Y75         FDRE                                         r  u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  u2/y_cnt_reg[7]/Q
                         net (fo=6, routed)           0.145    -0.571    u2/y_cnt_reg[7]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.463 r  u2/y_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.463    u2/y_cnt_reg[4]_i_1_n_4
    SLICE_X55Y75         FDRE                                         r  u2/y_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.818    -1.285    u2/clk_out1
    SLICE_X55Y75         FDRE                                         r  u2/y_cnt_reg[7]/C
                         clock pessimism              0.428    -0.857    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.105    -0.752    u2/y_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.515%)  route 0.231ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.556    -0.852    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y69         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=22, routed)          0.231    -0.457    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y70         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u0/inst/clkout1_buf/O
                         net (fo=111, routed)         0.822    -1.281    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y70         FDRE                                         r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.462    -0.819    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.070    -0.749    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y36     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y36     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y78     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y70     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y71     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75     u2/x_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y78     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y78     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y70     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y71     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y71     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y79     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



