/***************************************************************************
*     Copyright (c) 2006-2014, Broadcom Corporation*
*     All Rights Reserved*
*     Confidential Property of Broadcom Corporation*
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
***************************************************************************/
/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a list of private power resource IDs that
* represent HW clocks, and function prototypes for controlling
* them.
*
***************************************************************/

#ifndef BCHP_PWR_RESOURCES_PRIV_H__
#define BCHP_PWR_RESOURCES_PRIV_H__

#include "bchp_pwr.h"

/* Private power resource IDs */
#define BCHP_PWR_HW_AIO                                     0xff000001
#define BCHP_PWR_HW_RAAGA0_AIO                              0xff000002
#define BCHP_PWR_HW_RAAGA0_AIO_SECBUS                       0xff000003
#define BCHP_PWR_HW_RAAGA_DSP_0_RAAGA_DSP                   0xff000004
#define BCHP_PWR_HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1    0xff000005
#define BCHP_PWR_HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1    0xff000006
#define BCHP_PWR_HW_VEC_AIO                                 0xff000007
#define BCHP_PWR_HW_AIO_SRAM                                0xff000008
#define BCHP_PWR_HW_AUD_DAC                                 0xff000009
#define BCHP_PWR_HW_AUD_PLL0                                0xff00000a
#define BCHP_PWR_HW_AUD_PLL1                                0xff00000b
#define BCHP_PWR_HW_HVD0                                    0xff00000c
#define BCHP_PWR_HW_HVD0_SID                                0xff00000d
#define BCHP_PWR_HW_HVD0_SID_SECBUS                         0xff00000e
#define BCHP_PWR_HW_HVD_SID0_HVD_CORE                       0xff00000f
#define BCHP_PWR_HW_HVD_SID0_HVD_CPU                        0xff000010
#define BCHP_PWR_HW_HVD0_SRAM                               0xff000011
#define BCHP_PWR_HW_BVN                                     0xff000012
#define BCHP_PWR_HW_BVN_DVPHR0_DVPHT0_DVPHT1_VEC            0xff000013
#define BCHP_PWR_HW_BVN_SRAM                                0xff000014
#define BCHP_PWR_HW_V3D                                     0xff000015
#define BCHP_PWR_HW_V3D_V3D                                 0xff000016
#define BCHP_PWR_HW_V3D_SRAM                                0xff000017
#define BCHP_PWR_HW_DVPHR0                                  0xff000018
#define BCHP_PWR_HW_HDMI_RX0_PHY                            0xff000019
#define BCHP_PWR_HW_DVPHR0_SRAM                             0xff00001a
#define BCHP_PWR_HW_DVPHT0                                  0xff00001b
#define BCHP_PWR_HW_DVPHT0_DVPHT1                           0xff00001c
#define BCHP_PWR_HW_HDMI_TX0_PHY                            0xff00001d
#define BCHP_PWR_HW_DVPHT1                                  0xff00001e
#define BCHP_PWR_HW_DVPHT_SRAM                              0xff00001f
#define BCHP_PWR_HW_GRAPHICS_M2MC1_GFX_M2MC1                0xff000020
#define BCHP_PWR_HW_MOCA_CH_CTRL_CH_4_POST_DIV_HOLD_CH4     0xff000021
#define BCHP_PWR_HW_GRAPHICS_M2MC_GFX_54_M2MC               0xff000022
#define BCHP_PWR_HW_HVD_CH_CTRL_CH_0_DIS_CH0                0xff000023
#define BCHP_PWR_HW_HVD_RESET_RESETD                        0xff000024
#define BCHP_PWR_HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0      0xff000025
#define BCHP_PWR_HW_HVD_CH_CTRL_CH_1_DIS_CH1                0xff000026
#define BCHP_PWR_HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1      0xff000027
#define BCHP_PWR_HW_HVD_PWRON_PWRON_PLL                     0xff000028
#define BCHP_PWR_HW_HVD_LDO_PWRON_LDO_PWRON_PLL             0xff000029
#define BCHP_PWR_HW_HVD_RESET_RESETA                        0xff00002a
#define BCHP_PWR_HW_PM_LDO_POWERUP_ISO_HVD                  0xff00002b
#define BCHP_PWR_HW_MOCA_CH_CTRL_CH_3_POST_DIV_HOLD_CH3     0xff00002c
#define BCHP_PWR_HW_MOCA_CH_CTRL_CH_3_DIS_CH3               0xff00002d
#define BCHP_PWR_HW_MOCA_CH_CTRL_CH_4_DIS_CH4               0xff00002e
#define BCHP_PWR_HW_PM_LDO_POWERUP_ISO_RAAGA                0xff00002f
#define BCHP_PWR_HW_RAAGA_PWRON_PWRON_PLL                   0xff000030
#define BCHP_PWR_HW_PM_LDO_POWERUP_ISO_VCXO0                0xff000031
#define BCHP_PWR_HW_VCXO0_PWRON_PWRON_PLL                   0xff000032
#define BCHP_PWR_HW_PM_LDO_POWERUP_ISO_VCXO1                0xff000033
#define BCHP_PWR_HW_VCXO1_PWRON_PWRON_PLL                   0xff000034
#define BCHP_PWR_HW_RAAGA_CH_CTRL_CH_0_DIS_CH0              0xff000035
#define BCHP_PWR_HW_RAAGA_RESET_RESETD                      0xff000036
#define BCHP_PWR_HW_RAAGA_CH_CTRL_CH_0_POST_DIV_HOLD_CH0    0xff000037
#define BCHP_PWR_HW_RAAGA_CH_CTRL_CH_3_DIS_CH3              0xff000038
#define BCHP_PWR_HW_RAAGA_CH_CTRL_CH_3_POST_DIV_HOLD_CH3    0xff000039
#define BCHP_PWR_HW_RAAGA_LDO_PWRON_LDO_PWRON_PLL           0xff00003a
#define BCHP_PWR_HW_RAAGA_RESET_RESETA                      0xff00003b
#define BCHP_PWR_HW_RFM_PHY                                 0xff00003c
#define BCHP_PWR_HW_RFM                                     0xff00003d
#define BCHP_PWR_HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0      0xff00003e
#define BCHP_PWR_HW_SC0_CH_CTRL_CH_0_DIS_CH0                0xff00003f
#define BCHP_PWR_HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0      0xff000040
#define BCHP_PWR_HW_SC1_CH_CTRL_CH_0_DIS_CH0                0xff000041
#define BCHP_PWR_HW_VCXO0_CH_CTRL_CH_0_DIS_CH0              0xff000042
#define BCHP_PWR_HW_VCXO0_RESET_RESETD                      0xff000043
#define BCHP_PWR_HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0    0xff000044
#define BCHP_PWR_HW_VCXO0_CH_CTRL_CH_1_DIS_CH1              0xff000045
#define BCHP_PWR_HW_VCXO0_LDO_PWRON_LDO_PWRON_PLL           0xff000046
#define BCHP_PWR_HW_VCXO0_RESET_RESETA                      0xff000047
#define BCHP_PWR_HW_VCXO1_CH_CTRL_CH_0_DIS_CH0              0xff000048
#define BCHP_PWR_HW_VCXO1_RESET_RESETD                      0xff000049
#define BCHP_PWR_HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0    0xff00004a
#define BCHP_PWR_HW_VCXO1_CH_CTRL_CH_1_DIS_CH1              0xff00004b
#define BCHP_PWR_HW_VCXO1_LDO_PWRON_LDO_PWRON_PLL           0xff00004c
#define BCHP_PWR_HW_VCXO1_RESET_RESETA                      0xff00004d
#define BCHP_PWR_HW_VICE2_0_VICE2_0_CORE                    0xff00004e
#define BCHP_PWR_HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1      0xff00004f
#define BCHP_PWR_HW_XPT_CH_CTRL_CH_1_DIS_CH1                0xff000050
#define BCHP_PWR_HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2      0xff000051
#define BCHP_PWR_HW_XPT_CH_CTRL_CH_2_DIS_CH2                0xff000052
#define BCHP_PWR_HW_M2MC0                                   0xff000053
#define BCHP_PWR_HW_M2MC0_M2MC1                             0xff000054
#define BCHP_PWR_HW_M2MC0_SRAM                              0xff000055
#define BCHP_PWR_HW_M2MC1                                   0xff000056
#define BCHP_PWR_HW_M2MC1_SRAM                              0xff000057
#define BCHP_PWR_HW_RAAGA0                                  0xff000058
#define BCHP_PWR_HW_RAAGA0_SRAM                             0xff000059
#define BCHP_PWR_HW_VICE20_SECBUS                           0xff00005a
#define BCHP_PWR_HW_XPT_SECBUS_XPT_REMUX                    0xff00005b
#define BCHP_PWR_HW_XPT_XPT_WAKEUP_SECBUS_XPT_REMUX         0xff00005c
#define BCHP_PWR_HW_SID                                     0xff00005d
#define BCHP_PWR_HW_SID_SRAM                                0xff00005e
#define BCHP_PWR_HW_SC0                                     0xff00005f
#define BCHP_PWR_HW_SC1                                     0xff000060
#define BCHP_PWR_HW_ITU656                                  0xff000061
#define BCHP_PWR_HW_VDAC                                    0xff000062
#define BCHP_PWR_HW_VEC                                     0xff000063
#define BCHP_PWR_HW_VEC_SRAM                                0xff000064
#define BCHP_PWR_HW_VICE20                                  0xff000065
#define BCHP_PWR_HW_VICE20_SRAM                             0xff000066
#define BCHP_PWR_HW_XPT_REMUX                               0xff000067
#define BCHP_PWR_HW_XPT_XPT_REMUX                           0xff000068
#define BCHP_PWR_HW_XPT_WAKEUP                              0xff000069

/* This is the link between the public and private interface */
void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate);
void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate);

#define BCHP_PWR_P_NUM_NONLEAFS   59
#define BCHP_PWR_P_NUM_NONLEAFSHW 51
#define BCHP_PWR_P_NUM_LEAFS      54
#define BCHP_PWR_P_NUM_ALLNODES   164

#endif
