// Seed: 172344853
module module_0 ();
  wire id_1;
  assign id_1 = ~1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wire id_3,
    input supply1 id_4
);
  wor id_6 = 1, id_7;
  module_0();
  assign id_7 = 1 - ~(id_6 ^ id_4);
  wor id_8;
  assign id_7#(
      .id_8(1),
      .id_4(1 / 1'b0),
      .id_6(1),
      .id_1(id_8),
      .id_6(1)
  ) = id_6;
endmodule
