C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\Applications\Simplicity Studio.app\Contents\Eclipse\developer\toolchains\keil_8051\9.60\BIN\C51.
                    -exe /Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEN
                    -D ROM(LARGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/Users/
                    -paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/inc;/Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA
                    -_Lib_8bitCenterPWM/inc/config;/Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/drivers;/Applicatio
                    -ns/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//Lib/efm8_assert;/Applications/Simplicity Studio.ap
                    -p/Contents/Eclipse/developer/sdks/8051/v4.2.4//Device/shared/si8051Base;/Applications/Simplicity Studio.app/Contents/Ecl
                    -ipse/developer/sdks/8051/v4.2.4//Device/EFM8BB1/inc;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/
                    -8051/v4.2.4//kits/common/bsp;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//kits/EFM8B
                    -B1_LCK/config;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//Device/EFM8BB1/peripheral
                    -_driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        WDT_0_enter_DefaultMode_from_RESET ();
  27   1        PORTS_0_enter_DefaultMode_from_RESET ();
  28   1        PORTS_1_enter_DefaultMode_from_RESET ();
  29   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  30   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  31   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  32   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  33   1        PCA_0_enter_DefaultMode_from_RESET ();
  34   1        PCACH_0_enter_DefaultMode_from_RESET ();
  35   1        PCACH_1_enter_DefaultMode_from_RESET ();
  36   1        UART_0_enter_DefaultMode_from_RESET ();
  37   1        // [Config Calls]$
  38   1      
  39   1      }
  40          
  41          //================================================================================
  42          // WDT_0_enter_DefaultMode_from_RESET
  43          //================================================================================
  44          extern void
  45          WDT_0_enter_DefaultMode_from_RESET (void)
  46          {
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 2   

  47   1        // $[Watchdog Timer Init Variable Declarations]
  48   1        uint32_t i;
  49   1        bool ea;
  50   1        // [Watchdog Timer Init Variable Declarations]$
  51   1      
  52   1        // $[WDTCN - Watchdog Timer Control]
  53   1        // Deprecated
  54   1        // [WDTCN - Watchdog Timer Control]$
  55   1      
  56   1        // $[WDTCN_2 - Watchdog Timer Control]
  57   1      
  58   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  59   1        WDTCN = 0xA5;
  60   1      
  61   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  62   1        for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++)
  63   1          {
  64   2            NOP ();
  65   2          }
  66   1      
  67   1        // Disable WDT
  68   1        ea = IE_EA;
  69   1        IE_EA = 0;
  70   1        WDTCN = 0xDE;
  71   1        WDTCN = 0xAD;
  72   1        IE_EA = ea;
  73   1      
  74   1        // [WDTCN_2 - Watchdog Timer Control]$
  75   1      
  76   1      }
  77          
  78          //================================================================================
  79          // PORTS_0_enter_DefaultMode_from_RESET
  80          //================================================================================
  81          extern void
  82          PORTS_0_enter_DefaultMode_from_RESET (void)
  83          {
  84   1        // $[P0 - Port 0 Pin Latch]
  85   1        // [P0 - Port 0 Pin Latch]$
  86   1      
  87   1        // $[P0MDOUT - Port 0 Output Mode]
  88   1        /***********************************************************************
  89   1         - P0.0 output is open-drain
  90   1         - P0.1 output is push-pull
  91   1         - P0.2 output is open-drain
  92   1         - P0.3 output is open-drain
  93   1         - P0.4 output is push-pull
  94   1         - P0.5 output is open-drain
  95   1         - P0.6 output is open-drain
  96   1         - P0.7 output is open-drain
  97   1         ***********************************************************************/
  98   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
  99   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 100   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN
 101   1            | P0MDOUT_B7__OPEN_DRAIN;
 102   1        // [P0MDOUT - Port 0 Output Mode]$
 103   1      
 104   1        // $[P0MDIN - Port 0 Input Mode]
 105   1        // [P0MDIN - Port 0 Input Mode]$
 106   1      
 107   1        // $[P0SKIP - Port 0 Skip]
 108   1        /***********************************************************************
 109   1         - P0.0 pin is skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 3   

 110   1         - P0.1 pin is skipped by the crossbar
 111   1         - P0.2 pin is skipped by the crossbar
 112   1         - P0.3 pin is skipped by the crossbar
 113   1         - P0.4 pin is not skipped by the crossbar
 114   1         - P0.5 pin is not skipped by the crossbar
 115   1         - P0.6 pin is skipped by the crossbar
 116   1         - P0.7 pin is skipped by the crossbar
 117   1         ***********************************************************************/
 118   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 119   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
 120   1            | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 121   1        // [P0SKIP - Port 0 Skip]$
 122   1      
 123   1        // $[P0MASK - Port 0 Mask]
 124   1        // [P0MASK - Port 0 Mask]$
 125   1      
 126   1        // $[P0MAT - Port 0 Match]
 127   1        // [P0MAT - Port 0 Match]$
 128   1      
 129   1      }
 130          
 131          //================================================================================
 132          // PORTS_1_enter_DefaultMode_from_RESET
 133          //================================================================================
 134          extern void
 135          PORTS_1_enter_DefaultMode_from_RESET (void)
 136          {
 137   1        // $[P1 - Port 1 Pin Latch]
 138   1        // [P1 - Port 1 Pin Latch]$
 139   1      
 140   1        // $[P1MDOUT - Port 1 Output Mode]
 141   1        /***********************************************************************
 142   1         - P1.0 output is open-drain
 143   1         - P1.1 output is open-drain
 144   1         - P1.2 output is open-drain
 145   1         - P1.3 output is open-drain
 146   1         - P1.4 output is push-pull
 147   1         - P1.5 output is push-pull
 148   1         - P1.6 output is open-drain
 149   1         - P1.7 output is open-drain
 150   1         ***********************************************************************/
 151   1        P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
 152   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 153   1            | P1MDOUT_B5__PUSH_PULL | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 154   1        // [P1MDOUT - Port 1 Output Mode]$
 155   1      
 156   1        // $[P1MDIN - Port 1 Input Mode]
 157   1        // [P1MDIN - Port 1 Input Mode]$
 158   1      
 159   1        // $[P1SKIP - Port 1 Skip]
 160   1        /***********************************************************************
 161   1         - P1.0 pin is skipped by the crossbar
 162   1         - P1.1 pin is skipped by the crossbar
 163   1         - P1.2 pin is skipped by the crossbar
 164   1         - P1.3 pin is not skipped by the crossbar
 165   1         - P1.4 pin is not skipped by the crossbar
 166   1         - P1.5 pin is skipped by the crossbar
 167   1         - P1.6 pin is skipped by the crossbar
 168   1         - P1.7 pin is skipped by the crossbar
 169   1         ***********************************************************************/
 170   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 171   1            | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__SKIPPED
 172   1            | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 4   

 173   1        // [P1SKIP - Port 1 Skip]$
 174   1      
 175   1        // $[P1MASK - Port 1 Mask]
 176   1        // [P1MASK - Port 1 Mask]$
 177   1      
 178   1        // $[P1MAT - Port 1 Match]
 179   1        // [P1MAT - Port 1 Match]$
 180   1      
 181   1      }
 182          
 183          //================================================================================
 184          // PBCFG_0_enter_DefaultMode_from_RESET
 185          //================================================================================
 186          extern void
 187          PBCFG_0_enter_DefaultMode_from_RESET (void)
 188          {
 189   1        // $[XBR2 - Port I/O Crossbar 2]
 190   1        /***********************************************************************
 191   1         - Weak Pullups enabled 
 192   1         - Crossbar enabled
 193   1         ***********************************************************************/
 194   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
 195   1        // [XBR2 - Port I/O Crossbar 2]$
 196   1      
 197   1        // $[PRTDRV - Port Drive Strength]
 198   1        // [PRTDRV - Port Drive Strength]$
 199   1      
 200   1        // $[XBR0 - Port I/O Crossbar 0]
 201   1        /***********************************************************************
 202   1         - UART TX, RX routed to Port pins P0.4 and P0.5
 203   1         - SPI I/O unavailable at Port pins
 204   1         - SMBus 0 I/O unavailable at Port pins
 205   1         - CP0 unavailable at Port pin
 206   1         - Asynchronous CP0 unavailable at Port pin
 207   1         - CP1 unavailable at Port pin
 208   1         - Asynchronous CP1 unavailable at Port pin
 209   1         - SYSCLK unavailable at Port pin
 210   1         ***********************************************************************/
 211   1        XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
 212   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 213   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 214   1        // [XBR0 - Port I/O Crossbar 0]$
 215   1      
 216   1        // $[XBR1 - Port I/O Crossbar 1]
 217   1        /***********************************************************************
 218   1         - CEX0, CEX1 routed to Port pins
 219   1         - ECI unavailable at Port pin
 220   1         - T0 unavailable at Port pin
 221   1         - T1 unavailable at Port pin
 222   1         - T2 unavailable at Port pin
 223   1         ***********************************************************************/
 224   1        XBR1 = XBR1_PCA0ME__CEX0_CEX1 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 225   1            | XBR1_T1E__DISABLED | XBR1_T2E__DISABLED;
 226   1        // [XBR1 - Port I/O Crossbar 1]$
 227   1      
 228   1      }
 229          
 230          //================================================================================
 231          // CLOCK_0_enter_DefaultMode_from_RESET
 232          //================================================================================
 233          extern void
 234          CLOCK_0_enter_DefaultMode_from_RESET (void)
 235          {
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 5   

 236   1        // $[CLKSEL - Clock Select]
 237   1        /***********************************************************************
 238   1         - Clock derived from the Internal High-Frequency Oscillator
 239   1         - SYSCLK is equal to selected clock source divided by 1
 240   1         ***********************************************************************/
 241   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 242   1        // [CLKSEL - Clock Select]$
 243   1      
 244   1      }
 245          
 246          //================================================================================
 247          // PCA_0_enter_DefaultMode_from_RESET
 248          //================================================================================
 249          extern void
 250          PCA_0_enter_DefaultMode_from_RESET (void)
 251          {
 252   1        // $[PCA Off]
 253   1        PCA0CN0_CR = PCA0CN0_CR__STOP;
 254   1        // [PCA Off]$
 255   1      
 256   1        // $[PCA0MD - PCA Mode]
 257   1        /***********************************************************************
 258   1         - PCA continues to function normally while the system controller is in
 259   1         Idle Mode
 260   1         - Disable the CF interrupt
 261   1         - System clock
 262   1         ***********************************************************************/
 263   1        PCA0MD = PCA0MD_CIDL__NORMAL | PCA0MD_ECF__OVF_INT_DISABLED
 264   1            | PCA0MD_CPS__SYSCLK;
 265   1        // [PCA0MD - PCA Mode]$
 266   1      
 267   1        // $[PCA0CENT - PCA Center Alignment Enable]
 268   1        /***********************************************************************
 269   1         - Center-aligned
 270   1         - Center-aligned
 271   1         - Edge-aligned
 272   1         ***********************************************************************/
 273   1        PCA0CENT = PCA0CENT_CEX0CEN__CENTER | PCA0CENT_CEX1CEN__CENTER
 274   1            | PCA0CENT_CEX2CEN__EDGE;
 275   1        // [PCA0CENT - PCA Center Alignment Enable]$
 276   1      
 277   1        // $[PCA0CLR - PCA Comparator Clear Control]
 278   1        // [PCA0CLR - PCA Comparator Clear Control]$
 279   1      
 280   1        // $[PCA0L - PCA Counter/Timer Low Byte]
 281   1        // [PCA0L - PCA Counter/Timer Low Byte]$
 282   1      
 283   1        // $[PCA0H - PCA Counter/Timer High Byte]
 284   1        // [PCA0H - PCA Counter/Timer High Byte]$
 285   1      
 286   1        // $[PCA0POL - PCA Output Polarity]
 287   1        // [PCA0POL - PCA Output Polarity]$
 288   1      
 289   1        // $[PCA0PWM - PCA PWM Configuration]
 290   1        // [PCA0PWM - PCA PWM Configuration]$
 291   1      
 292   1        // $[PCA On]
 293   1        PCA0CN0_CR = PCA0CN0_CR__RUN;
 294   1        // [PCA On]$
 295   1      
 296   1      }
 297          
 298          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 6   

 299          // PCACH_0_enter_DefaultMode_from_RESET
 300          //================================================================================
 301          extern void
 302          PCACH_0_enter_DefaultMode_from_RESET (void)
 303          {
 304   1        // $[PCA0 Settings Save]
 305   1        // Select Capture/Compare register)
 306   1        PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 307   1        // [PCA0 Settings Save]$
 308   1      
 309   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
 310   1        /***********************************************************************
 311   1         - Disable negative edge capture
 312   1         - Disable CCF0 interrupts
 313   1         - Disable match function
 314   1         - 8 to 11-bit PWM selected
 315   1         - Disable positive edge capture
 316   1         - Enable comparator function
 317   1         - Enable PWM function
 318   1         - Disable toggle function
 319   1         ***********************************************************************/
 320   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 321   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT | PCA0CPM0_CAPP__DISABLED
 322   1            | PCA0CPM0_ECOM__ENABLED | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 323   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 324   1      
 325   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 326   1        /***********************************************************************
 327   1         - PCA Channel 0 Capture Module Low Byte = 0x80
 328   1         ***********************************************************************/
 329   1        PCA0CPL0 = (0x80 << PCA0CPL0_PCA0CPL0__SHIFT);
 330   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 331   1      
 332   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 333   1        /***********************************************************************
 334   1         - PCA Channel 0 Capture Module High Byte = 0x80
 335   1         ***********************************************************************/
 336   1        PCA0CPH0 = (0x80 << PCA0CPH0_PCA0CPH0__SHIFT);
 337   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 338   1      
 339   1        // $[Auto-reload]
 340   1        // [Auto-reload]$
 341   1      
 342   1        // $[PCA0 Settings Restore]
 343   1        // [PCA0 Settings Restore]$
 344   1      
 345   1      }
 346          
 347          //================================================================================
 348          // PCACH_1_enter_DefaultMode_from_RESET
 349          //================================================================================
 350          extern void
 351          PCACH_1_enter_DefaultMode_from_RESET (void)
 352          {
 353   1        // $[PCA0 Settings Save]
 354   1        // Select Capture/Compare register)
 355   1        PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 356   1        // [PCA0 Settings Save]$
 357   1      
 358   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 359   1        /***********************************************************************
 360   1         - Disable negative edge capture
 361   1         - Disable CCF1 interrupts
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 7   

 362   1         - Disable match function
 363   1         - 8 to 11-bit PWM selected
 364   1         - Disable positive edge capture
 365   1         - Enable comparator function
 366   1         - Enable PWM function
 367   1         - Disable toggle function
 368   1         ***********************************************************************/
 369   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 370   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 371   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 372   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 373   1      
 374   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 375   1        /***********************************************************************
 376   1         - PCA Channel 1 Capture Module Low Byte = 0xFF
 377   1         ***********************************************************************/
 378   1        PCA0CPL1 = (0xFF << PCA0CPL1_PCA0CPL1__SHIFT);
 379   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 380   1      
 381   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 382   1        /***********************************************************************
 383   1         - PCA Channel 1 Capture Module High Byte = 0xFF
 384   1         ***********************************************************************/
 385   1        PCA0CPH1 = (0xFF << PCA0CPH1_PCA0CPH1__SHIFT);
 386   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 387   1      
 388   1        // $[Auto-reload]
 389   1        // [Auto-reload]$
 390   1      
 391   1        // $[PCA0 Settings Restore]
 392   1        // [PCA0 Settings Restore]$
 393   1      
 394   1      }
 395          
 396          extern void
 397          SPI_0_enter_DefaultMode_from_RESET (void)
 398          {
 399   1        // $[SPI0CKR - SPI0 Clock Rate]
 400   1        /***********************************************************************
 401   1         - SPI0 Clock Rate = 0x17
 402   1         ***********************************************************************/
 403   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 404   1        // [SPI0CKR - SPI0 Clock Rate]$
 405   1      
 406   1        // $[SPI0CFG - SPI0 Configuration]
 407   1        // [SPI0CFG - SPI0 Configuration]$
 408   1      
 409   1        // $[SPI0CN0 - SPI0 Control]
 410   1        /***********************************************************************
 411   1         - Enable the SPI module
 412   1         ***********************************************************************/
 413   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 414   1        // [SPI0CN0 - SPI0 Control]$
 415   1      
 416   1      }
 417          
 418          //================================================================================
 419          // INTERRUPT_0_enter_DefaultMode_from_RESET
 420          //================================================================================
 421          extern void
 422          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 423          {
 424   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 8   

 425   1        // $[EIE1 - Extended Interrupt Enable 1]
 426   1        // [EIE1 - Extended Interrupt Enable 1]$
 427   1      
 428   1        // $[EIP1 - Extended Interrupt Priority 1]
 429   1        // [EIP1 - Extended Interrupt Priority 1]$
 430   1      
 431   1        // $[IE - Interrupt Enable]
 432   1        /***********************************************************************
 433   1         - Disable all interrupt sources
 434   1         - Disable external interrupt 0
 435   1         - Disable external interrupt 1
 436   1         - Enable interrupt requests generated by SPI0
 437   1         - Disable all Timer 0 interrupt
 438   1         - Disable all Timer 1 interrupt
 439   1         - Disable Timer 2 interrupt
 440   1         - Enable UART0 interrupt
 441   1         ***********************************************************************/
 442   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 443   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
 444   1            | IE_ES0__ENABLED;
 445   1        // [IE - Interrupt Enable]$
 446   1      
 447   1        // $[IP - Interrupt Priority]
 448   1        // [IP - Interrupt Priority]$
 449   1      
 450   1      }
 451          
 452          //================================================================================
 453          // TIMER01_0_enter_DefaultMode_from_RESET
 454          //================================================================================
 455          extern void
 456          TIMER01_0_enter_DefaultMode_from_RESET (void)
 457          {
 458   1        // $[Timer Initialization]
 459   1        //Save Timer Configuration
 460   1        uint8_t TCON_save;
 461   1        TCON_save = TCON;
 462   1        //Stop Timers
 463   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 464   1      
 465   1        // [Timer Initialization]$
 466   1      
 467   1        // $[TH0 - Timer 0 High Byte]
 468   1        // [TH0 - Timer 0 High Byte]$
 469   1      
 470   1        // $[TL0 - Timer 0 Low Byte]
 471   1        // [TL0 - Timer 0 Low Byte]$
 472   1      
 473   1        // $[TH1 - Timer 1 High Byte]
 474   1        /***********************************************************************
 475   1         - Timer 1 High Byte = 0x96
 476   1         ***********************************************************************/
 477   1        TH1 = (0x96 << TH1_TH1__SHIFT);
 478   1        // [TH1 - Timer 1 High Byte]$
 479   1      
 480   1        // $[TL1 - Timer 1 Low Byte]
 481   1        // [TL1 - Timer 1 Low Byte]$
 482   1      
 483   1        // $[Timer Restoration]
 484   1        //Restore Timer Configuration
 485   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 486   1      
 487   1        // [Timer Restoration]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 9   

 488   1      
 489   1      }
 490          
 491          extern void
 492          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 493          {
 494   1        // $[CKCON0 - Clock Control 0]
 495   1        /***********************************************************************
 496   1         - System clock divided by 12
 497   1         - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 498   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 499   1         - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 500   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 501   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 502   1         - Timer 1 uses the system clock
 503   1         ***********************************************************************/
 504   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__PRESCALE
 505   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 506   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 507   1            | CKCON0_T1M__SYSCLK;
 508   1        // [CKCON0 - Clock Control 0]$
 509   1      
 510   1        // $[TMOD - Timer 0/1 Mode]
 511   1        /***********************************************************************
 512   1         - Mode 0, 13-bit Counter/Timer
 513   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 514   1         - Timer Mode
 515   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 516   1         - Timer Mode
 517   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 518   1         ***********************************************************************/
 519   1        TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 520   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 521   1        // [TMOD - Timer 0/1 Mode]$
 522   1      
 523   1        // $[TCON - Timer 0/1 Control]
 524   1        /***********************************************************************
 525   1         - Start Timer 1 running
 526   1         ***********************************************************************/
 527   1        TCON |= TCON_TR1__RUN;
 528   1        // [TCON - Timer 0/1 Control]$
 529   1      
 530   1      }
 531          
 532          extern void
 533          UART_0_enter_DefaultMode_from_RESET (void)
 534          {
 535   1        // $[SCON0 - UART0 Serial Port Control]
 536   1        /***********************************************************************
 537   1         - UART0 reception enabled
 538   1         ***********************************************************************/
 539   1        SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 540   1        // [SCON0 - UART0 Serial Port Control]$
 541   1      
 542   1      }
 543          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    215    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/17/2022 14:51:55 PAGE 10  

   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
