// Seed: 815772212
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3
);
  wire [-1 : -1 'b0] id_5;
  assign module_1.id_4 = 0;
  wire id_6 = -1;
  assign id_2 = 1'b0 ? id_1 : id_0;
endmodule
module module_1 (
    output wor id_0
    , id_6,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    inout supply0 id_4
);
  assign id_3 = id_4 ? id_2 : -1'b0;
  logic id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_2
  );
endmodule
