// Seed: 428900128
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd77,
    parameter id_4 = 32'd9
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  logic id_5;
  logic [id_1 : id_4] id_6;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd63
) (
    output uwire id_0,
    input supply0 id_1,
    output supply0 _id_2,
    output supply1 _id_3,
    input tri0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  module_0 modCall_1 ();
  logic [id_3 : id_2] id_8;
endmodule
