dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
dataRam.v,verilog,xil_defaultlib,../../../../CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
