

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
0de6eb70c9e61875b3d5fcce854fbf32  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5640a8a77ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd27c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd260..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd25c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd318..

GPGPU-Sim PTX: cudaLaunch for 0x0x5640a8a77ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 25439
gpu_sim_insn = 12710760
gpu_ipc =     499.6564
gpu_tot_sim_cycle = 25439
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     499.6564
gpu_tot_issued_cta = 47
gpu_occupancy = 51.8989% 
gpu_tot_occupancy = 51.8989% 
max_total_param_size = 0
gpu_stall_dramfull = 170
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3512
partiton_level_parallism_total  =       0.3512
partiton_level_parallism_util =       1.3295
partiton_level_parallism_util_total  =       1.3295
L2_BW  =      30.6181 GB/Sec
L2_BW_total  =      30.6181 GB/Sec
gpu_total_sim_rate=706153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 225037
	L1I_total_cache_misses = 2751
	L1I_total_cache_miss_rate = 0.0122
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1336, Miss = 748, Miss_rate = 0.560, Pending_hits = 588, Reservation_fails = 27
	L1D_cache_core[1]: Access = 1123, Miss = 640, Miss_rate = 0.570, Pending_hits = 483, Reservation_fails = 20
	L1D_cache_core[2]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 18
	L1D_cache_core[6]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 23
	L1D_cache_core[8]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 9
	L1D_cache_core[12]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 16
	L1D_cache_core[14]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_total_cache_accesses = 15602
	L1D_total_cache_misses = 8798
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 6804
	L1D_total_cache_reservation_fails = 113
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 2632
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1824
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 222286
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2751
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14930
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 225037

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 10829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8126
gpgpu_n_mem_write_global = 672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50988	W0_Idle:42657	W0_Scoreboard:130458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:218106	WS1:217555	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65008 {8:8126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61632 {40:186,72:186,136:300,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1300160 {40:32504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 556 
max_icnt2mem_latency = 99 
maxmrqlatency = 181 
max_icnt2sh_latency = 97 
averagemflatency = 249 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 9 
mrq_lat_table:6885 	4899 	4827 	4035 	2657 	1129 	1441 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21476 	12728 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102 	27 	6 	8632 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16840 	15415 	1717 	280 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8676     10335     11488     11207     12381     12263     13341     13832     14381     14694     15964     15575     16596     16732     17762     17566 
dram[1]:      8461     10323     11499     11228     12452     12371     13347     13832     14379     14712     15969     15572     16854     16690     17719     17587 
dram[2]:      8454     10322     11338     11307     12460     12379     13669     13834     14560     14713     15991     15585     16862     16672     17719     17556 
dram[3]:      8600     10272     11219     11297     12269     12360     13675     13533     14591     14391     16047     15716     16975     16682     17728     17557 
dram[4]:     10329     10272     11219     11310     12269     12391     13753     13529     14594     14385     15840     15738     16715     16688     17565     17566 
dram[5]:     10344     10280     11216     11488     12263     12469     13829     13543     14698     14379     15537     15756     16719     16687     17563     17568 
average row accesses per activate:
dram[0]: 62.333332 180.000000 144.000000 148.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[1]: 73.599998 180.000000 144.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[2]: 122.666664 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[3]: 73.599998 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[4]: 180.000000 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[5]: 180.000000 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
average row locality = 26286/131 = 200.656494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       508       431       357       469       520       436       444       285       313       292       286       293       283       339       284
dram[1]:        556       397       421       372       472       514       442       456       300       296       282       282       307       282       299       323
dram[2]:        489       475       417       373       486       541       442       451       295       291       288       305       278       282       289       287
dram[3]:        545       466       391       390       485       529       450       480       332       311       282       279       281       281       290       306
dram[4]:        534       485       349       386       460       508       441       466       318       304       277       274       285       282       284       301
dram[5]:        505       483       346       402       480       518       452       478       320       283       305       294       278       305       279       309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33579 n_nop=29128 n_act=39 n_pre=23 n_ref_event=94835709824592 n_req=4390 n_rd=4390 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2615
n_activity=14317 dram_eff=0.6133
bk0: 374a 32547i bk1: 360a 32663i bk2: 288a 32892i bk3: 296a 32793i bk4: 256a 32769i bk5: 256a 32723i bk6: 256a 32750i bk7: 256a 32758i bk8: 256a 32970i bk9: 256a 32910i bk10: 256a 32977i bk11: 256a 33005i bk12: 256a 32970i bk13: 256a 33001i bk14: 256a 32929i bk15: 256a 32978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994533
Row_Buffer_Locality_read = 0.994533
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456238
Bank_Level_Parallism_Col = 0.676796
Bank_Level_Parallism_Ready = 1.170537
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.261473 
total_CMD = 33579 
util_bw = 8780 
Wasted_Col = 2441 
Wasted_Row = 184 
Idle = 22174 

BW Util Bottlenecks: 
RCDc_limit = 324 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2194 
rwq = 0 
CCDLc_limit_alone = 2194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33579 
n_nop = 29128 
Read = 4390 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 94835709824592 
n_req = 4390 
total_req = 4390 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 4390 
Row_Bus_Util =  0.001846 
CoL_Bus_Util = 0.130736 
Either_Row_CoL_Bus_Util = 0.132553 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000225 
queue_avg = 2.386432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33579 n_nop=29144 n_act=38 n_pre=22 n_ref_event=0 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2606
n_activity=14259 dram_eff=0.6138
bk0: 368a 32628i bk1: 360a 32670i bk2: 288a 32934i bk3: 288a 32828i bk4: 256a 32759i bk5: 256a 32671i bk6: 256a 32759i bk7: 256a 32761i bk8: 256a 32961i bk9: 256a 32970i bk10: 256a 33022i bk11: 256a 32990i bk12: 256a 32905i bk13: 256a 32982i bk14: 256a 32960i bk15: 256a 32938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994744
Row_Buffer_Locality_read = 0.994744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446169
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.162668
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.260639 
total_CMD = 33579 
util_bw = 8752 
Wasted_Col = 2477 
Wasted_Row = 158 
Idle = 22192 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2274 
rwq = 0 
CCDLc_limit_alone = 2274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33579 
n_nop = 29144 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 4376 
Row_Bus_Util =  0.001787 
CoL_Bus_Util = 0.130320 
Either_Row_CoL_Bus_Util = 0.132077 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000225 
queue_avg = 2.562762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33579 n_nop=29137 n_act=37 n_pre=21 n_ref_event=0 n_req=4384 n_rd=4384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2611
n_activity=14484 dram_eff=0.6054
bk0: 368a 32641i bk1: 360a 32680i bk2: 296a 32893i bk3: 288a 32844i bk4: 256a 32798i bk5: 256a 32657i bk6: 256a 32808i bk7: 256a 32752i bk8: 256a 32945i bk9: 256a 32882i bk10: 256a 33030i bk11: 256a 33018i bk12: 256a 32992i bk13: 256a 32994i bk14: 256a 32991i bk15: 256a 32978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995210
Row_Buffer_Locality_read = 0.995210
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430968
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.148723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.261116 
total_CMD = 33579 
util_bw = 8768 
Wasted_Col = 2473 
Wasted_Row = 183 
Idle = 22155 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2246 
rwq = 0 
CCDLc_limit_alone = 2246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33579 
n_nop = 29137 
Read = 4384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 4384 
total_req = 4384 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 4384 
Row_Bus_Util =  0.001727 
CoL_Bus_Util = 0.130558 
Either_Row_CoL_Bus_Util = 0.132285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.351410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33579 n_nop=29133 n_act=39 n_pre=23 n_ref_event=0 n_req=4384 n_rd=4384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2611
n_activity=14098 dram_eff=0.6219
bk0: 368a 32577i bk1: 360a 32609i bk2: 296a 32830i bk3: 288a 32813i bk4: 256a 32767i bk5: 256a 32695i bk6: 256a 32819i bk7: 256a 32799i bk8: 256a 32884i bk9: 256a 32885i bk10: 256a 33012i bk11: 256a 33013i bk12: 256a 33007i bk13: 256a 33001i bk14: 256a 32960i bk15: 256a 32941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994754
Row_Buffer_Locality_read = 0.994754
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490473
Bank_Level_Parallism_Col = 1.480675
Bank_Level_Parallism_Ready = 1.154811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463149 

BW Util details:
bwutil = 0.261116 
total_CMD = 33579 
util_bw = 8768 
Wasted_Col = 2254 
Wasted_Row = 124 
Idle = 22433 

BW Util Bottlenecks: 
RCDc_limit = 271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2074 
rwq = 0 
CCDLc_limit_alone = 2074 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33579 
n_nop = 29133 
Read = 4384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 4384 
total_req = 4384 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 4384 
Row_Bus_Util =  0.001846 
CoL_Bus_Util = 0.130558 
Either_Row_CoL_Bus_Util = 0.132404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.521427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52143
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33579 n_nop=29147 n_act=36 n_pre=20 n_ref_event=4565658604079112714 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2606
n_activity=13960 dram_eff=0.6269
bk0: 360a 32676i bk1: 360a 32658i bk2: 296a 32841i bk3: 288a 32788i bk4: 256a 32763i bk5: 256a 32701i bk6: 256a 32805i bk7: 256a 32782i bk8: 256a 32945i bk9: 256a 32925i bk10: 256a 33026i bk11: 256a 33025i bk12: 256a 33033i bk13: 256a 32987i bk14: 256a 33004i bk15: 256a 32933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995430
Row_Buffer_Locality_read = 0.995430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464586
Bank_Level_Parallism_Col = 1.451208
Bank_Level_Parallism_Ready = 1.142596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436108 

BW Util details:
bwutil = 0.260639 
total_CMD = 33579 
util_bw = 8752 
Wasted_Col = 2306 
Wasted_Row = 78 
Idle = 22443 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2106 
rwq = 0 
CCDLc_limit_alone = 2106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33579 
n_nop = 29147 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4565658604079112714 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 4376 
Row_Bus_Util =  0.001668 
CoL_Bus_Util = 0.130320 
Either_Row_CoL_Bus_Util = 0.131987 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.434766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33579 n_nop=29148 n_act=36 n_pre=20 n_ref_event=0 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2606
n_activity=14263 dram_eff=0.6136
bk0: 360a 32670i bk1: 360a 32673i bk2: 296a 32909i bk3: 288a 32826i bk4: 256a 32758i bk5: 256a 32719i bk6: 256a 32750i bk7: 256a 32778i bk8: 256a 32900i bk9: 256a 32959i bk10: 256a 32976i bk11: 256a 32918i bk12: 256a 33035i bk13: 256a 32943i bk14: 256a 32979i bk15: 256a 32943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995430
Row_Buffer_Locality_read = 0.995430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470009
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.167923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.260639 
total_CMD = 33579 
util_bw = 8752 
Wasted_Col = 2368 
Wasted_Row = 121 
Idle = 22338 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2171 
rwq = 0 
CCDLc_limit_alone = 2171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33579 
n_nop = 29148 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 4376 
Row_Bus_Util =  0.001668 
CoL_Bus_Util = 0.130320 
Either_Row_CoL_Bus_Util = 0.131957 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000226 
queue_avg = 2.433187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3000, Miss = 2342, Miss_rate = 0.781, Pending_hits = 253, Reservation_fails = 301
L2_cache_bank[1]: Access = 2853, Miss = 2329, Miss_rate = 0.816, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[2]: Access = 2973, Miss = 2335, Miss_rate = 0.785, Pending_hits = 298, Reservation_fails = 155
L2_cache_bank[3]: Access = 2850, Miss = 2325, Miss_rate = 0.816, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[4]: Access = 2987, Miss = 2344, Miss_rate = 0.785, Pending_hits = 232, Reservation_fails = 181
L2_cache_bank[5]: Access = 2853, Miss = 2325, Miss_rate = 0.815, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[6]: Access = 2985, Miss = 2345, Miss_rate = 0.786, Pending_hits = 280, Reservation_fails = 91
L2_cache_bank[7]: Access = 2858, Miss = 2324, Miss_rate = 0.813, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[8]: Access = 2853, Miss = 2332, Miss_rate = 0.817, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[9]: Access = 2850, Miss = 2322, Miss_rate = 0.815, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[10]: Access = 2857, Miss = 2334, Miss_rate = 0.817, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[11]: Access = 2853, Miss = 2324, Miss_rate = 0.815, Pending_hits = 218, Reservation_fails = 0
L2_total_cache_accesses = 34772
L2_total_cache_misses = 27981
L2_total_cache_miss_rate = 0.8047
L2_total_cache_pending_hits = 3047
L2_total_cache_reservation_fails = 728
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19689
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1382
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 613
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32504
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 613
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.086

icnt_total_pkts_mem_to_simt=34772
icnt_total_pkts_simt_to_mem=10019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.96616
	minimum = 5
	maximum = 95
Network latency average = 6.88727
	minimum = 5
	maximum = 95
Slowest packet = 2235
Flit latency average = 6.8184
	minimum = 5
	maximum = 95
Slowest flit = 2235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0636308
	minimum = 0.0227603 (at node 2)
	maximum = 0.117929 (at node 15)
Accepted packet rate average = 0.0636308
	minimum = 0.0287747 (at node 16)
	maximum = 0.115806 (at node 0)
Injected flit rate average = 0.0652119
	minimum = 0.0253548 (at node 2)
	maximum = 0.117929 (at node 15)
Accepted flit rate average= 0.0652119
	minimum = 0.0321947 (at node 24)
	maximum = 0.115806 (at node 0)
Injected packet length average = 1.02485
Accepted packet length average = 1.02485
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.96616 (1 samples)
	minimum = 5 (1 samples)
	maximum = 95 (1 samples)
Network latency average = 6.88727 (1 samples)
	minimum = 5 (1 samples)
	maximum = 95 (1 samples)
Flit latency average = 6.8184 (1 samples)
	minimum = 5 (1 samples)
	maximum = 95 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0636308 (1 samples)
	minimum = 0.0227603 (1 samples)
	maximum = 0.117929 (1 samples)
Accepted packet rate average = 0.0636308 (1 samples)
	minimum = 0.0287747 (1 samples)
	maximum = 0.115806 (1 samples)
Injected flit rate average = 0.0652119 (1 samples)
	minimum = 0.0253548 (1 samples)
	maximum = 0.117929 (1 samples)
Accepted flit rate average = 0.0652119 (1 samples)
	minimum = 0.0321947 (1 samples)
	maximum = 0.115806 (1 samples)
Injected packet size average = 1.02485 (1 samples)
Accepted packet size average = 1.02485 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 706153 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)
gpgpu_silicon_slowdown = 495399x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd27c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd260..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd25c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd318..

GPGPU-Sim PTX: cudaLaunch for 0x0x5640a8a77ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 22841
gpu_sim_insn = 12710760
gpu_ipc =     556.4888
gpu_tot_sim_cycle = 48280
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     526.5435
gpu_tot_issued_cta = 94
gpu_occupancy = 51.7277% 
gpu_tot_occupancy = 51.8180% 
max_total_param_size = 0
gpu_stall_dramfull = 170
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3852
partiton_level_parallism_total  =       0.3673
partiton_level_parallism_util =       1.2851
partiton_level_parallism_util_total  =       1.3071
L2_BW  =      33.6005 GB/Sec
L2_BW_total  =      32.0290 GB/Sec
gpu_total_sim_rate=726329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 450074
	L1I_total_cache_misses = 2751
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2347, Miss = 1318, Miss_rate = 0.562, Pending_hits = 1029, Reservation_fails = 27
	L1D_cache_core[1]: Access = 2134, Miss = 1210, Miss_rate = 0.567, Pending_hits = 924, Reservation_fails = 20
	L1D_cache_core[2]: Access = 2347, Miss = 1318, Miss_rate = 0.562, Pending_hits = 1029, Reservation_fails = 10
	L1D_cache_core[3]: Access = 2134, Miss = 1210, Miss_rate = 0.567, Pending_hits = 924, Reservation_fails = 2
	L1D_cache_core[4]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 18
	L1D_cache_core[6]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 23
	L1D_cache_core[8]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 9
	L1D_cache_core[12]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 16
	L1D_cache_core[14]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_total_cache_accesses = 31204
	L1D_total_cache_misses = 17596
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 13608
	L1D_total_cache_reservation_fails = 125
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 5264
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0912
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 447323
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2751
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29860
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 450074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 18269
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16252
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91442	W0_Idle:49082	W0_Scoreboard:238640	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:436212	WS1:435110	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 130016 {8:16252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123264 {40:372,72:372,136:600,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600320 {40:65008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28128 {8:3516,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 556 
max_icnt2mem_latency = 99 
maxmrqlatency = 181 
max_icnt2sh_latency = 97 
averagemflatency = 241 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 9 
mrq_lat_table:13948 	9663 	9532 	7721 	5929 	2600 	2173 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44394 	24072 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102 	27 	6 	17330 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	34956 	30164 	2901 	493 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8676     10335     11488     11207     12381     12263     13341     13832     14381     14694     15964     15575     16596     16732     17762     17566 
dram[1]:      8461     10323     11499     11228     12452     12371     13347     13832     14379     14712     15969     15572     16854     16690     17719     17587 
dram[2]:      8850     10322     11338     11307     12460     12379     13669     13834     14560     14713     15991     15585     16862     16672     17719     17556 
dram[3]:      8600     10272     11219     11297     12269     12360     13675     13533     14591     14391     16047     15716     16975     16682     17728     17557 
dram[4]:     10329     10272     11219     11310     12269     12391     13753     13529     14594     14385     15840     15738     16715     16688     17565     17566 
dram[5]:     10344     10280     11216     11488     12263     12469     13829     13543     14698     14379     15537     15756     16719     16687     17563     17568 
average row accesses per activate:
dram[0]: 42.733334 69.777779 33.611111 23.346153 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[1]: 45.714287 57.272728 28.619047 25.250000 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[2]: 45.642857 57.090908 27.590910 30.250000 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[3]: 37.529411 70.000000 33.833332 30.350000 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[4]: 57.090908 57.272728 27.636364 23.307692 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[5]: 57.090908 70.000000 27.545454 27.500000 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
average row locality = 52014/631 = 82.431061
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         8        12        44        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 625
min_bank_accesses = 0!
chip skew: 105/104 = 1.01
average mf latency per bank:
dram[0]:      29535     19165      4664      4980    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      20430     18975      4917      5062    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      18944     19029      5139      5131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      19302     19014      5133      5140    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      19458     19315      5029      5200    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      19128     19051      5102      5151    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       508       431       358       469       520       436       444       289       313       292       288       315       290       339       287
dram[1]:        556       397       421       372       472       514       442       456       300       297       282       288       307       282       300       323
dram[2]:        489       475       417       373       486       541       442       451       295       307       288       305       292       300       310       304
dram[3]:        545       466       391       390       485       529       450       480       332       311       282       301       287       281       290       306
dram[4]:        534       485       349       386       460       508       441       466       318       304       298       302       285       282       297       301
dram[5]:        505       483       346       402       480       518       452       478       320       284       305       301       281       311       287       309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63728 n_nop=54779 n_act=121 n_pre=105 n_ref_event=94835709824592 n_req=8673 n_rd=8621 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2738
n_activity=29880 dram_eff=0.584
bk0: 637a 61834i bk1: 622a 62031i bk2: 583a 61855i bk3: 587a 61395i bk4: 536a 62174i bk5: 536a 62080i bk6: 512a 62268i bk7: 512a 62213i bk8: 512a 62509i bk9: 512a 62444i bk10: 512a 62513i bk11: 512a 62620i bk12: 512a 62537i bk13: 512a 62576i bk14: 512a 62529i bk15: 512a 62584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987778
Row_Buffer_Locality_read = 0.990140
Row_Buffer_Locality_write = 0.596154
Bank_Level_Parallism = 1.385122
Bank_Level_Parallism_Col = 0.676796
Bank_Level_Parallism_Ready = 1.111124
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.273820 
total_CMD = 63728 
util_bw = 17450 
Wasted_Col = 5598 
Wasted_Row = 941 
Idle = 39739 

BW Util Bottlenecks: 
RCDc_limit = 872 
RCDWRc_limit = 103 
WTRc_limit = 58 
RTWc_limit = 145 
CCDLc_limit = 4734 
rwq = 0 
CCDLc_limit_alone = 4721 
WTRc_limit_alone = 58 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 63728 
n_nop = 54779 
Read = 8621 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 121 
n_pre = 105 
n_ref = 94835709824592 
n_req = 8673 
total_req = 8725 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 8725 
Row_Bus_Util =  0.003546 
CoL_Bus_Util = 0.136910 
Either_Row_CoL_Bus_Util = 0.140425 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000223 
queue_avg = 2.207680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20768
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63728 n_nop=54782 n_act=123 n_pre=107 n_ref_event=0 n_req=8669 n_rd=8616 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.2737
n_activity=30093 dram_eff=0.5796
bk0: 634a 61970i bk1: 624a 62012i bk2: 580a 61843i bk3: 586a 61469i bk4: 536a 62135i bk5: 536a 62005i bk6: 512a 62306i bk7: 512a 62250i bk8: 512a 62506i bk9: 512a 62508i bk10: 512a 62615i bk11: 512a 62582i bk12: 512a 62521i bk13: 512a 62602i bk14: 512a 62524i bk15: 512a 62546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987542
Row_Buffer_Locality_read = 0.990135
Row_Buffer_Locality_write = 0.566038
Bank_Level_Parallism = 1.369934
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.111506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.273694 
total_CMD = 63728 
util_bw = 17442 
Wasted_Col = 5790 
Wasted_Row = 872 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 838 
RCDWRc_limit = 116 
WTRc_limit = 36 
RTWc_limit = 156 
CCDLc_limit = 5022 
rwq = 0 
CCDLc_limit_alone = 5009 
WTRc_limit_alone = 35 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 63728 
n_nop = 54782 
Read = 8616 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 8669 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 8721 
Row_Bus_Util =  0.003609 
CoL_Bus_Util = 0.136847 
Either_Row_CoL_Bus_Util = 0.140378 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.000559 
queue_avg = 2.289292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28929
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63728 n_nop=54780 n_act=121 n_pre=105 n_ref_event=0 n_req=8671 n_rd=8619 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2738
n_activity=30268 dram_eff=0.5764
bk0: 633a 61924i bk1: 622a 62013i bk2: 587a 61739i bk3: 585a 61706i bk4: 536a 62172i bk5: 536a 62013i bk6: 512a 62379i bk7: 512a 62261i bk8: 512a 62491i bk9: 512a 62342i bk10: 512a 62616i bk11: 512a 62622i bk12: 512a 62535i bk13: 512a 62584i bk14: 512a 62553i bk15: 512a 62540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987891
Row_Buffer_Locality_read = 0.990370
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.368533
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.106566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.273757 
total_CMD = 63728 
util_bw = 17446 
Wasted_Col = 5688 
Wasted_Row = 935 
Idle = 39659 

BW Util Bottlenecks: 
RCDc_limit = 860 
RCDWRc_limit = 122 
WTRc_limit = 38 
RTWc_limit = 111 
CCDLc_limit = 4863 
rwq = 0 
CCDLc_limit_alone = 4851 
WTRc_limit_alone = 38 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 63728 
n_nop = 54780 
Read = 8619 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 121 
n_pre = 105 
n_ref = 0 
n_req = 8671 
total_req = 8723 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 8723 
Row_Bus_Util =  0.003546 
CoL_Bus_Util = 0.136879 
Either_Row_CoL_Bus_Util = 0.140409 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000112 
queue_avg = 2.158863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63728 n_nop=54782 n_act=118 n_pre=102 n_ref_event=0 n_req=8676 n_rd=8624 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2739
n_activity=29771 dram_eff=0.5863
bk0: 632a 61843i bk1: 624a 61830i bk2: 589a 61733i bk3: 587a 61612i bk4: 536a 62125i bk5: 536a 62053i bk6: 512a 62344i bk7: 512a 62335i bk8: 512a 62415i bk9: 512a 62384i bk10: 512a 62600i bk11: 512a 62570i bk12: 512a 62560i bk13: 512a 62609i bk14: 512a 62549i bk15: 512a 62527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988243
Row_Buffer_Locality_read = 0.990492
Row_Buffer_Locality_write = 0.615385
Bank_Level_Parallism = 1.405838
Bank_Level_Parallism_Col = 1.392993
Bank_Level_Parallism_Ready = 1.115768
write_to_read_ratio_blp_rw_average = 0.022953
GrpLevelPara = 1.372684 

BW Util details:
bwutil = 0.273914 
total_CMD = 63728 
util_bw = 17456 
Wasted_Col = 5430 
Wasted_Row = 808 
Idle = 40034 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 109 
WTRc_limit = 54 
RTWc_limit = 154 
CCDLc_limit = 4697 
rwq = 0 
CCDLc_limit_alone = 4687 
WTRc_limit_alone = 54 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 63728 
n_nop = 54782 
Read = 8624 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 8676 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 8728 
Row_Bus_Util =  0.003452 
CoL_Bus_Util = 0.136957 
Either_Row_CoL_Bus_Util = 0.140378 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000224 
queue_avg = 2.225160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63728 n_nop=54782 n_act=124 n_pre=108 n_ref_event=4565658604079112714 n_req=8664 n_rd=8612 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2735
n_activity=29801 dram_eff=0.5849
bk0: 622a 62020i bk1: 624a 62008i bk2: 588a 61710i bk3: 586a 61500i bk4: 536a 62137i bk5: 536a 62025i bk6: 512a 62326i bk7: 512a 62284i bk8: 512a 62503i bk9: 512a 62401i bk10: 512a 62596i bk11: 512a 62574i bk12: 512a 62625i bk13: 512a 62613i bk14: 512a 62627i bk15: 512a 62558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987535
Row_Buffer_Locality_read = 0.990246
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.386204
Bank_Level_Parallism_Col = 1.367807
Bank_Level_Parallism_Ready = 1.106524
write_to_read_ratio_blp_rw_average = 0.019633
GrpLevelPara = 1.351005 

BW Util details:
bwutil = 0.273538 
total_CMD = 63728 
util_bw = 17432 
Wasted_Col = 5474 
Wasted_Row = 840 
Idle = 39982 

BW Util Bottlenecks: 
RCDc_limit = 809 
RCDWRc_limit = 140 
WTRc_limit = 34 
RTWc_limit = 83 
CCDLc_limit = 4682 
rwq = 0 
CCDLc_limit_alone = 4674 
WTRc_limit_alone = 34 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 63728 
n_nop = 54782 
Read = 8612 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 124 
n_pre = 108 
n_ref = 4565658604079112714 
n_req = 8664 
total_req = 8716 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 8716 
Row_Bus_Util =  0.003640 
CoL_Bus_Util = 0.136769 
Either_Row_CoL_Bus_Util = 0.140378 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000224 
queue_avg = 2.200650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20065
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63728 n_nop=54796 n_act=118 n_pre=102 n_ref_event=0 n_req=8661 n_rd=8609 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2734
n_activity=29785 dram_eff=0.5851
bk0: 622a 61932i bk1: 624a 62055i bk2: 586a 61667i bk3: 585a 61662i bk4: 536a 62155i bk5: 536a 62060i bk6: 512a 62235i bk7: 512a 62261i bk8: 512a 62391i bk9: 512a 62518i bk10: 512a 62509i bk11: 512a 62476i bk12: 512a 62643i bk13: 512a 62523i bk14: 512a 62505i bk15: 512a 62537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988223
Row_Buffer_Locality_read = 0.990591
Row_Buffer_Locality_write = 0.596154
Bank_Level_Parallism = 1.404832
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.115089
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.273443 
total_CMD = 63728 
util_bw = 17426 
Wasted_Col = 5506 
Wasted_Row = 775 
Idle = 40021 

BW Util Bottlenecks: 
RCDc_limit = 831 
RCDWRc_limit = 102 
WTRc_limit = 74 
RTWc_limit = 186 
CCDLc_limit = 4659 
rwq = 0 
CCDLc_limit_alone = 4637 
WTRc_limit_alone = 70 
RTWc_limit_alone = 168 

Commands details: 
total_CMD = 63728 
n_nop = 54796 
Read = 8609 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 118 
n_pre = 102 
n_ref = 0 
n_req = 8661 
total_req = 8713 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 8713 
Row_Bus_Util =  0.003452 
CoL_Bus_Util = 0.136722 
Either_Row_CoL_Bus_Util = 0.140158 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000112 
queue_avg = 2.256951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25695

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5857, Miss = 4604, Miss_rate = 0.786, Pending_hits = 457, Reservation_fails = 301
L2_cache_bank[1]: Access = 5695, Miss = 4584, Miss_rate = 0.805, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 5828, Miss = 4597, Miss_rate = 0.789, Pending_hits = 506, Reservation_fails = 156
L2_cache_bank[3]: Access = 5723, Miss = 4588, Miss_rate = 0.802, Pending_hits = 510, Reservation_fails = 2
L2_cache_bank[4]: Access = 5852, Miss = 4602, Miss_rate = 0.786, Pending_hits = 461, Reservation_fails = 182
L2_cache_bank[5]: Access = 5711, Miss = 4584, Miss_rate = 0.803, Pending_hits = 486, Reservation_fails = 2
L2_cache_bank[6]: Access = 5834, Miss = 4602, Miss_rate = 0.789, Pending_hits = 509, Reservation_fails = 92
L2_cache_bank[7]: Access = 5704, Miss = 4585, Miss_rate = 0.804, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[8]: Access = 5706, Miss = 4588, Miss_rate = 0.804, Pending_hits = 491, Reservation_fails = 1
L2_cache_bank[9]: Access = 5711, Miss = 4583, Miss_rate = 0.802, Pending_hits = 486, Reservation_fails = 3
L2_cache_bank[10]: Access = 5710, Miss = 4587, Miss_rate = 0.803, Pending_hits = 512, Reservation_fails = 0
L2_cache_bank[11]: Access = 5703, Miss = 4587, Miss_rate = 0.804, Pending_hits = 394, Reservation_fails = 1
L2_total_cache_accesses = 69034
L2_total_cache_misses = 55091
L2_total_cache_miss_rate = 0.7980
L2_total_cache_pending_hits = 5845
L2_total_cache_reservation_fails = 740
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38854
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2764
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 613
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65008
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3516
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 613
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=69034
icnt_total_pkts_simt_to_mem=19903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.57692
	minimum = 5
	maximum = 54
Network latency average = 6.50077
	minimum = 5
	maximum = 54
Slowest packet = 45666
Flit latency average = 6.46031
	minimum = 5
	maximum = 54
Slowest flit = 46752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0698225
	minimum = 0.0249551 (at node 0)
	maximum = 0.125783 (at node 18)
Accepted packet rate average = 0.0698225
	minimum = 0.0320039 (at node 17)
	maximum = 0.12749 (at node 2)
Injected flit rate average = 0.0715834
	minimum = 0.0278447 (at node 1)
	maximum = 0.125783 (at node 18)
Accepted flit rate average= 0.0715834
	minimum = 0.0358128 (at node 22)
	maximum = 0.12749 (at node 2)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.77154 (2 samples)
	minimum = 5 (2 samples)
	maximum = 74.5 (2 samples)
Network latency average = 6.69402 (2 samples)
	minimum = 5 (2 samples)
	maximum = 74.5 (2 samples)
Flit latency average = 6.63936 (2 samples)
	minimum = 5 (2 samples)
	maximum = 74.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0667266 (2 samples)
	minimum = 0.0238577 (2 samples)
	maximum = 0.121856 (2 samples)
Accepted packet rate average = 0.0667266 (2 samples)
	minimum = 0.0303893 (2 samples)
	maximum = 0.121648 (2 samples)
Injected flit rate average = 0.0683977 (2 samples)
	minimum = 0.0265997 (2 samples)
	maximum = 0.121856 (2 samples)
Accepted flit rate average = 0.0683977 (2 samples)
	minimum = 0.0340037 (2 samples)
	maximum = 0.121648 (2 samples)
Injected packet size average = 1.02504 (2 samples)
Accepted packet size average = 1.02504 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 726329 (inst/sec)
gpgpu_simulation_rate = 1379 (cycle/sec)
gpgpu_silicon_slowdown = 507614x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd27c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd260..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd25c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd318..

GPGPU-Sim PTX: cudaLaunch for 0x0x5640a8a77ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 22925
gpu_sim_insn = 12710760
gpu_ipc =     554.4497
gpu_tot_sim_cycle = 71205
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     535.5281
gpu_tot_issued_cta = 141
gpu_occupancy = 51.8303% 
gpu_tot_occupancy = 51.8220% 
max_total_param_size = 0
gpu_stall_dramfull = 170
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3838
partiton_level_parallism_total  =       0.3726
partiton_level_parallism_util =       1.3198
partiton_level_parallism_util_total  =       1.3113
L2_BW  =      33.4774 GB/Sec
L2_BW_total  =      32.4953 GB/Sec
gpu_total_sim_rate=693314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 675111
	L1I_total_cache_misses = 2751
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1470, Reservation_fails = 27
	L1D_cache_core[1]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1365, Reservation_fails = 20
	L1D_cache_core[2]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1470, Reservation_fails = 10
	L1D_cache_core[3]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1365, Reservation_fails = 2
	L1D_cache_core[4]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1470, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1365, Reservation_fails = 21
	L1D_cache_core[6]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 30
	L1D_cache_core[8]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 4
	L1D_cache_core[9]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 9
	L1D_cache_core[12]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 16
	L1D_cache_core[14]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_total_cache_accesses = 46806
	L1D_total_cache_misses = 26394
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 20412
	L1D_total_cache_reservation_fails = 139
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 7896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2751
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44790
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 675111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 25709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24378
gpgpu_n_mem_write_global = 2016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:132176	W0_Idle:55613	W0_Scoreboard:346644	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:654318	WS1:652665	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195024 {8:24378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 184896 {40:558,72:558,136:900,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3900480 {40:97512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42192 {8:5274,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 556 
max_icnt2mem_latency = 99 
maxmrqlatency = 181 
max_icnt2sh_latency = 97 
averagemflatency = 239 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 8 
mrq_lat_table:20808 	14393 	14252 	11847 	9180 	4023 	2777 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67168 	35560 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102 	27 	6 	26026 	368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53030 	44552 	4508 	686 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	125 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8676     10335     11488     11207     12381     12263     13341     13832     14381     14694     15964     15575     16596     16732     17762     17566 
dram[1]:      8500     10323     11499     11228     12452     12371     13347     13832     14379     14712     15969     15572     16854     16690     17719     17587 
dram[2]:      8850     10322     11338     11307     12460     12379     13669     13834     14560     14713     15991     15585     16862     16672     17719     17556 
dram[3]:      8600     10272     11219     11297     12269     12360     13675     13533     14591     14391     16047     15716     16975     16682     17728     17557 
dram[4]:     10329     10272     11219     11310     12269     12391     13753     13529     14594     14385     15840     15738     16715     16688     17565     17566 
dram[5]:     10344     10280     11216     11488     12263     12469     13829     13543     14698     14379     15537     15756     16719     16687     17563     17568 
average row accesses per activate:
dram[0]: 24.049999 31.466667 43.049999 30.821428 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[1]: 23.365854 29.468750 37.260868 33.153847 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[2]: 24.564102 26.250000 35.958332 39.136364 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[3]: 24.461538 33.785713 43.250000 39.227272 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[4]: 29.437500 30.483871 36.000000 30.785715 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[5]: 29.468750 30.645161 35.916668 35.875000 137.333328 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
average row locality = 77742/1068 = 72.792137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        61        64        44        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1250
min_bank_accesses = 0!
chip skew: 209/208 = 1.00
average mf latency per bank:
dram[0]:       5663      5266      6728      7172    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5533      5273      7083      7225    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5184      5219      7378      7380    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5362      5236      7370      7347    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5329      5309      7197      7426    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5241      5324      7333      7324    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       508       431       358       469       520       436       444       289       313       292       304       315       291       339       306
dram[1]:        556       397       421       372       472       514       442       456       303       297       282       296       307       298       300       323
dram[2]:        489       475       417       373       486       541       442       451       295       307       306       305       297       300       310       305
dram[3]:        545       466       391       390       485       529       450       480       332       311       331       301       313       287       294       309
dram[4]:        534       485       349       386       460       508       441       466       318       304       341       315       304       287       297       301
dram[5]:        505       483       346       402       480       518       452       478       320       284       305       312       294       354       287       309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93988 n_nop=80548 n_act=195 n_pre=179 n_ref_event=94835709824592 n_req=12966 n_rd=12861 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.2781
n_activity=45339 dram_eff=0.5765
bk0: 931a 90461i bk1: 912a 90892i bk2: 839a 91423i bk3: 843a 91025i bk4: 832a 91684i bk5: 824a 91581i bk6: 768a 91931i bk7: 768a 91855i bk8: 768a 92176i bk9: 768a 92095i bk10: 768a 92194i bk11: 768a 92292i bk12: 768a 92231i bk13: 768a 92234i bk14: 768a 92226i bk15: 768a 92214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986118
Row_Buffer_Locality_read = 0.989192
Row_Buffer_Locality_write = 0.609524
Bank_Level_Parallism = 1.363828
Bank_Level_Parallism_Col = 0.676796
Bank_Level_Parallism_Ready = 1.093516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.278121 
total_CMD = 93988 
util_bw = 26140 
Wasted_Col = 8742 
Wasted_Row = 1632 
Idle = 57474 

BW Util Bottlenecks: 
RCDc_limit = 1344 
RCDWRc_limit = 216 
WTRc_limit = 167 
RTWc_limit = 344 
CCDLc_limit = 7264 
rwq = 0 
CCDLc_limit_alone = 7196 
WTRc_limit_alone = 163 
RTWc_limit_alone = 280 

Commands details: 
total_CMD = 93988 
n_nop = 80548 
Read = 12861 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 195 
n_pre = 179 
n_ref = 94835709824592 
n_req = 12966 
total_req = 13070 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 13070 
Row_Bus_Util =  0.003979 
CoL_Bus_Util = 0.139060 
Either_Row_CoL_Bus_Util = 0.142997 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000298 
queue_avg = 2.075584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93988 n_nop=80551 n_act=199 n_pre=183 n_ref_event=0 n_req=12956 n_rd=12851 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.2779
n_activity=45642 dram_eff=0.5723
bk0: 926a 90414i bk1: 911a 90729i bk2: 836a 91476i bk3: 842a 91160i bk4: 832a 91654i bk5: 824a 91557i bk6: 768a 91956i bk7: 768a 91900i bk8: 768a 92170i bk9: 768a 92182i bk10: 768a 92295i bk11: 768a 92212i bk12: 768a 92192i bk13: 768a 92256i bk14: 768a 92264i bk15: 768a 92215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985798
Row_Buffer_Locality_read = 0.989106
Row_Buffer_Locality_write = 0.580952
Bank_Level_Parallism = 1.358090
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.088607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.277908 
total_CMD = 93988 
util_bw = 26120 
Wasted_Col = 8914 
Wasted_Row = 1562 
Idle = 57392 

BW Util Bottlenecks: 
RCDc_limit = 1340 
RCDWRc_limit = 228 
WTRc_limit = 69 
RTWc_limit = 451 
CCDLc_limit = 7569 
rwq = 0 
CCDLc_limit_alone = 7491 
WTRc_limit_alone = 65 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 93988 
n_nop = 80551 
Read = 12851 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 199 
n_pre = 183 
n_ref = 0 
n_req = 12956 
total_req = 13060 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 13060 
Row_Bus_Util =  0.004064 
CoL_Bus_Util = 0.138954 
Either_Row_CoL_Bus_Util = 0.142965 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.000372 
queue_avg = 2.136783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93988 n_nop=80542 n_act=199 n_pre=183 n_ref_event=0 n_req=12963 n_rd=12859 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2781
n_activity=45503 dram_eff=0.5743
bk0: 926a 90449i bk1: 913a 90648i bk2: 843a 91354i bk3: 841a 91367i bk4: 832a 91680i bk5: 824a 91563i bk6: 768a 91994i bk7: 768a 91928i bk8: 768a 92100i bk9: 768a 91987i bk10: 768a 92218i bk11: 768a 92212i bk12: 768a 92174i bk13: 768a 92255i bk14: 768a 92282i bk15: 768a 92207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985883
Row_Buffer_Locality_read = 0.989190
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.377666
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.094156
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.278057 
total_CMD = 93988 
util_bw = 26134 
Wasted_Col = 8663 
Wasted_Row = 1463 
Idle = 57728 

BW Util Bottlenecks: 
RCDc_limit = 1322 
RCDWRc_limit = 217 
WTRc_limit = 104 
RTWc_limit = 405 
CCDLc_limit = 7298 
rwq = 0 
CCDLc_limit_alone = 7231 
WTRc_limit_alone = 104 
RTWc_limit_alone = 338 

Commands details: 
total_CMD = 93988 
n_nop = 80542 
Read = 12859 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 199 
n_pre = 183 
n_ref = 0 
n_req = 12963 
total_req = 13067 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 13067 
Row_Bus_Util =  0.004064 
CoL_Bus_Util = 0.139028 
Either_Row_CoL_Bus_Util = 0.143061 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000223 
queue_avg = 2.062146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06215
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93988 n_nop=80564 n_act=187 n_pre=171 n_ref_event=0 n_req=12964 n_rd=12860 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2781
n_activity=44899 dram_eff=0.5821
bk0: 922a 90682i bk1: 914a 90642i bk2: 845a 91330i bk3: 843a 91294i bk4: 832a 91662i bk5: 824a 91598i bk6: 768a 92005i bk7: 768a 92010i bk8: 768a 92021i bk9: 768a 92037i bk10: 768a 92206i bk11: 768a 92136i bk12: 768a 92148i bk13: 768a 92281i bk14: 768a 92250i bk15: 768a 92097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986810
Row_Buffer_Locality_read = 0.989658
Row_Buffer_Locality_write = 0.634615
Bank_Level_Parallism = 1.391850
Bank_Level_Parallism_Col = 1.374739
Bank_Level_Parallism_Ready = 1.102317
write_to_read_ratio_blp_rw_average = 0.031271
GrpLevelPara = 1.350877 

BW Util details:
bwutil = 0.278078 
total_CMD = 93988 
util_bw = 26136 
Wasted_Col = 8435 
Wasted_Row = 1334 
Idle = 58083 

BW Util Bottlenecks: 
RCDc_limit = 1190 
RCDWRc_limit = 191 
WTRc_limit = 136 
RTWc_limit = 401 
CCDLc_limit = 7228 
rwq = 0 
CCDLc_limit_alone = 7166 
WTRc_limit_alone = 135 
RTWc_limit_alone = 340 

Commands details: 
total_CMD = 93988 
n_nop = 80564 
Read = 12860 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 12964 
total_req = 13068 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 13068 
Row_Bus_Util =  0.003809 
CoL_Bus_Util = 0.139039 
Either_Row_CoL_Bus_Util = 0.142827 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000149 
queue_avg = 2.164479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16448
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93988 n_nop=80569 n_act=193 n_pre=177 n_ref_event=4565658604079112714 n_req=12949 n_rd=12845 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2778
n_activity=44959 dram_eff=0.5807
bk0: 910a 90822i bk1: 913a 90798i bk2: 844a 91347i bk3: 842a 91158i bk4: 832a 91674i bk5: 824a 91595i bk6: 768a 91983i bk7: 768a 91925i bk8: 768a 92108i bk9: 768a 92031i bk10: 768a 92170i bk11: 768a 92156i bk12: 768a 92250i bk13: 768a 92237i bk14: 768a 92361i bk15: 768a 92199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986331
Row_Buffer_Locality_read = 0.989490
Row_Buffer_Locality_write = 0.596154
Bank_Level_Parallism = 1.374412
Bank_Level_Parallism_Col = 1.358227
Bank_Level_Parallism_Ready = 1.094020
write_to_read_ratio_blp_rw_average = 0.029832
GrpLevelPara = 1.334959 

BW Util details:
bwutil = 0.277759 
total_CMD = 93988 
util_bw = 26106 
Wasted_Col = 8476 
Wasted_Row = 1463 
Idle = 57943 

BW Util Bottlenecks: 
RCDc_limit = 1262 
RCDWRc_limit = 226 
WTRc_limit = 87 
RTWc_limit = 287 
CCDLc_limit = 7167 
rwq = 0 
CCDLc_limit_alone = 7122 
WTRc_limit_alone = 87 
RTWc_limit_alone = 242 

Commands details: 
total_CMD = 93988 
n_nop = 80569 
Read = 12845 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 193 
n_pre = 177 
n_ref = 4565658604079112714 
n_req = 12949 
total_req = 13053 

Dual Bus Interface Util: 
issued_total_row = 370 
issued_total_col = 13053 
Row_Bus_Util =  0.003937 
CoL_Bus_Util = 0.138879 
Either_Row_CoL_Bus_Util = 0.142774 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.000298 
queue_avg = 2.072775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93988 n_nop=80580 n_act=189 n_pre=173 n_ref_event=0 n_req=12944 n_rd=12840 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2777
n_activity=45057 dram_eff=0.5792
bk0: 911a 90733i bk1: 918a 90660i bk2: 842a 91326i bk3: 841a 91307i bk4: 824a 91662i bk5: 824a 91606i bk6: 768a 91884i bk7: 768a 91895i bk8: 768a 92043i bk9: 768a 92188i bk10: 768a 92162i bk11: 768a 92112i bk12: 768a 92286i bk13: 768a 92146i bk14: 768a 92254i bk15: 768a 92225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986635
Row_Buffer_Locality_read = 0.989642
Row_Buffer_Locality_write = 0.615385
Bank_Level_Parallism = 1.377984
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.097456
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.277652 
total_CMD = 93988 
util_bw = 26096 
Wasted_Col = 8713 
Wasted_Row = 1381 
Idle = 57798 

BW Util Bottlenecks: 
RCDc_limit = 1347 
RCDWRc_limit = 196 
WTRc_limit = 113 
RTWc_limit = 425 
CCDLc_limit = 7225 
rwq = 0 
CCDLc_limit_alone = 7162 
WTRc_limit_alone = 104 
RTWc_limit_alone = 371 

Commands details: 
total_CMD = 93988 
n_nop = 80580 
Read = 12840 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 12944 
total_req = 13048 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 13048 
Row_Bus_Util =  0.003852 
CoL_Bus_Util = 0.138826 
Either_Row_CoL_Bus_Util = 0.142657 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000149 
queue_avg = 2.144455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8723, Miss = 6874, Miss_rate = 0.788, Pending_hits = 672, Reservation_fails = 301
L2_cache_bank[1]: Access = 8552, Miss = 6838, Miss_rate = 0.800, Pending_hits = 754, Reservation_fails = 2
L2_cache_bank[2]: Access = 8693, Miss = 6864, Miss_rate = 0.790, Pending_hits = 710, Reservation_fails = 156
L2_cache_bank[3]: Access = 8585, Miss = 6839, Miss_rate = 0.797, Pending_hits = 734, Reservation_fails = 4
L2_cache_bank[4]: Access = 8699, Miss = 6870, Miss_rate = 0.790, Pending_hits = 618, Reservation_fails = 182
L2_cache_bank[5]: Access = 8564, Miss = 6839, Miss_rate = 0.799, Pending_hits = 716, Reservation_fails = 2
L2_cache_bank[6]: Access = 8699, Miss = 6866, Miss_rate = 0.789, Pending_hits = 711, Reservation_fails = 93
L2_cache_bank[7]: Access = 8550, Miss = 6839, Miss_rate = 0.800, Pending_hits = 699, Reservation_fails = 2
L2_cache_bank[8]: Access = 8559, Miss = 6850, Miss_rate = 0.800, Pending_hits = 743, Reservation_fails = 2
L2_cache_bank[9]: Access = 8561, Miss = 6834, Miss_rate = 0.798, Pending_hits = 716, Reservation_fails = 5
L2_cache_bank[10]: Access = 8555, Miss = 6841, Miss_rate = 0.800, Pending_hits = 747, Reservation_fails = 0
L2_cache_bank[11]: Access = 8556, Miss = 6844, Miss_rate = 0.800, Pending_hits = 680, Reservation_fails = 1
L2_total_cache_accesses = 103296
L2_total_cache_misses = 82198
L2_total_cache_miss_rate = 0.7958
L2_total_cache_pending_hits = 8500
L2_total_cache_reservation_fails = 750
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58019
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4143
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 613
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 613
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=103296
icnt_total_pkts_simt_to_mem=29787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.62752
	minimum = 5
	maximum = 56
Network latency average = 6.54803
	minimum = 5
	maximum = 56
Slowest packet = 88758
Flit latency average = 6.50689
	minimum = 5
	maximum = 56
Slowest flit = 90930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0695666
	minimum = 0.0248637 (at node 0)
	maximum = 0.125016 (at node 15)
Accepted packet rate average = 0.0695666
	minimum = 0.0317993 (at node 19)
	maximum = 0.127023 (at node 4)
Injected flit rate average = 0.0713211
	minimum = 0.0277426 (at node 0)
	maximum = 0.125016 (at node 15)
Accepted flit rate average= 0.0713211
	minimum = 0.0356816 (at node 22)
	maximum = 0.127023 (at node 4)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.72353 (3 samples)
	minimum = 5 (3 samples)
	maximum = 68.3333 (3 samples)
Network latency average = 6.64535 (3 samples)
	minimum = 5 (3 samples)
	maximum = 68.3333 (3 samples)
Flit latency average = 6.5952 (3 samples)
	minimum = 5 (3 samples)
	maximum = 68.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0676733 (3 samples)
	minimum = 0.024193 (3 samples)
	maximum = 0.122909 (3 samples)
Accepted packet rate average = 0.0676733 (3 samples)
	minimum = 0.0308593 (3 samples)
	maximum = 0.12344 (3 samples)
Injected flit rate average = 0.0693722 (3 samples)
	minimum = 0.0269807 (3 samples)
	maximum = 0.122909 (3 samples)
Accepted flit rate average = 0.0693722 (3 samples)
	minimum = 0.034563 (3 samples)
	maximum = 0.12344 (3 samples)
Injected packet size average = 1.0251 (3 samples)
Accepted packet size average = 1.0251 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 693314 (inst/sec)
gpgpu_simulation_rate = 1294 (cycle/sec)
gpgpu_silicon_slowdown = 540958x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd27c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd260..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd25c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd318..

GPGPU-Sim PTX: cudaLaunch for 0x0x5640a8a77ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 22924
gpu_sim_insn = 12710760
gpu_ipc =     554.4739
gpu_tot_sim_cycle = 94129
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     540.1422
gpu_tot_issued_cta = 188
gpu_occupancy = 51.7936% 
gpu_tot_occupancy = 51.8151% 
max_total_param_size = 0
gpu_stall_dramfull = 170
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3838
partiton_level_parallism_total  =       0.3753
partiton_level_parallism_util =       1.3284
partiton_level_parallism_util_total  =       1.3155
L2_BW  =      33.4788 GB/Sec
L2_BW_total  =      32.7349 GB/Sec
gpu_total_sim_rate=677907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900148
	L1I_total_cache_misses = 2751
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1911, Reservation_fails = 27
	L1D_cache_core[1]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1806, Reservation_fails = 20
	L1D_cache_core[2]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1911, Reservation_fails = 10
	L1D_cache_core[3]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1806, Reservation_fails = 2
	L1D_cache_core[4]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1911, Reservation_fails = 2
	L1D_cache_core[5]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1806, Reservation_fails = 21
	L1D_cache_core[6]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1911, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1806, Reservation_fails = 44
	L1D_cache_core[8]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 4
	L1D_cache_core[9]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 9
	L1D_cache_core[12]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 16
	L1D_cache_core[14]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_total_cache_accesses = 62408
	L1D_total_cache_misses = 35192
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 27216
	L1D_total_cache_reservation_fails = 155
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 10528
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897397
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2751
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59720
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 123
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 33149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32504
gpgpu_n_mem_write_global = 2688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:173147	W0_Idle:61992	W0_Scoreboard:455189	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:872424	WS1:870220	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260032 {8:32504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 246528 {40:744,72:744,136:1200,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5200640 {40:130016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56256 {8:7032,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 556 
max_icnt2mem_latency = 99 
maxmrqlatency = 181 
max_icnt2sh_latency = 97 
averagemflatency = 238 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:27558 	18885 	18767 	16020 	12776 	5590 	3390 	484 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	89391 	47599 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102 	27 	6 	34732 	460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70989 	59453 	5799 	797 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	167 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8676     10335     11488     11207     12381     12263     13341     13832     14381     14694     15964     15575     16596     16732     17762     17566 
dram[1]:      8500     10323     11499     11228     12452     12371     13347     13832     14379     14712     15969     15572     16854     16690     17719     17587 
dram[2]:      8850     10322     11338     11307     12460     12379     13669     13834     14560     14713     15991     15585     16862     16672     17719     17556 
dram[3]:      8613     10272     11219     11297     12269     12360     13675     13533     14591     14391     16047     15716     16975     16682     17728     17557 
dram[4]:     10329     10272     11219     11310     12269     12391     13753     13529     14594     14385     15840     15738     16715     16688     17565     17566 
dram[5]:     10344     10280     11216     11488     12263     12469     13829     13543     14698     14379     15537     15756     16719     16687     17563     17568 
average row accesses per activate:
dram[0]: 25.081633 31.076923 27.209303 25.911112 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[1]: 24.600000 28.209303 25.260870 24.765957 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[2]: 25.604166 26.955555 23.795918 29.794872 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[3]: 25.500000 32.864864 28.536585 27.116280 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[4]: 29.512196 31.153847 29.948717 21.962265 140.000000 139.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[5]: 28.162790 31.282051 28.390244 27.023256 140.000000 139.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
average row locality = 103470/1566 = 66.072800
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        69        76        88        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        76        76        82        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1875
min_bank_accesses = 0!
chip skew: 314/312 = 1.01
average mf latency per bank:
dram[0]:       6449      5743      4496      4809    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5988      5780      4764      4853    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5705      5736      4885      4912    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5812      5757      4883      4863    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5837      5825      4806      4957    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5781      5816      4899      4909    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       508       431       358       469       520       436       444       294       329       292       304       315       294       339       306
dram[1]:        556       397       421       372       472       514       442       456       303       308       286       296       307       313       310       323
dram[2]:        489       475       417       373       486       541       442       451       295       307       306       332       297       316       310       310
dram[3]:        545       466       391       390       485       529       450       480       332       311       331       325       313       311       294       309
dram[4]:        534       485       349       386       460       508       441       466       318       322       341       325       304       303       297       307
dram[5]:        505       483       346       402       480       518       452       478       320       333       305       323       295       354       293       309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124247 n_nop=106301 n_act=277 n_pre=261 n_ref_event=94835709824592 n_req=17257 n_rd=17100 n_rd_L2_A=0 n_write=0 n_wr_bk=313 bw_util=0.2803
n_activity=60390 dram_eff=0.5767
bk0: 1194a 119948i bk1: 1174a 120327i bk2: 1126a 120243i bk3: 1126a 119977i bk4: 1120a 121194i bk5: 1120a 121033i bk6: 1024a 121473i bk7: 1024a 121340i bk8: 1024a 121824i bk9: 1024a 121686i bk10: 1024a 121846i bk11: 1024a 121955i bk12: 1024a 121876i bk13: 1024a 121920i bk14: 1024a 121900i bk15: 1024a 121812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984818
Row_Buffer_Locality_read = 0.988421
Row_Buffer_Locality_write = 0.592357
Bank_Level_Parallism = 1.373021
Bank_Level_Parallism_Col = 0.676796
Bank_Level_Parallism_Ready = 1.092672
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.280297 
total_CMD = 124247 
util_bw = 34826 
Wasted_Col = 11631 
Wasted_Row = 2263 
Idle = 75527 

BW Util Bottlenecks: 
RCDc_limit = 1824 
RCDWRc_limit = 320 
WTRc_limit = 227 
RTWc_limit = 517 
CCDLc_limit = 9675 
rwq = 0 
CCDLc_limit_alone = 9595 
WTRc_limit_alone = 217 
RTWc_limit_alone = 447 

Commands details: 
total_CMD = 124247 
n_nop = 106301 
Read = 17100 
Write = 0 
L2_Alloc = 0 
L2_WB = 313 
n_act = 277 
n_pre = 261 
n_ref = 94835709824592 
n_req = 17257 
total_req = 17413 

Dual Bus Interface Util: 
issued_total_row = 538 
issued_total_col = 17413 
Row_Bus_Util =  0.004330 
CoL_Bus_Util = 0.140148 
Either_Row_CoL_Bus_Util = 0.144438 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000279 
queue_avg = 2.042705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04271
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124247 n_nop=106290 n_act=287 n_pre=271 n_ref_event=0 n_req=17249 n_rd=17091 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.2802
n_activity=60752 dram_eff=0.573
bk0: 1192a 119710i bk1: 1175a 120143i bk2: 1120a 120276i bk3: 1124a 120017i bk4: 1120a 121172i bk5: 1120a 121025i bk6: 1024a 121499i bk7: 1024a 121414i bk8: 1024a 121822i bk9: 1024a 121834i bk10: 1024a 121907i bk11: 1024a 121880i bk12: 1024a 121840i bk13: 1024a 121914i bk14: 1024a 121911i bk15: 1024a 121890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984231
Row_Buffer_Locality_read = 0.988181
Row_Buffer_Locality_write = 0.556962
Bank_Level_Parallism = 1.372174
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.083343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.280168 
total_CMD = 124247 
util_bw = 34810 
Wasted_Col = 11854 
Wasted_Row = 2181 
Idle = 75402 

BW Util Bottlenecks: 
RCDc_limit = 1861 
RCDWRc_limit = 322 
WTRc_limit = 126 
RTWc_limit = 710 
CCDLc_limit = 9917 
rwq = 0 
CCDLc_limit_alone = 9827 
WTRc_limit_alone = 120 
RTWc_limit_alone = 626 

Commands details: 
total_CMD = 124247 
n_nop = 106290 
Read = 17091 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 287 
n_pre = 271 
n_ref = 0 
n_req = 17249 
total_req = 17405 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 17405 
Row_Bus_Util =  0.004491 
CoL_Bus_Util = 0.140084 
Either_Row_CoL_Bus_Util = 0.144527 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000334 
queue_avg = 2.085869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124247 n_nop=106297 n_act=283 n_pre=267 n_ref_event=0 n_req=17250 n_rd=17094 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2802
n_activity=60324 dram_eff=0.5771
bk0: 1191a 119785i bk1: 1175a 119981i bk2: 1126a 120188i bk3: 1122a 120438i bk4: 1120a 121140i bk5: 1120a 121125i bk6: 1024a 121524i bk7: 1024a 121459i bk8: 1024a 121755i bk9: 1024a 121596i bk10: 1024a 121839i bk11: 1024a 121798i bk12: 1024a 121789i bk13: 1024a 121810i bk14: 1024a 121891i bk15: 1024a 121735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984522
Row_Buffer_Locality_read = 0.988358
Row_Buffer_Locality_write = 0.564103
Bank_Level_Parallism = 1.394847
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.095235
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.280184 
total_CMD = 124247 
util_bw = 34812 
Wasted_Col = 11458 
Wasted_Row = 2066 
Idle = 75911 

BW Util Bottlenecks: 
RCDc_limit = 1795 
RCDWRc_limit = 326 
WTRc_limit = 194 
RTWc_limit = 569 
CCDLc_limit = 9540 
rwq = 0 
CCDLc_limit_alone = 9452 
WTRc_limit_alone = 178 
RTWc_limit_alone = 497 

Commands details: 
total_CMD = 124247 
n_nop = 106297 
Read = 17094 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 283 
n_pre = 267 
n_ref = 0 
n_req = 17250 
total_req = 17406 

Dual Bus Interface Util: 
issued_total_row = 550 
issued_total_col = 17406 
Row_Bus_Util =  0.004427 
CoL_Bus_Util = 0.140092 
Either_Row_CoL_Bus_Util = 0.144470 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000334 
queue_avg = 2.044299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124247 n_nop=106312 n_act=271 n_pre=255 n_ref_event=0 n_req=17256 n_rd=17100 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2803
n_activity=59861 dram_eff=0.5817
bk0: 1186a 120015i bk1: 1178a 119987i bk2: 1130a 120161i bk3: 1126a 120243i bk4: 1120a 121144i bk5: 1120a 121152i bk6: 1024a 121551i bk7: 1024a 121573i bk8: 1024a 121631i bk9: 1024a 121633i bk10: 1024a 121822i bk11: 1024a 121784i bk12: 1024a 121769i bk13: 1024a 121891i bk14: 1024a 121941i bk15: 1024a 121738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985223
Row_Buffer_Locality_read = 0.988713
Row_Buffer_Locality_write = 0.602564
Bank_Level_Parallism = 1.398496
Bank_Level_Parallism_Col = 1.377618
Bank_Level_Parallism_Ready = 1.098870
write_to_read_ratio_blp_rw_average = 0.035118
GrpLevelPara = 1.355468 

BW Util details:
bwutil = 0.280280 
total_CMD = 124247 
util_bw = 34824 
Wasted_Col = 11299 
Wasted_Row = 1961 
Idle = 76163 

BW Util Bottlenecks: 
RCDc_limit = 1676 
RCDWRc_limit = 298 
WTRc_limit = 185 
RTWc_limit = 618 
CCDLc_limit = 9528 
rwq = 0 
CCDLc_limit_alone = 9453 
WTRc_limit_alone = 184 
RTWc_limit_alone = 544 

Commands details: 
total_CMD = 124247 
n_nop = 106312 
Read = 17100 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 17256 
total_req = 17412 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 17412 
Row_Bus_Util =  0.004234 
CoL_Bus_Util = 0.140140 
Either_Row_CoL_Bus_Util = 0.144350 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000167 
queue_avg = 2.117105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124247 n_nop=106336 n_act=274 n_pre=258 n_ref_event=4565658604079112714 n_req=17229 n_rd=17073 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2798
n_activity=59796 dram_eff=0.5815
bk0: 1172a 120233i bk1: 1177a 120131i bk2: 1128a 120324i bk3: 1124a 119873i bk4: 1120a 121114i bk5: 1112a 121117i bk6: 1024a 121524i bk7: 1024a 121500i bk8: 1024a 121713i bk9: 1024a 121624i bk10: 1024a 121748i bk11: 1024a 121802i bk12: 1024a 121936i bk13: 1024a 121856i bk14: 1024a 121991i bk15: 1024a 121902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985025
Row_Buffer_Locality_read = 0.988696
Row_Buffer_Locality_write = 0.583333
Bank_Level_Parallism = 1.381915
Bank_Level_Parallism_Col = 1.361104
Bank_Level_Parallism_Ready = 1.095241
write_to_read_ratio_blp_rw_average = 0.033637
GrpLevelPara = 1.336237 

BW Util details:
bwutil = 0.279846 
total_CMD = 124247 
util_bw = 34770 
Wasted_Col = 11492 
Wasted_Row = 2099 
Idle = 75886 

BW Util Bottlenecks: 
RCDc_limit = 1755 
RCDWRc_limit = 324 
WTRc_limit = 182 
RTWc_limit = 456 
CCDLc_limit = 9603 
rwq = 0 
CCDLc_limit_alone = 9551 
WTRc_limit_alone = 182 
RTWc_limit_alone = 404 

Commands details: 
total_CMD = 124247 
n_nop = 106336 
Read = 17073 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 274 
n_pre = 258 
n_ref = 4565658604079112714 
n_req = 17229 
total_req = 17385 

Dual Bus Interface Util: 
issued_total_row = 532 
issued_total_col = 17385 
Row_Bus_Util =  0.004282 
CoL_Bus_Util = 0.139923 
Either_Row_CoL_Bus_Util = 0.144156 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000335 
queue_avg = 2.038858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124247 n_nop=106347 n_act=268 n_pre=252 n_ref_event=0 n_req=17229 n_rd=17073 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2798
n_activity=60030 dram_eff=0.5792
bk0: 1173a 120048i bk1: 1182a 120081i bk2: 1124a 120344i bk3: 1122a 120098i bk4: 1120a 121151i bk5: 1112a 121154i bk6: 1024a 121394i bk7: 1024a 121459i bk8: 1024a 121633i bk9: 1024a 121700i bk10: 1024a 121804i bk11: 1024a 121756i bk12: 1024a 121876i bk13: 1024a 121772i bk14: 1024a 121870i bk15: 1024a 121909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985373
Row_Buffer_Locality_read = 0.988871
Row_Buffer_Locality_write = 0.602564
Bank_Level_Parallism = 1.389386
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.101069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.279846 
total_CMD = 124247 
util_bw = 34770 
Wasted_Col = 11619 
Wasted_Row = 1997 
Idle = 75861 

BW Util Bottlenecks: 
RCDc_limit = 1803 
RCDWRc_limit = 312 
WTRc_limit = 205 
RTWc_limit = 584 
CCDLc_limit = 9608 
rwq = 0 
CCDLc_limit_alone = 9533 
WTRc_limit_alone = 192 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 124247 
n_nop = 106347 
Read = 17073 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 268 
n_pre = 252 
n_ref = 0 
n_req = 17229 
total_req = 17385 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 17385 
Row_Bus_Util =  0.004185 
CoL_Bus_Util = 0.139923 
Either_Row_CoL_Bus_Util = 0.144068 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000279 
queue_avg = 2.105387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10539

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11592, Miss = 9136, Miss_rate = 0.788, Pending_hits = 916, Reservation_fails = 301
L2_cache_bank[1]: Access = 11406, Miss = 9097, Miss_rate = 0.798, Pending_hits = 1024, Reservation_fails = 4
L2_cache_bank[2]: Access = 11548, Miss = 9127, Miss_rate = 0.790, Pending_hits = 978, Reservation_fails = 158
L2_cache_bank[3]: Access = 11438, Miss = 9102, Miss_rate = 0.796, Pending_hits = 1004, Reservation_fails = 5
L2_cache_bank[4]: Access = 11552, Miss = 9131, Miss_rate = 0.790, Pending_hits = 819, Reservation_fails = 182
L2_cache_bank[5]: Access = 11422, Miss = 9097, Miss_rate = 0.796, Pending_hits = 942, Reservation_fails = 3
L2_cache_bank[6]: Access = 11548, Miss = 9124, Miss_rate = 0.790, Pending_hits = 952, Reservation_fails = 94
L2_cache_bank[7]: Access = 11396, Miss = 9101, Miss_rate = 0.799, Pending_hits = 968, Reservation_fails = 3
L2_cache_bank[8]: Access = 11412, Miss = 9105, Miss_rate = 0.798, Pending_hits = 1048, Reservation_fails = 3
L2_cache_bank[9]: Access = 11410, Miss = 9086, Miss_rate = 0.796, Pending_hits = 971, Reservation_fails = 5
L2_cache_bank[10]: Access = 11424, Miss = 9101, Miss_rate = 0.797, Pending_hits = 991, Reservation_fails = 4
L2_cache_bank[11]: Access = 11410, Miss = 9101, Miss_rate = 0.798, Pending_hits = 953, Reservation_fails = 3
L2_total_cache_accesses = 137558
L2_total_cache_misses = 109308
L2_total_cache_miss_rate = 0.7946
L2_total_cache_pending_hits = 11566
L2_total_cache_reservation_fails = 765
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77184
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5525
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 613
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 613
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=137558
icnt_total_pkts_simt_to_mem=39671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.51249
	minimum = 5
	maximum = 49
Network latency average = 6.43523
	minimum = 5
	maximum = 49
Slowest packet = 131808
Flit latency average = 6.37981
	minimum = 5
	maximum = 49
Slowest flit = 135066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0695697
	minimum = 0.0248648 (at node 0)
	maximum = 0.125153 (at node 15)
Accepted packet rate average = 0.0695697
	minimum = 0.031888 (at node 17)
	maximum = 0.127028 (at node 6)
Injected flit rate average = 0.0713242
	minimum = 0.0277438 (at node 1)
	maximum = 0.125153 (at node 15)
Accepted flit rate average= 0.0713242
	minimum = 0.0356831 (at node 22)
	maximum = 0.127028 (at node 6)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.67077 (4 samples)
	minimum = 5 (4 samples)
	maximum = 63.5 (4 samples)
Network latency average = 6.59282 (4 samples)
	minimum = 5 (4 samples)
	maximum = 63.5 (4 samples)
Flit latency average = 6.54135 (4 samples)
	minimum = 5 (4 samples)
	maximum = 63.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0681474 (4 samples)
	minimum = 0.024361 (4 samples)
	maximum = 0.12347 (4 samples)
Accepted packet rate average = 0.0681474 (4 samples)
	minimum = 0.0311165 (4 samples)
	maximum = 0.124337 (4 samples)
Injected flit rate average = 0.0698602 (4 samples)
	minimum = 0.0271715 (4 samples)
	maximum = 0.12347 (4 samples)
Accepted flit rate average = 0.0698602 (4 samples)
	minimum = 0.034843 (4 samples)
	maximum = 0.124337 (4 samples)
Injected packet size average = 1.02513 (4 samples)
Accepted packet size average = 1.02513 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 15 sec (75 sec)
gpgpu_simulation_rate = 677907 (inst/sec)
gpgpu_simulation_rate = 1255 (cycle/sec)
gpgpu_silicon_slowdown = 557768x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd27c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd270..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec78bd260..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd25c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec78bd318..

GPGPU-Sim PTX: cudaLaunch for 0x0x5640a8a77ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 22163
gpu_sim_insn = 12070574
gpu_ipc =     544.6273
gpu_tot_sim_cycle = 116292
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     540.9969
gpu_tot_issued_cta = 235
gpu_occupancy = 51.0260% 
gpu_tot_occupancy = 51.6657% 
max_total_param_size = 0
gpu_stall_dramfull = 170
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3752
partiton_level_parallism_total  =       0.3753
partiton_level_parallism_util =       1.3308
partiton_level_parallism_util_total  =       1.3184
L2_BW  =      32.6939 GB/Sec
L2_BW_total  =      32.7271 GB/Sec
gpu_total_sim_rate=669293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1113346
	L1I_total_cache_misses = 2751
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5335, Miss = 3004, Miss_rate = 0.563, Pending_hits = 2331, Reservation_fails = 27
	L1D_cache_core[1]: Access = 5124, Miss = 2898, Miss_rate = 0.566, Pending_hits = 2226, Reservation_fails = 20
	L1D_cache_core[2]: Access = 5337, Miss = 3006, Miss_rate = 0.563, Pending_hits = 2331, Reservation_fails = 10
	L1D_cache_core[3]: Access = 5060, Miss = 2897, Miss_rate = 0.573, Pending_hits = 2163, Reservation_fails = 2
	L1D_cache_core[4]: Access = 5273, Miss = 3005, Miss_rate = 0.570, Pending_hits = 2268, Reservation_fails = 2
	L1D_cache_core[5]: Access = 5060, Miss = 2897, Miss_rate = 0.573, Pending_hits = 2163, Reservation_fails = 21
	L1D_cache_core[6]: Access = 5337, Miss = 3006, Miss_rate = 0.563, Pending_hits = 2331, Reservation_fails = 2
	L1D_cache_core[7]: Access = 5124, Miss = 2898, Miss_rate = 0.566, Pending_hits = 2226, Reservation_fails = 44
	L1D_cache_core[8]: Access = 5272, Miss = 2959, Miss_rate = 0.561, Pending_hits = 2309, Reservation_fails = 4
	L1D_cache_core[9]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2184, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2107, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2107, Reservation_fails = 9
	L1D_cache_core[12]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2107, Reservation_fails = 2
	L1D_cache_core[13]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2184, Reservation_fails = 16
	L1D_cache_core[14]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2184, Reservation_fails = 0
	L1D_total_cache_accesses = 76733
	L1D_total_cache_misses = 43508
	L1D_total_cache_miss_rate = 0.5670
	L1D_total_cache_pending_hits = 33221
	L1D_total_cache_reservation_fails = 159
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 13160
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110595
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2751
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73387
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1113346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 36
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 123
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 39767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40162
gpgpu_n_mem_write_global = 3346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212470	W0_Idle:68556	W0_Scoreboard:564662	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:1079008	WS1:1076280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 321296 {8:40162,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 306704 {40:926,72:929,136:1491,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6425920 {40:160648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69984 {8:8748,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 556 
max_icnt2mem_latency = 99 
maxmrqlatency = 181 
max_icnt2sh_latency = 97 
averagemflatency = 237 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:34160 	23371 	23319 	19957 	15734 	6902 	3817 	484 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	111053 	58285 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102 	27 	6 	42961 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	87194 	73862 	7218 	1084 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8676     10335     11488     11207     12381     12263     13341     13832     14381     14694     15964     15575     16596     16732     17762     17566 
dram[1]:      8500     10323     11499     11228     12452     12371     13347     13832     14379     14712     15969     15572     16854     16690     17719     17587 
dram[2]:      8850     10322     11338     11307     12460     12379     13669     13834     14560     14713     15991     15585     16862     16672     17719     17556 
dram[3]:      8613     10272     11219     11297     12269     12360     13675     13533     14591     14391     16047     15716     16975     16682     17728     17557 
dram[4]:     10329     10272     11219     11310     12269     12391     13753     13529     14594     14385     15840     15738     16715     16688     17565     17566 
dram[5]:     10344     10280     11216     11488     12263     12469     13829     13543     14698     14379     15537     15756     16719     16687     17563     17568 
average row accesses per activate:
dram[0]: 26.912281 31.458334 31.688889 30.255320 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[1]: 26.413794 29.000000 29.541666 28.979591 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[2]: 27.357143 28.000000 27.882353 34.585365 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[3]: 27.672728 32.913044 33.162792 31.600000 130.399994 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[4]: 31.375000 30.280001 34.731709 25.818182 130.399994 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[5]: 29.000000 31.750000 33.023254 31.511110 130.399994 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
average row locality = 127744/1837 = 69.539467
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        90        92        88        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        92        82        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        92        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        92        96        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        92        96        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2088
min_bank_accesses = 0!
chip skew: 350/344 = 1.02
average mf latency per bank:
dram[0]:       6059      5890      5495      5912    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5865      5871      5828      5951    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5623      5869      5991      6003    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5943      5904      5996      5954    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5991      5673      5920      6075    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5876      5718      6013      6000    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       508       431       358       469       520       436       444       314       329       292       304       315       303       339       316
dram[1]:        556       397       421       372       472       514       442       456       303       324       289       306       307       313       310       323
dram[2]:        489       475       417       373       486       541       442       451       318       320       326       332       307       316       310       310
dram[3]:        545       466       391       390       485       529       450       480       332       324       331       325       317       311       294       309
dram[4]:        534       485       349       386       460       508       441       466       318       322       341       325       317       303       297       307
dram[5]:        505       483       346       402       480       518       452       478       320       333       305       323       300       354       308       322
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153501 n_nop=131396 n_act=322 n_pre=306 n_ref_event=94835709824592 n_req=21308 n_rd=21132 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.2799
n_activity=74283 dram_eff=0.5784
bk0: 1488a 148162i bk1: 1464a 148544i bk2: 1382a 148917i bk3: 1382a 148587i bk4: 1312a 150015i bk5: 1304a 149803i bk6: 1280a 150022i bk7: 1280a 149926i bk8: 1280a 150431i bk9: 1280a 150296i bk10: 1280a 150467i bk11: 1280a 150549i bk12: 1280a 150561i bk13: 1280a 150567i bk14: 1280a 150566i bk15: 1280a 150480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985592
Row_Buffer_Locality_read = 0.988785
Row_Buffer_Locality_write = 0.602273
Bank_Level_Parallism = 1.372936
Bank_Level_Parallism_Col = 0.676796
Bank_Level_Parallism_Ready = 1.088059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.279894 
total_CMD = 153501 
util_bw = 42964 
Wasted_Col = 14169 
Wasted_Row = 2602 
Idle = 93766 

BW Util Bottlenecks: 
RCDc_limit = 2124 
RCDWRc_limit = 354 
WTRc_limit = 239 
RTWc_limit = 644 
CCDLc_limit = 11981 
rwq = 0 
CCDLc_limit_alone = 11858 
WTRc_limit_alone = 229 
RTWc_limit_alone = 531 

Commands details: 
total_CMD = 153501 
n_nop = 131396 
Read = 21132 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 322 
n_pre = 306 
n_ref = 94835709824592 
n_req = 21308 
total_req = 21482 

Dual Bus Interface Util: 
issued_total_row = 628 
issued_total_col = 21482 
Row_Bus_Util =  0.004091 
CoL_Bus_Util = 0.139947 
Either_Row_CoL_Bus_Util = 0.144006 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000226 
queue_avg = 1.975251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153501 n_nop=131393 n_act=332 n_pre=316 n_ref_event=0 n_req=21294 n_rd=21118 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.2797
n_activity=74699 dram_eff=0.5748
bk0: 1484a 148031i bk1: 1462a 148501i bk2: 1376a 148907i bk3: 1380a 148575i bk4: 1312a 149971i bk5: 1304a 149720i bk6: 1280a 150113i bk7: 1280a 149938i bk8: 1280a 150461i bk9: 1280a 150426i bk10: 1280a 150536i bk11: 1280a 150525i bk12: 1280a 150553i bk13: 1280a 150590i bk14: 1280a 150594i bk15: 1280a 150540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985113
Row_Buffer_Locality_read = 0.988588
Row_Buffer_Locality_write = 0.568182
Bank_Level_Parallism = 1.366475
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.082325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.279712 
total_CMD = 153501 
util_bw = 42936 
Wasted_Col = 14515 
Wasted_Row = 2509 
Idle = 93541 

BW Util Bottlenecks: 
RCDc_limit = 2158 
RCDWRc_limit = 347 
WTRc_limit = 209 
RTWc_limit = 804 
CCDLc_limit = 12267 
rwq = 0 
CCDLc_limit_alone = 12140 
WTRc_limit_alone = 193 
RTWc_limit_alone = 693 

Commands details: 
total_CMD = 153501 
n_nop = 131393 
Read = 21118 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 21294 
total_req = 21468 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 21468 
Row_Bus_Util =  0.004221 
CoL_Bus_Util = 0.139856 
Either_Row_CoL_Bus_Util = 0.144025 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.000362 
queue_avg = 1.987381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153501 n_nop=131395 n_act=328 n_pre=312 n_ref_event=0 n_req=21300 n_rd=21126 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2798
n_activity=74076 dram_eff=0.5798
bk0: 1484a 147980i bk1: 1466a 148306i bk2: 1382a 148870i bk3: 1378a 149115i bk4: 1312a 149919i bk5: 1304a 149895i bk6: 1280a 150155i bk7: 1280a 150024i bk8: 1280a 150372i bk9: 1280a 150135i bk10: 1280a 150471i bk11: 1280a 150401i bk12: 1280a 150475i bk13: 1280a 150500i bk14: 1280a 150560i bk15: 1280a 150443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985352
Row_Buffer_Locality_read = 0.988734
Row_Buffer_Locality_write = 0.574713
Bank_Level_Parallism = 1.384827
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.087762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.279790 
total_CMD = 153501 
util_bw = 42948 
Wasted_Col = 14057 
Wasted_Row = 2389 
Idle = 94107 

BW Util Bottlenecks: 
RCDc_limit = 2098 
RCDWRc_limit = 362 
WTRc_limit = 235 
RTWc_limit = 686 
CCDLc_limit = 11825 
rwq = 0 
CCDLc_limit_alone = 11704 
WTRc_limit_alone = 213 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 153501 
n_nop = 131395 
Read = 21126 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 328 
n_pre = 312 
n_ref = 0 
n_req = 21300 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 640 
issued_total_col = 21474 
Row_Bus_Util =  0.004169 
CoL_Bus_Util = 0.139895 
Either_Row_CoL_Bus_Util = 0.144012 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.000362 
queue_avg = 1.971714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153501 n_nop=131428 n_act=315 n_pre=299 n_ref_event=0 n_req=21292 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.2797
n_activity=73507 dram_eff=0.584
bk0: 1476a 148309i bk1: 1468a 148278i bk2: 1386a 148860i bk3: 1382a 148895i bk4: 1304a 149974i bk5: 1304a 149950i bk6: 1280a 150161i bk7: 1280a 150110i bk8: 1280a 150203i bk9: 1280a 150142i bk10: 1280a 150389i bk11: 1280a 150336i bk12: 1280a 150430i bk13: 1280a 150496i bk14: 1280a 150649i bk15: 1280a 150401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985957
Row_Buffer_Locality_read = 0.989015
Row_Buffer_Locality_write = 0.610465
Bank_Level_Parallism = 1.394916
Bank_Level_Parallism_Col = 1.374438
Bank_Level_Parallism_Ready = 1.096136
write_to_read_ratio_blp_rw_average = 0.032438
GrpLevelPara = 1.350907 

BW Util details:
bwutil = 0.279659 
total_CMD = 153501 
util_bw = 42928 
Wasted_Col = 13828 
Wasted_Row = 2248 
Idle = 94497 

BW Util Bottlenecks: 
RCDc_limit = 1995 
RCDWRc_limit = 329 
WTRc_limit = 195 
RTWc_limit = 734 
CCDLc_limit = 11789 
rwq = 0 
CCDLc_limit_alone = 11679 
WTRc_limit_alone = 194 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 153501 
n_nop = 131428 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 315 
n_pre = 299 
n_ref = 0 
n_req = 21292 
total_req = 21464 

Dual Bus Interface Util: 
issued_total_row = 614 
issued_total_col = 21464 
Row_Bus_Util =  0.004000 
CoL_Bus_Util = 0.139830 
Either_Row_CoL_Bus_Util = 0.143797 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.000227 
queue_avg = 2.059498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153501 n_nop=131439 n_act=320 n_pre=304 n_ref_event=4565658604079112714 n_req=21272 n_rd=21098 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2794
n_activity=73358 dram_eff=0.5847
bk0: 1460a 148546i bk1: 1466a 148374i bk2: 1384a 148969i bk3: 1380a 148518i bk4: 1304a 149939i bk5: 1304a 149867i bk6: 1280a 150147i bk7: 1280a 150110i bk8: 1280a 150330i bk9: 1280a 150172i bk10: 1280a 150348i bk11: 1280a 150447i bk12: 1280a 150573i bk13: 1280a 150505i bk14: 1280a 150679i bk15: 1280a 150589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985709
Row_Buffer_Locality_read = 0.988956
Row_Buffer_Locality_write = 0.591954
Bank_Level_Parallism = 1.378119
Bank_Level_Parallism_Col = 1.357629
Bank_Level_Parallism_Ready = 1.088444
write_to_read_ratio_blp_rw_average = 0.031437
GrpLevelPara = 1.331923 

BW Util details:
bwutil = 0.279425 
total_CMD = 153501 
util_bw = 42892 
Wasted_Col = 13984 
Wasted_Row = 2409 
Idle = 94216 

BW Util Bottlenecks: 
RCDc_limit = 2052 
RCDWRc_limit = 356 
WTRc_limit = 196 
RTWc_limit = 541 
CCDLc_limit = 11850 
rwq = 0 
CCDLc_limit_alone = 11772 
WTRc_limit_alone = 196 
RTWc_limit_alone = 463 

Commands details: 
total_CMD = 153501 
n_nop = 131439 
Read = 21098 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 320 
n_pre = 304 
n_ref = 4565658604079112714 
n_req = 21272 
total_req = 21446 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 21446 
Row_Bus_Util =  0.004065 
CoL_Bus_Util = 0.139712 
Either_Row_CoL_Bus_Util = 0.143725 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.000363 
queue_avg = 1.984762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98476
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153501 n_nop=131445 n_act=314 n_pre=298 n_ref_event=0 n_req=21278 n_rd=21104 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2795
n_activity=73682 dram_eff=0.5823
bk0: 1462a 148290i bk1: 1476a 148373i bk2: 1380a 148946i bk3: 1378a 148701i bk4: 1304a 149940i bk5: 1304a 149935i bk6: 1280a 149944i bk7: 1280a 150067i bk8: 1280a 150254i bk9: 1280a 150253i bk10: 1280a 150405i bk11: 1280a 150393i bk12: 1280a 150496i bk13: 1280a 150472i bk14: 1280a 150488i bk15: 1280a 150512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985995
Row_Buffer_Locality_read = 0.989102
Row_Buffer_Locality_write = 0.609195
Bank_Level_Parallism = 1.389125
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.097181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.279503 
total_CMD = 153501 
util_bw = 42904 
Wasted_Col = 14130 
Wasted_Row = 2303 
Idle = 94164 

BW Util Bottlenecks: 
RCDc_limit = 2081 
RCDWRc_limit = 338 
WTRc_limit = 224 
RTWc_limit = 713 
CCDLc_limit = 11851 
rwq = 0 
CCDLc_limit_alone = 11746 
WTRc_limit_alone = 210 
RTWc_limit_alone = 622 

Commands details: 
total_CMD = 153501 
n_nop = 131445 
Read = 21104 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 314 
n_pre = 298 
n_ref = 0 
n_req = 21278 
total_req = 21452 

Dual Bus Interface Util: 
issued_total_row = 612 
issued_total_col = 21452 
Row_Bus_Util =  0.003987 
CoL_Bus_Util = 0.139752 
Either_Row_CoL_Bus_Util = 0.143686 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.000363 
queue_avg = 2.015687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14253, Miss = 11295, Miss_rate = 0.792, Pending_hits = 1089, Reservation_fails = 301
L2_cache_bank[1]: Access = 14121, Miss = 11242, Miss_rate = 0.796, Pending_hits = 1223, Reservation_fails = 4
L2_cache_bank[2]: Access = 14253, Miss = 11278, Miss_rate = 0.791, Pending_hits = 1204, Reservation_fails = 158
L2_cache_bank[3]: Access = 14127, Miss = 11247, Miss_rate = 0.796, Pending_hits = 1131, Reservation_fails = 5
L2_cache_bank[4]: Access = 14238, Miss = 11290, Miss_rate = 0.793, Pending_hits = 1002, Reservation_fails = 182
L2_cache_bank[5]: Access = 14130, Miss = 11243, Miss_rate = 0.796, Pending_hits = 1069, Reservation_fails = 3
L2_cache_bank[6]: Access = 14243, Miss = 11274, Miss_rate = 0.792, Pending_hits = 1154, Reservation_fails = 94
L2_cache_bank[7]: Access = 14096, Miss = 11247, Miss_rate = 0.798, Pending_hits = 1170, Reservation_fails = 3
L2_cache_bank[8]: Access = 14128, Miss = 11253, Miss_rate = 0.797, Pending_hits = 1297, Reservation_fails = 3
L2_cache_bank[9]: Access = 14093, Miss = 11245, Miss_rate = 0.798, Pending_hits = 1221, Reservation_fails = 5
L2_cache_bank[10]: Access = 14117, Miss = 11255, Miss_rate = 0.797, Pending_hits = 1128, Reservation_fails = 4
L2_cache_bank[11]: Access = 14107, Miss = 11254, Miss_rate = 0.798, Pending_hits = 1169, Reservation_fails = 3
L2_total_cache_accesses = 169906
L2_total_cache_misses = 135123
L2_total_cache_miss_rate = 0.7953
L2_total_cache_pending_hits = 13857
L2_total_cache_reservation_fails = 765
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95413
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6860
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 613
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 160648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8748
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 613
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=169906
icnt_total_pkts_simt_to_mem=49045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.866
	minimum = 5
	maximum = 80
Network latency average = 6.78701
	minimum = 5
	maximum = 80
Slowest packet = 174586
Flit latency average = 6.74054
	minimum = 5
	maximum = 80
Slowest flit = 178930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0679544
	minimum = 0.0243198 (at node 10)
	maximum = 0.122547 (at node 23)
Accepted packet rate average = 0.0679544
	minimum = 0.0310427 (at node 15)
	maximum = 0.119208 (at node 8)
Injected flit rate average = 0.0697225
	minimum = 0.0271173 (at node 11)
	maximum = 0.122547 (at node 23)
Accepted flit rate average= 0.0697225
	minimum = 0.0347877 (at node 15)
	maximum = 0.119208 (at node 8)
Injected packet length average = 1.02602
Accepted packet length average = 1.02602
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.70982 (5 samples)
	minimum = 5 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 6.63166 (5 samples)
	minimum = 5 (5 samples)
	maximum = 66.8 (5 samples)
Flit latency average = 6.58119 (5 samples)
	minimum = 5 (5 samples)
	maximum = 66.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0681088 (5 samples)
	minimum = 0.0243527 (5 samples)
	maximum = 0.123285 (5 samples)
Accepted packet rate average = 0.0681088 (5 samples)
	minimum = 0.0311017 (5 samples)
	maximum = 0.123311 (5 samples)
Injected flit rate average = 0.0698326 (5 samples)
	minimum = 0.0271606 (5 samples)
	maximum = 0.123285 (5 samples)
Accepted flit rate average = 0.0698326 (5 samples)
	minimum = 0.034832 (5 samples)
	maximum = 0.123311 (5 samples)
Injected packet size average = 1.02531 (5 samples)
Accepted packet size average = 1.02531 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 34 sec (94 sec)
gpgpu_simulation_rate = 669293 (inst/sec)
gpgpu_simulation_rate = 1237 (cycle/sec)
gpgpu_silicon_slowdown = 565885x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
