

================================================================
== Vivado HLS Report for 'inverse_top'
================================================================
* Date:           Sat Aug 15 11:40:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   78|  1365|   78|  1365|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_lup_fu_110          |lup          |   60|  657|   60|  657|   none  |
        |grp_Upper_inv_fu_120    |Upper_inv    |  159|  363|  159|  363|   none  |
        |grp_Lower_inv_fu_126    |Lower_inv    |   25|  304|   25|  304|   none  |
        |grp_matrix_mult_fu_132  |matrix_mult  |  295|  295|  295|  295|   none  |
        |grp_final_perm_fu_139   |final_perm   |   43|   43|   43|   43|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   15|   15|         5|          -|          -|     3|    no    |
        | + Loop 1.1  |    3|    3|         1|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     70|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    6508|  11825|    -|
|Memory           |        0|      -|     320|     25|    0|
|Multiplexer      |        -|      -|       -|    332|    -|
|Register         |        -|      -|     124|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    6952|  12252|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       6|     23|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------+-------------+---------+-------+------+------+-----+
    |grp_Lower_inv_fu_126    |Lower_inv    |        0|      5|  1293|  2159|    0|
    |grp_Upper_inv_fu_120    |Upper_inv    |        0|      5|  1325|  2330|    0|
    |grp_final_perm_fu_139   |final_perm   |        0|      0|    91|   565|    0|
    |grp_lup_fu_110          |lup          |        0|      5|  3351|  5850|    0|
    |grp_matrix_mult_fu_132  |matrix_mult  |        0|      5|   448|   921|    0|
    +------------------------+-------------+---------+-------+------+------+-----+
    |Total                   |             |        0|     20|  6508| 11825|    0|
    +------------------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |L_U       |inverse_top_L  |        0|  64|   5|    0|     9|   32|     1|          288|
    |U_U       |inverse_top_L  |        0|  64|   5|    0|     9|   32|     1|          288|
    |L_inv_U   |inverse_top_L  |        0|  64|   5|    0|     9|   32|     1|          288|
    |U_inv_U   |inverse_top_L  |        0|  64|   5|    0|     9|   32|     1|          288|
    |UL_inv_U  |inverse_top_L  |        0|  64|   5|    0|     9|   32|     1|          288|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |               |        0| 320|  25|    0|    45|  160|     5|         1440|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln247_fu_215_p2              |     +    |      0|  0|  15|           5|           5|
    |i_fu_171_p2                      |     +    |      0|  0|  10|           2|           1|
    |j_fu_205_p2                      |     +    |      0|  0|  10|           2|           1|
    |sub_ln247_fu_193_p2              |     -    |      0|  0|  15|           5|           5|
    |ap_block_state8_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln244_fu_165_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln246_fu_199_p2             |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  70|          20|          18|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_inv_address0               |  15|          3|    4|         12|
    |A_inv_ce0                    |  15|          3|    1|          3|
    |A_inv_d0                     |  15|          3|   32|         96|
    |A_inv_we0                    |  15|          3|    1|          3|
    |L_address0                   |  15|          3|    4|         12|
    |L_ce0                        |  15|          3|    1|          3|
    |L_inv_address0               |  15|          3|    4|         12|
    |L_inv_ce0                    |  15|          3|    1|          3|
    |L_inv_we0                    |   9|          2|    1|          2|
    |L_we0                        |   9|          2|    1|          2|
    |UL_inv_address0              |  15|          3|    4|         12|
    |UL_inv_ce0                   |  15|          3|    1|          3|
    |UL_inv_we0                   |   9|          2|    1|          2|
    |U_address0                   |  15|          3|    4|         12|
    |U_ce0                        |  15|          3|    1|          3|
    |U_inv_address0               |  15|          3|    4|         12|
    |U_inv_ce0                    |  15|          3|    1|          3|
    |U_inv_we0                    |   9|          2|    1|          2|
    |U_we0                        |   9|          2|    1|          2|
    |ap_NS_fsm                    |  50|         11|    1|         11|
    |ap_phi_mux_p_0_phi_fu_80_p4  |   9|          2|    1|          2|
    |i_0_reg_88                   |   9|          2|    2|          4|
    |j_0_reg_99                   |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 332|         69|   74|        220|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |P_0_reg_229                          |  32|   0|   32|          0|
    |P_1_reg_234                          |  32|   0|   32|          0|
    |P_2_reg_239                          |  32|   0|   32|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |grp_Lower_inv_fu_126_ap_start_reg    |   1|   0|    1|          0|
    |grp_Upper_inv_fu_120_ap_start_reg    |   1|   0|    1|          0|
    |grp_final_perm_fu_139_ap_start_reg   |   1|   0|    1|          0|
    |grp_lup_fu_110_ap_start_reg          |   1|   0|    1|          0|
    |grp_matrix_mult_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_88                           |   2|   0|    2|          0|
    |i_reg_247                            |   2|   0|    2|          0|
    |j_0_reg_99                           |   2|   0|    2|          0|
    |p_0_reg_76                           |   1|   0|    1|          0|
    |singular_reg_225                     |   1|   0|    1|          0|
    |sub_ln247_reg_252                    |   5|   0|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 124|   0|  124|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  inverse_top | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  inverse_top | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  inverse_top | return value |
|ap_done         | out |    1| ap_ctrl_hs |  inverse_top | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  inverse_top | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  inverse_top | return value |
|ap_return       | out |    1| ap_ctrl_hs |  inverse_top | return value |
|A_address0      | out |    4|  ap_memory |       A      |     array    |
|A_ce0           | out |    1|  ap_memory |       A      |     array    |
|A_q0            |  in |   32|  ap_memory |       A      |     array    |
|A_address1      | out |    4|  ap_memory |       A      |     array    |
|A_ce1           | out |    1|  ap_memory |       A      |     array    |
|A_we1           | out |    1|  ap_memory |       A      |     array    |
|A_d1            | out |   32|  ap_memory |       A      |     array    |
|A_q1            |  in |   32|  ap_memory |       A      |     array    |
|A_inv_address0  | out |    4|  ap_memory |     A_inv    |     array    |
|A_inv_ce0       | out |    1|  ap_memory |     A_inv    |     array    |
|A_inv_we0       | out |    1|  ap_memory |     A_inv    |     array    |
|A_inv_d0        | out |   32|  ap_memory |     A_inv    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

