<html><head><meta http-equiv="&#39;Content-Type&#39;" content="&#39;text/html;charset=utf-8&#39;" /><title>ECE-351-001: VERILOG AND FPGA DESIGN  (Spring 2021)</title></head><body><table cellpadding=0 cellspacing=0 border=0 width=100%><tr><td colspan=3>&nbsp;</td></tr><tr><td valign="top" width="100%"><font class="title"><strong>ECE-351-001: VERILOG AND FPGA DESIGN  (Spring 2021)</strong></font><br><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_syllabus_draft.pdf" />1. Syllabus (Last updated 25-Mar-2021)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_tentative_weekly_schedule_draft.pdf" />2. Tentative weekly scheduled (Last updated 25-Mar-2021)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week1_1_lecnotes.pdf" />3. Week1_1: (Course overview, Intro to SystemVerilog, RTL and gate-level models, FPGAs, ASICs, ASSPs, and SoCs)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week1_1_lecnotes_1up.pdf" />4. ece351sp21_week1_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week1_2_lecnotes.pdf" />5. Week1_2: (Technology overview, SystemVerilog language rules, Modules, ports, and hiearchy, Liternals, nets, vars - if time)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week1_2_lecnotes_1up.pdf" />6. ece351sp21_week1_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week2_1_lecnotes.pdf" />7. Week2_1: (Literals, nets, and vars, Simulating digital systems)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week2_1_lecnotes_1up.pdf" />8. ece351sp21_week2_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week2_2_lecnotes.pdf" />9. Week2_2: (Simulating w/ QuestaSim, In-class Exercise #1)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week2_2_lecnotes_1up.pdf" />10. ece351sp21_week2_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ripple_carry_counter.pdf" />11. ripple_carry_counter</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ripple_carry_counter_ex.sv" />12. ripple_carry_counter_ex</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp1_exercise1_starter_hdl.zip" />13. Exercise #1 - please download and unzip</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="test_results.txt" />14. test_results - QuestaSim transcript</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="QuestaÂ® SIM Tutorial.pdf" />15. Questa&#174; SIM Tutorial</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="UsingMentorQuestaAtPSU_R2_0.pdf" />16. UsingMentorQuestaAtPSU_R2_0</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week3_1_lecnotes.pdf" />17. Week3_1: ( Exercise #1 solution, Packed and unpacked arrays, Parameters)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week3_1_lecnotes_1up.pdf" />18. ece351sp21_week3_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week3_2_lecnotes.pdf" />19. Week3_2: (Parameters, SystemVerilog packages, User-defined types)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week3_2_lecnotes_1up.pdf" />20. ece351sp21_week3_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="typedef_struct_union_example_soln.pdf" />21. typedef_struct_union_example_soln</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week4_2_lecnotes.pdf" />22. Week4_2: (RTL expression operators-wrap-up, RTL programming statements)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week4_2_lecnotes_1up.pdf" />23. ece351sp21_week4_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week4_1_lecnotes.pdf" />24. Week4_1: (User defined types-wrap-up, RTL expression operators)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week4_1_lecnotes_1up.pdf" />25. ece351sp21_week4_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week5_1_lecnotes.pdf" />26. Week5_1(RTL programming statements-cont&#39;d, In-class Exercise #2)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week5_1_lecnotes_1up.pdf" />27. ece351sp21_week5_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_exercise2.zip" />28. ece351sp21_exercise2</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week5_2_lecnotes.pdf" />29. Week5_2: (Review Exercise #2 solution, RTL looping statements, Review HW #1 solution)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week5_2_lecnotes_1up.pdf" />30. ece351sp21_week5_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week6_1_lecnotes.pdf" />31. Week6_1: (Questions about HW #2, Looping constructs-wrap-up, Review for midterm exam, Modeling combinational logic)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week6_1_lecnotes_1up.pdf" />32. ece351sp21_week6_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="gray_code_cntr_mux.zip" />33. gray_code_cntr_mux</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week7_1_lecnotes.pdf" />34. Week7_1: (Blocking and non-blocking assigns-revisited, Modeling sequential logic - Counters)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week7_1_lecnotes_1up.pdf" />35. ece351sp21_week7_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="gray_code_cntr_mux.zip" />36. gray_code_cntr_mux</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week7_2_lecnotes.pdf" />37. Week7_2: (Modeling sequential logic-wrap-up, Avoiding unintended latches, FSM code writing exercise)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week7_2_lecnotes_1up.pdf" />38. ece351sp21_week7_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="seq_checker.sv" />39. seq_checker</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week8_1_lecnotes.pdf" />40. Week8_1: (SystemVerilog functions and tasks, Review Roy&#39;s midterm exam solution)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week8_1_lecnotes_1up.pdf" />41. ece351sp21_week8_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week8_2_lecnotes.pdf" />42. Week8_2: (Functions and tasks - wrap-up, Testbenches)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week8_2_lecnotes_1up.pdf" />43. ece351sp21_week8_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week9_1_lecnotes.pdf" />44. Week9_1: (Testbenches)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week9_1_lecnotes_1up.pdf" />45. ece351sp21_week9_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="Implicit FSM in a Testbench Program.pdf" />46. Implicit FSM in a Testbench Program</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="tri_pipe_h1.pdf" />47. tri_pipe_h1</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week9_2_lecnotes.pdf" />48. Week9_2: (Serial communication-wrap-up, FPGA overview, Introduction to Xilinx Vivado)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week9_2_lecnotes_1up.pdf" />49. ece351sp21_week9_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="baud_gen.sv" />50. baud_gen</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="uart_rx.sv" />51. uart_rx</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week10_1_lecnotes.pdf" />52. Week10_1: (Intro to FPGA&#39;s-wrap-up, Review HW #3 solution, Intro to Vivado, PmodSSD demo)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week10_1_lecnotes_1up.pdf" />53. ece351sp21_week10_1_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="pmodssd_demo.zip" />54. pmodssd_demo</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week10_2_lecnotes.pdf" />55. Week10_2: (Intro to Vivado - wrap-up, Review HW #4 solution, Final exam review)</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_week10_2_lecnotes_1up.pdf" />56. ece351sp21_week10_2_lecnotes_1up</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351s21_hw1_release_R1_0.zip" />57. ece351s21_hw1_release_R1_0</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp1_hw1a_r1.txt" />58. ece351sp1_hw1a_r1</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_hw4_release_r1_0.zip" />59. ece351sp21_hw2_release</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_hw3_release_r1_0.zip" />60. ece351sp21_hw3_release_r1_0</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="hw3_prob3_waveform.PNG" />61. hw3_prob3_waveform</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="hw3_prob3_test_results.txt" />62. hw3_prob3_test_results</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="ece351sp21_hw4_release_r1_2.zip" />63. ece351sp21_hw4_release_r1_2</a></p><p class='d2l' style=' margin-left: 40px'><a target="_blank" href="CummingsSNUG2000SJ_NBA.pdf" />64. CummingsSNUG2000SJ_NBA</a></p></td></tr></table></body></html>