// Seed: 1746752512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout id_15;
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_15;
  assign id_10 = "" == 1;
  assign id_5  = 1;
  logic id_16;
  always @(1 or posedge 1) id_12 = id_14 || id_2 || 1 || 1;
  logic id_17;
  type_21 id_18 (
      1 & 1,
      1,
      id_5,
      {1{id_10}},
      id_8
  );
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input id_2,
    inout id_3,
    output logic id_4
);
  logic id_16;
  assign id_8 = id_16;
  assign id_3 = (id_11 & 1'b0);
  logic id_17;
  logic id_18;
  assign id_12[1'b0] = 1;
  assign id_4 = 1'b0;
endmodule
