`begin_keywords "1800-2012"
module ixc_expEv ( so, s );
parameter w = 1 ;
output bit so ;
input wire logic [(w - 1) : 0] s ;
endmodule
`end_keywords
/**portGenericDumpBegin w so s portGenericDumpEnd**/
/**ParamPreferVectorBegin w ParamPreferVectorEnd**/
