lappend include_dir "../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/"
lappend include_dir "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/"
lappend include_dir "../../rtl/cores/"
lappend include_dir "../../rtl/chips/"
lappend include_dir "../../sim/verilog/"
lappend include_dir "../../rtl/imported_from_ultraembedded"
lappend verilog_files "../../rtl/cores/nanorv32_div.v"
lappend verilog_files "../../rtl/cores/nanorv32_ascii.v"
lappend verilog_files "../../rtl/cores/nanorv32_alu.v"
lappend verilog_files "../../rtl/cores/nanorv32_csr.v"
lappend verilog_files "../../rtl/cores/nanorv32_alumuldiv.v"
lappend verilog_files "../../rtl/cores/nanorv32_flow_ctrl.v"
lappend verilog_files "../../rtl/cores/nanorv32_prefetch.v"
lappend verilog_files "../../rtl/cores/nanorv32_regfile.v"
lappend verilog_files "../../rtl/cores/nanorv32_decoder.v"
lappend verilog_files "../../rtl/cores/nanorv32_urom.v"
lappend verilog_files "../../rtl/cores/nanorv32.v"
lappend verilog_files "../../rtl/cores/nanorv32_pil.v"
lappend verilog_files "../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v"
lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v"
lappend verilog_files "../../wisbone_2_ahb/src/ahbmas_wbslv_top.v"
lappend verilog_files "../../rtl/ips/bytewrite_ram_32bits.v"
lappend verilog_files "../../rtl/ips/cmsdk_ahb_ram.v"
lappend verilog_files "../../rtl/ips/ahb_to_ssram.v"
lappend verilog_files "../../rtl/ips/HastiBus.v"
lappend verilog_files "../../rtl/ips/HastiSlaveMux.v"
lappend verilog_files "../../rtl/ips/HastiXbar.v"
lappend verilog_files "../../rtl/ips/Ahbmli.v"
lappend verilog_files "../../rtl/ips/Apbbridge.v"
lappend verilog_files "../../rtl/ips/gpio_apb.v"
lappend verilog_files "../../rtl/imported_from_ultraembedded/uart.v"
lappend verilog_files "../../rtl/imported_from_ultraembedded/uart_periph.v"
lappend verilog_files "../../rtl/imported_from_ultraembedded/intr_periph.v"
lappend verilog_files "../../rtl/imported_from_ultraembedded/timer_periph.v"
lappend verilog_files "../../rtl/ips/uart_wrapper.v"
lappend verilog_files "../../rtl/ips/timer_wrapper.v"
lappend verilog_files "../../rtl/ips/nanorv32_intc.v"
lappend verilog_files "../../rtl/chips/nanorv32_irq_mapper.v"
lappend verilog_files "../../rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v"
lappend verilog_files "../../rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v"
lappend verilog_files "../../rtl/chips/nanorv32_clkgen_xilinx.v"
lappend verilog_files "../../rtl/chips/port_mux.v"
lappend verilog_files "../../rtl/ips/std_pad.v"
lappend verilog_files "../../rtl/chips/top_io.v"
lappend verilog_files "../../rtl/chips/nanorv32_simpleahb.v"
