#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 14 17:59:45 2019
# Process ID: 3784
# Current directory: D:/VerilogCode/Project_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 D:\VerilogCode\Project_Final\Project_Final.xpr
# Log file: D:/VerilogCode/Project_Final/vivado.log
# Journal file: D:/VerilogCode/Project_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerilogCode/Project_Final/Project_Final.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
open_bd_design {D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_0/TMDS]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/VerilogCode/Project_Final/Project_Final.runs/impl_1/design_1_wrapper.sysdef D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
file copy -force D:/VerilogCode/Project_Final/Project_Final.runs/impl_1/design_1_wrapper.sysdef D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
