
---------- Begin Simulation Statistics ----------
final_tick                                 6344195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883812                       # Number of bytes of host memory used
host_op_rate                                   132875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   147.08                       # Real time elapsed on the host
host_tick_rate                               43134151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006344                       # Number of seconds simulated
sim_ticks                                  6344195000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11628640                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7121888                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.268839                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.268839                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1057155                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   510424                       # number of floating regfile writes
system.cpu.idleCycles                          475393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               107233                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2205583                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.752753                       # Inst execution rate
system.cpu.iew.exec_refs                      4215191                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1629043                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  810074                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2737195                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                424                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6760                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1760655                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23758930                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2586148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            193443                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22239620                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6949                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                662740                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  99958                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                672309                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            887                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        61495                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          45738                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26886445                       # num instructions consuming a value
system.cpu.iew.wb_count                      22093754                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.597321                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16059840                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.741257                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22181578                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32375206                       # number of integer regfile reads
system.cpu.int_regfile_writes                17627995                       # number of integer regfile writes
system.cpu.ipc                               0.788122                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788122                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            405207      1.81%      1.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17298575     77.11%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57674      0.26%     79.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40456      0.18%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22629      0.10%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14822      0.07%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               152293      0.68%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   62      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68591      0.31%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93580      0.42%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7179      0.03%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2428250     10.82%     91.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1303635      5.81%     97.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          198473      0.88%     98.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         341368      1.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22433065                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  968971                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1885926                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       889949                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1290095                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      490556                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021868                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  400997     81.74%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13034      2.66%     84.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    321      0.07%     84.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   806      0.16%     84.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  173      0.04%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17295      3.53%     88.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17996      3.67%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23123      4.71%     96.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16805      3.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21549443                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55726984                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21203805                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26685256                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23754132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22433065                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4798                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4215581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             43228                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3815                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5339975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12212998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.836819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.416102                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6594636     54.00%     54.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              741203      6.07%     60.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              839903      6.88%     66.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              879307      7.20%     74.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              875107      7.17%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              759261      6.22%     87.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              830566      6.80%     94.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              450114      3.69%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              242901      1.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12212998                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.767999                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            113313                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           174993                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2737195                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1760655                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8815440                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12688391                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205661                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1262                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2691261                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2015760                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            100093                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1220118                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1185416                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.155849                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  210272                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          124822                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91724                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33098                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7579                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4043914                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             93331                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11648414                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.677762                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.673490                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6897825     59.22%     59.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1048092      9.00%     68.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          724156      6.22%     74.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          900311      7.73%     82.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          308650      2.65%     84.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          184869      1.59%     86.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          183376      1.57%     87.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          122350      1.05%     89.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1278785     10.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11648414                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1278785                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3421738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3421738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3441670                       # number of overall hits
system.cpu.dcache.overall_hits::total         3441670                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169369                       # number of overall misses
system.cpu.dcache.overall_misses::total        169369                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9594697495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9594697495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9594697495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9594697495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3590421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3590421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3611039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3611039                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56880.050124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56880.050124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56649.667265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56649.667265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       137775                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2698                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.065604                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46802                       # number of writebacks
system.cpu.dcache.writebacks::total             46802                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99345                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69712                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4267180995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4267180995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4277994995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4277994995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61541.737503                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61541.737503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61366.694328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61366.694328                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69192                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6932564500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6932564500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2175476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2175476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52578.778318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52578.778318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1647481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1647481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50517.631547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50517.631547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2662132995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2662132995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72277.720325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72277.720325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2619699995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2619699995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71330.937075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71330.937075                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19932                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19932                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          686                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          686                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20618                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20618                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033272                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033272                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          374                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          374                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10814000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10814000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018139                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018139                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28914.438503                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28914.438503                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.359083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3511382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.375617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.359083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7291782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7291782                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2307116                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6075282                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3373426                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                357216                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  99958                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1139982                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  8046                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               24938581                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 39220                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2585991                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1633372                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5415                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6678                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2764828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13351414                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2691261                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1487412                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9328699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  215682                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1260                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10180                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1895205                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 33004                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12212998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.128772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.253673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8044915     65.87%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   218798      1.79%     67.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   251020      2.06%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   252982      2.07%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   328634      2.69%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   285088      2.33%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   317647      2.60%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   238269      1.95%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2275645     18.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12212998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212104                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.052254                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1857485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1857485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1857485                       # number of overall hits
system.cpu.icache.overall_hits::total         1857485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        37718                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37718                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        37718                       # number of overall misses
system.cpu.icache.overall_misses::total         37718                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1083463498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1083463498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1083463498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1083463498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1895203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1895203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1895203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1895203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019902                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019902                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019902                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019902                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28725.369797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28725.369797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28725.369797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28725.369797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1402                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.235294                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33119                       # number of writebacks
system.cpu.icache.writebacks::total             33119                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4080                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4080                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4080                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4080                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33638                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33638                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33638                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33638                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    911120999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    911120999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    911120999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    911120999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017749                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017749                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017749                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017749                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27086.063351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27086.063351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27086.063351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27086.063351                       # average overall mshr miss latency
system.cpu.icache.replacements                  33119                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1857485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1857485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        37718                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37718                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1083463498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1083463498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1895203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1895203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28725.369797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28725.369797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4080                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4080                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    911120999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    911120999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27086.063351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27086.063351                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.800186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1891123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.219841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.800186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3824044                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3824044                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1896739                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2332                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      387813                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  527612                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1145                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 887                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 349829                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1082                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2015                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6344195000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  99958                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2487951                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1841482                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3321                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3525908                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4254378                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24482150                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24254                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 253506                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16759                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3919803                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28161050                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    60804488                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36342345                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1205023                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5738604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      94                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1688523                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33879864                       # The number of ROB reads
system.cpu.rob.writes                        47740966                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                26130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15906                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42036                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               26130                       # number of overall hits
system.l2.overall_hits::.cpu.data               15906                       # number of overall hits
system.l2.overall_hits::total                   42036                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53798                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61296                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7498                       # number of overall misses
system.l2.overall_misses::.cpu.data             53798                       # number of overall misses
system.l2.overall_misses::total                 61296                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    583539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4002207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4585746000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    583539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4002207000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4585746000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103332                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103332                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.222969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593195                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.222969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593195                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77825.953588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74393.230232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74813.136257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77825.953588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74393.230232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74813.136257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31885                       # number of writebacks
system.l2.writebacks::total                     31885                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61288                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61288                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    506287500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3452740250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3959027750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    506287500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3452740250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3959027750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.222731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.593117                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.222731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.593117                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67595.126836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64179.713930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64597.111180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67595.126836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64179.713930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64597.111180                       # average overall mshr miss latency
system.l2.replacements                          54346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46802                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46802                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46802                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46802                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32831                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32831                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32831                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32831                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1543                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35181                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72401.239305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72401.239305                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2187591250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2187591250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62181.042324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62181.042324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          26130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    583539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    583539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.222969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77825.953588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77825.953588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    506287500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    506287500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.222731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.222731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67595.126836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67595.126836                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1455059000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1455059000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.564494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78157.544180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78157.544180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1265149000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1265149000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.564494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67956.652522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67956.652522                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7955.096063                       # Cycle average of tags in use
system.l2.tags.total_refs                      205272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.282356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     216.188672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1170.656687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6568.250703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.142902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.801788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971081                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5557                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1704826                       # Number of tag accesses
system.l2.tags.data_accesses                  1704826                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000591511750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29957                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61288                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31885                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61288                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31885                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61288                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.587113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.924131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.164662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1937     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1549     79.85%     79.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      1.44%     81.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              303     15.62%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      2.37%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.62%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3922432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2040640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    618.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    321.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6317406000                       # Total gap between requests
system.mem_ctrls.avgGap                      67802.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       479360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3442496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2039680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 75558837.646068572998                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 542621404.291639804840                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 321503358.582136869431                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7490                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53798                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31885                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    259093250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1677460750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 146500243750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34591.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31180.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4594644.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       479360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3443072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3922432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       479360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       479360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2040640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2040640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53798                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61288                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     75558838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    542712196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        618271034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     75558838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     75558838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    321654678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       321654678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    321654678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     75558838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    542712196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       939925712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61279                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31870                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1820                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               787572750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306395000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1936554000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12852.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31602.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47481                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21840                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.190364                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.758213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.426277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10381     43.57%     43.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6196     26.00%     69.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2332      9.79%     79.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1142      4.79%     84.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          766      3.21%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          445      1.87%     89.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          335      1.41%     90.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          245      1.03%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1986      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3921856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2039680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              618.180242                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              321.503359                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90992160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48363480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      223831860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      86959980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2340997980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    464804160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3756266580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.079307                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1180121250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4952433750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79139760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42063780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213700200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79401420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 500316960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2232885510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    555846240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3703353870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   583.738972                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1415102000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4717453000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26107                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31885                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21208                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35181                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175669                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175669                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175669                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5963072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5963072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5963072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61288                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60480250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76610000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             66618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33119                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33638                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32980                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       100385                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                309001                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4271808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7456384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11728192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54356                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2041280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           157696                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102362                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156026     98.94%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1670      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             157696                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6344195000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          182751500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50483946                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104570479                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
