Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dds_carrier'...
Applying external generics to 'dds_carrier'...
Delivering associated files for 'dds_carrier'...
Generating implementation netlist for 'dds_carrier'...
INFO:sim - Pre-processing HDL files for 'dds_carrier'...
Running synthesis for 'dds_carrier'
Running ngcbuild...
Writing instantiation template for 'dds_carrier'...
Writing RTL behavioral simulation model for 'dds_carrier'...
Delivered 2 files into directory
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_ca
rrier
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: dds_carrier.xco
XMDF file found: dds_carrier_xmdf.tcl
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_ca
rrier.asy -view all -origin_type imported
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_ca
rrier.ngc -view all -origin_type created
Checking file
"/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_c
arrier.ngc" for project device match ...
File
"/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_c
arrier.ngc" device information matches project device.
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_ca
rrier.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dd
   s_carrier.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_ca
rrier.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dds_carrier"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dds_modulating'...
Applying external generics to 'dds_modulating'...
Delivering associated files for 'dds_modulating'...
Generating implementation netlist for 'dds_modulating'...
INFO:sim - Pre-processing HDL files for 'dds_modulating'...
Running synthesis for 'dds_modulating'
Running ngcbuild...
Writing instantiation template for 'dds_modulating'...
Writing RTL behavioral simulation model for 'dds_modulating'...
Delivered 2 files into directory
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_mo
dulating
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: dds_modulating.xco
XMDF file found: dds_modulating_xmdf.tcl
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_mo
dulating.asy -view all -origin_type imported
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_mo
dulating.ngc -view all -origin_type created
Checking file
"/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_m
odulating.ngc" for project device match ...
File
"/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_m
odulating.ngc" device information matches project device.
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_mo
dulating.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dd
   s_modulating.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/tmp/_cg/dds_mo
dulating.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dds_modulating"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
