

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Mon May 16 14:02:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|    6|    6|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 6, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.78>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init" [SPMV_CSR_src/accelerator/accelerator.cpp:38]   --->   Operation 29 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 30 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_1_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 31 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_2_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 32 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_3_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 33 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_4_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_4" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 34 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_5_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_5" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 35 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_6_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_6" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 36 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_7_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_7" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 37 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_8_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_8" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 38 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_9_load = load i32 %accelerate_float_float_int_bool_int_float_bool_storage_9" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 39 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_load = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 40 'load' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_11" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 41 'load' 'accelerate_float_float_int_bool_int_float_bool_storage' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_8 = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_12" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 42 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_9 = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_13" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 43 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_10 = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_14" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 44 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_11 = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 45 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16_load = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 46 'load' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_load = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 47 'load' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_load = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 48 'load' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_load = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 49 'load' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_load = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 50 'load' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_12 = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_21" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 51 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_13 = load i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_22" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 52 'load' 'accelerate_float_float_int_bool_int_float_bool_storage_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln6 = br i1 %init_read, void %_Z10initialisePfS_b.exit_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:6]   --->   Operation 53 'br' 'br_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%init_vector_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 54 'read' 'init_vector_0_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i32 %init_vector_0_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 55 'bitcast' 'bitcast_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9, i32 %accelerate_float_float_int_bool_int_float_bool_storage" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 56 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%init_vector_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 57 'read' 'init_vector_1_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln9_1 = bitcast i32 %init_vector_1_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 58 'bitcast' 'bitcast_ln9_1' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_1, i32 %accelerate_float_float_int_bool_int_float_bool_storage_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 59 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%init_vector_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 60 'read' 'init_vector_2_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln9_2 = bitcast i32 %init_vector_2_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 61 'bitcast' 'bitcast_ln9_2' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_2, i32 %accelerate_float_float_int_bool_int_float_bool_storage_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 62 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%init_vector_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 63 'read' 'init_vector_3_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln9_3 = bitcast i32 %init_vector_3_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 64 'bitcast' 'bitcast_ln9_3' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_3, i32 %accelerate_float_float_int_bool_int_float_bool_storage_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 65 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%init_vector_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 66 'read' 'init_vector_4_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln9_4 = bitcast i32 %init_vector_4_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 67 'bitcast' 'bitcast_ln9_4' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_4, i32 %accelerate_float_float_int_bool_int_float_bool_storage_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 68 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%init_vector_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 69 'read' 'init_vector_5_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln9_5 = bitcast i32 %init_vector_5_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 70 'bitcast' 'bitcast_ln9_5' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_5, i32 %accelerate_float_float_int_bool_int_float_bool_storage_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 71 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%init_vector_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 72 'read' 'init_vector_6_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln9_6 = bitcast i32 %init_vector_6_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 73 'bitcast' 'bitcast_ln9_6' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_6, i32 %accelerate_float_float_int_bool_int_float_bool_storage_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 74 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%init_vector_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 75 'read' 'init_vector_7_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln9_7 = bitcast i32 %init_vector_7_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 76 'bitcast' 'bitcast_ln9_7' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_7, i32 %accelerate_float_float_int_bool_int_float_bool_storage_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 77 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%init_vector_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 78 'read' 'init_vector_8_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln9_8 = bitcast i32 %init_vector_8_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 79 'bitcast' 'bitcast_ln9_8' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_8, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 80 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%init_vector_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 81 'read' 'init_vector_9_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln9_9 = bitcast i32 %init_vector_9_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 82 'bitcast' 'bitcast_ln9_9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_9, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 83 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%init_vector_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 84 'read' 'init_vector_10_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln9_10 = bitcast i32 %init_vector_10_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 85 'bitcast' 'bitcast_ln9_10' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_10, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 86 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%init_vector_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 87 'read' 'init_vector_11_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln9_11 = bitcast i32 %init_vector_11_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 88 'bitcast' 'bitcast_ln9_11' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_11, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 89 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%init_vector_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 90 'read' 'init_vector_12_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln9_12 = bitcast i32 %init_vector_12_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 91 'bitcast' 'bitcast_ln9_12' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_12, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 92 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%init_vector_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 93 'read' 'init_vector_13_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln9_13 = bitcast i32 %init_vector_13_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 94 'bitcast' 'bitcast_ln9_13' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_13, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 95 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%init_vector_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 96 'read' 'init_vector_14_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln9_14 = bitcast i32 %init_vector_14_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 97 'bitcast' 'bitcast_ln9_14' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_14, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 98 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%init_vector_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 99 'read' 'init_vector_15_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln9_15 = bitcast i32 %init_vector_15_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 100 'bitcast' 'bitcast_ln9_15' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_15, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 101 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%init_vector_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 102 'read' 'init_vector_16_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln9_16 = bitcast i32 %init_vector_16_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 103 'bitcast' 'bitcast_ln9_16' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_16, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 104 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%init_vector_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 105 'read' 'init_vector_17_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln9_17 = bitcast i32 %init_vector_17_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 106 'bitcast' 'bitcast_ln9_17' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_17, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 107 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%init_vector_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 108 'read' 'init_vector_18_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln9_18 = bitcast i32 %init_vector_18_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 109 'bitcast' 'bitcast_ln9_18' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_18, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 110 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%init_vector_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 111 'read' 'init_vector_19_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln9_19 = bitcast i32 %init_vector_19_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 112 'bitcast' 'bitcast_ln9_19' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_19, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 113 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%init_vector_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 114 'read' 'init_vector_20_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln9_20 = bitcast i32 %init_vector_20_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 115 'bitcast' 'bitcast_ln9_20' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_20, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 116 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%init_vector_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 117 'read' 'init_vector_21_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln9_21 = bitcast i32 %init_vector_21_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 118 'bitcast' 'bitcast_ln9_21' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_21, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 119 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%init_vector_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 120 'read' 'init_vector_22_read' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln9_22 = bitcast i32 %init_vector_22_read" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 121 'bitcast' 'bitcast_ln9_22' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_22, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 122 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%br_ln11 = br void %_Z10initialisePfS_b.exit_ifconv" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 123 'br' 'br_ln11' <Predicate = (init_read)> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_loc_0 = phi i32 %bitcast_ln9, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 124 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0 = phi i32 %bitcast_ln9_1, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_1_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 125 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0 = phi i32 %bitcast_ln9_2, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_2_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 126 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0 = phi i32 %bitcast_ln9_3, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_3_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 127 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0 = phi i32 %bitcast_ln9_4, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_4_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 128 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0 = phi i32 %bitcast_ln9_5, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_5_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 129 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0 = phi i32 %bitcast_ln9_6, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_6_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 130 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0 = phi i32 %bitcast_ln9_7, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_7_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 131 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0 = phi i32 %bitcast_ln9_8, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 132 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0 = phi i32 %bitcast_ln9_9, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 133 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0 = phi i32 %bitcast_ln9_10, void, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 134 'phi' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0 = phi i32 %bitcast_ln9_11, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 135 'phi' 'accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0 = phi i32 %bitcast_ln9_12, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 136 'phi' 'accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0 = phi i32 %bitcast_ln9_13, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 137 'phi' 'accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0 = phi i32 %bitcast_ln9_14, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_10, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 138 'phi' 'accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0 = phi i32 %bitcast_ln9_15, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_11, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 139 'phi' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%accelerate_float_float_int_bool_int_float_bool_storage_14 = phi i32 %bitcast_ln9_16, void, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 140 'phi' 'accelerate_float_float_int_bool_int_float_bool_storage_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0 = phi i32 %bitcast_ln9_17, void, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 141 'phi' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0 = phi i32 %bitcast_ln9_18, void, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 142 'phi' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0 = phi i32 %bitcast_ln9_19, void, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 143 'phi' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0 = phi i32 %bitcast_ln9_20, void, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_load, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 144 'phi' 'p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15 = phi i32 %bitcast_ln9_21, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_12, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 145 'phi' 'accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16 = phi i32 %bitcast_ln9_22, void, i32 %accelerate_float_float_int_bool_int_float_bool_storage_13, void %._crit_edge" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 146 'phi' 'accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_enables_0_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 147 'read' 'mult_enables_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%subrow_col_indices_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_0" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 148 'read' 'subrow_col_indices_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (3.20ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.23f32.i32, i32 %accelerate_float_float_int_bool_int_float_bool_storage_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_14, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16, i32 %subrow_col_indices_0_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 149 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mult_enables_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_1" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 150 'read' 'mult_enables_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%subrow_col_indices_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 151 'read' 'subrow_col_indices_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (3.20ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.23f32.i32, i32 %accelerate_float_float_int_bool_int_float_bool_storage_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_14, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16, i32 %subrow_col_indices_1_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 152 'mux' 'tmp_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mult_enables_2_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_2" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 153 'read' 'mult_enables_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%subrow_col_indices_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 154 'read' 'subrow_col_indices_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (3.20ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.23f32.i32, i32 %accelerate_float_float_int_bool_int_float_bool_storage_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_14, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16, i32 %subrow_col_indices_2_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 155 'mux' 'tmp_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mult_enables_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_3" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 156 'read' 'mult_enables_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%subrow_col_indices_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 157 'read' 'subrow_col_indices_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (3.20ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.23f32.i32, i32 %accelerate_float_float_int_bool_int_float_bool_storage_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0, i32 %accelerate_float_float_int_bool_int_float_bool_storage_14, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0, i32 %p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15, i32 %accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16, i32 %subrow_col_indices_3_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 158 'mux' 'tmp_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%subrow_vals_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_0" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 159 'read' 'subrow_vals_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %subrow_vals_0_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 160 'bitcast' 'bitcast_ln21' <Predicate = (mult_enables_0_read)> <Delay = 0.00>
ST_2 : Operation 161 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %bitcast_ln21, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 161 'fmul' 'mul_i' <Predicate = (mult_enables_0_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%subrow_vals_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 162 'read' 'subrow_vals_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %subrow_vals_1_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 163 'bitcast' 'bitcast_ln21_1' <Predicate = (mult_enables_1_read)> <Delay = 0.00>
ST_2 : Operation 164 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %bitcast_ln21_1, i32 %tmp_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 164 'fmul' 'mul_1_i' <Predicate = (mult_enables_1_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%subrow_vals_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 165 'read' 'subrow_vals_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %subrow_vals_2_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 166 'bitcast' 'bitcast_ln21_2' <Predicate = (mult_enables_2_read)> <Delay = 0.00>
ST_2 : Operation 167 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %bitcast_ln21_2, i32 %tmp_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 167 'fmul' 'mul_2_i' <Predicate = (mult_enables_2_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%subrow_vals_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 168 'read' 'subrow_vals_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %subrow_vals_3_read" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 169 'bitcast' 'bitcast_ln21_3' <Predicate = (mult_enables_3_read)> <Delay = 0.00>
ST_2 : Operation 170 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %bitcast_ln21_3, i32 %tmp_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 170 'fmul' 'mul_3_i' <Predicate = (mult_enables_3_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 171 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %bitcast_ln21, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 171 'fmul' 'mul_i' <Predicate = (mult_enables_0_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %bitcast_ln21_1, i32 %tmp_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 172 'fmul' 'mul_1_i' <Predicate = (mult_enables_1_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %bitcast_ln21_2, i32 %tmp_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 173 'fmul' 'mul_2_i' <Predicate = (mult_enables_2_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %bitcast_ln21_3, i32 %tmp_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 174 'fmul' 'mul_3_i' <Predicate = (mult_enables_3_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 175 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %bitcast_ln21, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 175 'fmul' 'mul_i' <Predicate = (mult_enables_0_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %bitcast_ln21_1, i32 %tmp_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 176 'fmul' 'mul_1_i' <Predicate = (mult_enables_1_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %bitcast_ln21_2, i32 %tmp_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 177 'fmul' 'mul_2_i' <Predicate = (mult_enables_2_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %bitcast_ln21_3, i32 %tmp_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 178 'fmul' 'mul_3_i' <Predicate = (mult_enables_3_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 179 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %bitcast_ln21, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 179 'fmul' 'mul_i' <Predicate = (mult_enables_0_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.69ns)   --->   "%x = select i1 %mult_enables_0_read, i32 %mul_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 180 'select' 'x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %bitcast_ln21_1, i32 %tmp_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 181 'fmul' 'mul_1_i' <Predicate = (mult_enables_1_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln20_1 = select i1 %mult_enables_1_read, i32 %mul_1_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 182 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %bitcast_ln21_2, i32 %tmp_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 183 'fmul' 'mul_2_i' <Predicate = (mult_enables_2_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.69ns)   --->   "%select_ln20_2 = select i1 %mult_enables_2_read, i32 %mul_2_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 184 'select' 'select_ln20_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %bitcast_ln21_3, i32 %tmp_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 185 'fmul' 'mul_3_i' <Predicate = (mult_enables_3_read)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln20_3 = select i1 %mult_enables_3_read, i32 %mul_3_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 186 'select' 'select_ln20_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 187 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 188 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_0"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_1"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_2"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_3"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_0"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_1"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_2"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_3"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_0"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_1"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_2"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_3"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_0"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_1"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_2"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_3"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_4"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_5"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_6"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_7"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_8"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_8, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_9"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_9, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_10"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_10, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_11"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_11, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_12"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_12, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_13"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_13, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_14"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_14, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_15"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_15, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_16"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_16, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_17"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_17, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_18"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_18, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_19"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_19, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_20"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_20, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_21"   --->   Operation 259 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_21, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_22"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_22, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init"   --->   Operation 263 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:38]   --->   Operation 265 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [5/5] (7.25ns)   --->   "%tmp1 = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 266 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [5/5] (7.25ns)   --->   "%tmp2 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 267 'fadd' 'tmp2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 268 [4/5] (7.25ns)   --->   "%tmp1 = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 268 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [4/5] (7.25ns)   --->   "%tmp2 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 269 'fadd' 'tmp2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 270 [3/5] (7.25ns)   --->   "%tmp1 = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 270 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [3/5] (7.25ns)   --->   "%tmp2 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 271 'fadd' 'tmp2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 272 [2/5] (7.25ns)   --->   "%tmp1 = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 272 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [2/5] (7.25ns)   --->   "%tmp2 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 273 'fadd' 'tmp2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 274 [1/5] (7.25ns)   --->   "%tmp1 = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 274 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/5] (7.25ns)   --->   "%tmp2 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 275 'fadd' 'tmp2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 276 [5/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp2, i32 %tmp1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 276 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 277 [4/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp2, i32 %tmp1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 277 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 278 [3/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp2, i32 %tmp1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 278 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 279 [2/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp2, i32 %tmp1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 279 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 280 [1/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp2, i32 %tmp1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 280 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.58>
ST_16 : Operation 281 [13/13] (1.58ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 281 'call' 'call_ln55' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 282 [12/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 282 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 283 [11/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 283 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 284 [10/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 284 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 285 [9/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 285 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 286 [8/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 286 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 287 [7/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 287 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 288 [6/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 288 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 289 [5/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 289 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 290 [4/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 290 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 291 [3/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 291 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 292 [2/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 292 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.70>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%specresourcelimit_ln16 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_0, void @empty_1, void @empty_1, void @empty_1" [SPMV_CSR_src/accelerator/accelerator.cpp:16]   --->   Operation 293 'specresourcelimit' 'specresourcelimit_ln16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%specresourcelimit_ln16 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty, void @empty_1, void @empty_1, void @empty_1" [SPMV_CSR_src/accelerator/accelerator.cpp:16]   --->   Operation 294 'specresourcelimit' 'specresourcelimit_ln16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 295 [1/13] (1.70ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 295 'call' 'call_ln55' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 296 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:56]   --->   Operation 296 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.79ns
The critical path consists of the following:
	wire read operation ('init_read', SPMV_CSR_src/accelerator/accelerator.cpp:38) on port 'init' (SPMV_CSR_src/accelerator/accelerator.cpp:38) [150]  (0 ns)
	multiplexor before 'phi' operation ('accelerate_float_float_int_bool_int_float_bool_storage_loc_0', SPMV_CSR_src/accelerator/accelerator.cpp:9) with incoming values : ('accelerate_float_float_int_bool_int_float_bool_storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:21) ('bitcast_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) [248]  (1.59 ns)
	'phi' operation ('accelerate_float_float_int_bool_int_float_bool_storage_loc_0', SPMV_CSR_src/accelerator/accelerator.cpp:9) with incoming values : ('accelerate_float_float_int_bool_int_float_bool_storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:21) ('bitcast_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) [248]  (0 ns)
	'mux' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:21) [277]  (3.2 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	wire read operation ('subrow_vals_0_read', SPMV_CSR_src/accelerator/accelerator.cpp:21) on port 'subrow_vals_0' (SPMV_CSR_src/accelerator/accelerator.cpp:21) [274]  (0 ns)
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [278]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [278]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [278]  (5.7 ns)

 <State 5>: 6.4ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [278]  (5.7 ns)
	'select' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:20) [279]  (0.698 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', SPMV_CSR_src/accelerator/accelerator.cpp:32) [301]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', SPMV_CSR_src/accelerator/accelerator.cpp:32) [301]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', SPMV_CSR_src/accelerator/accelerator.cpp:32) [301]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', SPMV_CSR_src/accelerator/accelerator.cpp:32) [301]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', SPMV_CSR_src/accelerator/accelerator.cpp:32) [301]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [303]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [303]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [303]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [303]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [303]  (7.26 ns)

 <State 16>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (1.59 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (7.26 ns)

 <State 28>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [304]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
