# System_Verilog
The way i am learning SystemVerilog.<br>
<h3>---------------------------------------<br>
Some References :- <a href="https://courses.engr.illinois.edu/ece411/fa2018/mp/SystemVerilog_3.1a.pdf" target="blank"><img align="center" src="https://www.lrmltd.com/images/lrm-logo-512.png" alt="ravirjn1" height="30" width="40" /></a> &emsp;
