### 1 🌐 Landscape: Where these concepts sit

```text
┌────────────┬───────────────────────────────────────────────────────────┐
│ HW view    │ cores ▸ registers ▸ privilege levels ▸ interrupts        │
│            │                                 ▲                         │
│            │                                 │ “hardware ↔ software”   │
│ SW view    │ user ↔ C std-lib ↔ sys-call ↔  kernel ↔ hypervisor        │
└────────────┴───────────────────────────────────────────────────────────┘
```

> _Goal of this chapter_: understand **how hardware distinguishes “who may touch what”** and the control-flow machinery the OS uses to mediate that access.

---

### 2 ⚙️ Modern Multicore Chip (recap in one diagram)

```text
           ┌──────────────────────── Chip Package ────────────────────────┐
           │ 4–64 green “cores” (each has 8-32 HW registers)              │
           │ ──────────────────────────────────────────────────────────── │
           │            Shared multi-level cache hierarchy               │
           │     L1d/L1i  →  private  ↘                                   │
           │     L2        →  private   ↘                                 │
           │     L3/L4     →  shared     ↘                                │
           │──────────────────────────────────────────────────────────────│
           │                Off-chip DRAM (“main memory”)                 │
           └──────────────────────────────────────────────────────────────┘
```

_Physical address space_ = set of addresses CPU can emit on the bus (single, flat); can be 48 bits even on 64-bit ISA.

---

### 3 📑 Register Taxonomy

|Class|Visible to user code?|Purpose|Typical x86-64 names|
|---|---|---|---|
|**General-Purpose (GPR)**|✅|integer arithmetic, pointers|RAX, RBX, RCX…|
|**Vector / FP**|✅|SIMD & FP math|XMM0-31, YMM0-31|
|**_Privileged_**|❌ unless CPL = 0|control CPU / devices|CR0–CR4, IA32_EFER, DR0-7, MSRs|
|• _Hidden_|partly|implicit state (FLAGS)||
|• _Control_|no|MMU enable bits, caching, power mgmt||
|• _Debug_|no|break-/watch-points||
|• _I/O-mapped_|no|talk to devices (e.g., PCI BAR, UART)||

#### 3.1 Why _extra_ privileged registers exist

Snapshot problem ➜ “hang camera from the ceiling” analogy:  
The kernel’s interrupt-prologue needs scratch registers **not clobbered** by user context → hardware provides _special_ save-areas or lets the kernel run with an extended register file.

```assembly
; x86-64 interrupt entry (simplified)
swapgs                 ; get kernel GS base
push   rax … r15       ; spill user GPRs
mov    rbx, cr3        ; read privileged register (active page-table)
```

---

### 4 🔐 Privilege Levels (rings) & CPL

```text
        privilege ↑
Ring 0  ────────┐   kernel / hypervisor (CPL=0)
Ring 1          │   (mostly unused on x86; used by some micro-kernels)
Ring 2          │
Ring 3  ────────┘   user applications (CPL=3)
        privilege ↓
```

_Lower ring number ⇒ **more** privilege._

CPU stores the _Current Privilege Level_ in segment selector bits (x86) or PC-mode bits (RISC-V `mstatus.mpp` etc.).  
Transition **toward lower privilege**: a _trap_ (interrupt, exception, `syscall`, `int n`).  
Transition **toward higher privilege**: `iretq`/`sysret`/`sret` ➜ hardware verifies target satisfies ring rules.

---

### 5 🛠️ Privileged vs Non-Privileged Instructions

|Attempted from CPL = 3|Hardware response|
|---|---|
|Access CR3|**#GP** (General-Protection fault) → kernel kills or emulates|
|`hlt`|#GP (cannot halt)|
|`rdtsc` (post-2006 x86)|Allowed – but may be virtualised|
|`mov eax, 0xF4` → out to port|#GP or VM-exit (dependent on IOPL & VMX)|
|“Silent” polymorphic op (rare)|**dangerous** for VMM authors|

> **Trap-and-emulate** model: privileged ops _must_ trap so a hypervisor can virtualise; polymorphic non-trapping ops (historical ISA baggage) are why x86 virtualisation required Intel VT-x/AMD-V hardware assist.

---

### 6 📟 Interrupts, Exceptions, System Calls (three entry paths)

```text
      ┌────────────── external event (NIC, keyboard…) ──────────────┐
      │                 raises *Interrupt*                          │
      │                                                             ▼
user  ◄────────────────────── context save  ◄───────────────────────┐
mode                kernel entry (IDT vector)                       │
      │                                                             │
      │           *Exception* (divide-by-0, #PF, #UD)               │
      │                                                             ▼
      │         *System Call*  (software-raised trap)               │
      └─────────────────────────────────────────────────────────────▶
```

#### 6.1 Control-flow skeleton (x86-64 Linux)

```assembly
; User wants write(fd, buf, len)
mov    rax, 1        ; SYS_write
mov    rdi, fd
mov    rsi, buf
mov    rdx, len
syscall              ; enters kernel, CPL→0, swaps GS, etc.

; kernel does VFS → driver → device
; return to user
```

#### 6.2 Exception demo - divide-by-zero

```c
int div0(int x) { return x / 0; }
```

CPU detects `DIV` with divisor 0 → raises `#DE` (vector 0). Kernel’s `do_divide_error()` kills process with SIGFPE.

#### 6.3 Lazy hardware emulation example

If CPU lacks `sqrtss`, kernel may handle `#UD` by **software emulation** rather than terminate ⇒ _exception != fatal_.

---

### 7 🔄 Context-Switch Anatomy (per CPU)

1. **Interrupt arrives** (or scheduler tick).
    
2. Save _volatile_ user state (all GPRs, FLAGS, segment bases) on per-CPU stack.
    
3. Update per-task struct:
    
    ```c
    task->rip = regs->rip;
    task->rsp = regs->rsp;
    task->fpu = fpu_state;
    ```
    
4. Choose `next_task` via scheduler (CFS in Linux).
    
5. Load `CR3` of `next_task` → switch address space.
    
6. Restore registers + `swapgs`; execute `iretq` → back to user at same `rip`.
    

**Latency targets**: 100 ns (bare metal) to ~1 µs (cloud-VM with nested virt).

---

### 8 📤 Signals (OS → process callback)

```text
Hardware (IRQ 1: mouse) ─► Kernel ISR ─► input-subsystem
      └─► wakes *X11/Wayland server* with SIGIO
                 userland handles paint()
```

_Asynchronous, initiated by kernel after IRQ is serviced._  
Linux keeps pending-signal bitmap inside `task_struct`; delivery happens when returning to user mode.

---

### 9 🏗️ Virtualisation & Rings

|Layer|Typical Ring|Mechanism|
|---|---|---|
|Type-0 hypervisor (Xen bare-metal)|0|Full HW control|
|Service OS / Dom0|1|paravirtual drivers|
|Guest kernels|0 **inside VM** but Ring 1/3 from host PoV|VT-x/AMD-V traps|
|Applications|3|normal|

**Key pain-point**: non-trapping _popf_ / _pushf_ variants pre-VT-x → “ring de-privileging” hacks.

---

### 10 🔒 Security Insights

- Ring separation blocks direct device access ➜ mitigates DMA attacks.
    
- Privileged registers hold secrets (kernel ASLR base, SMEP/SMAP bits).
    
- Spectre/Meltdown forced kernels to flush/segregate some privileged state on mode switch.
    

---

### 11 💡 Study Prompts / Further Reading

|Topic|Why it matters|Pointers|
|---|---|---|
|`sysenter` vs `syscall` vs `int 0x80`|performance & compatibility|Intel SDM vol 2, Linux `arch/x86/entry`|
|ARM Exception Levels (EL0-EL3)|compare with x86 rings|ARM ARM D5-3006|
|RISC-V privilege spec (`m`/`s`/`u` modes)|clean modern design|RISCV-priv-spec v1.12|
|KVM’s trap-and-emulate loop|real virtualisation code|`virt/kvm/*` in Linux|
|Interrupt latency benchmarking (`lat_irq` in rt-tests)|measure on your hardware|rt-tests repo|

---

### 12 📄 Cheat-Sheet (quick memory cues)

```text
IRQ  = hardware knocks → “Hey kernel!”
EXC  = CPU yells → “Something went wrong!”
SYS  = user whispers → “Kernel, please do X”
SIG  = kernel taps user → “FYI, X happened”
CPL 0|1|2|3 = privilege ring (0 is king)
CR3 = page-table root (switch ≈ context-switch)
```

---

### 13 📝 Practical Lab Ideas

1. **Patch Linux** to log every time a user process triggers #GP.
    
2. **Write bare-metal x86 stub** that executes `hlt` at CPL = 3, observe fault vector.
    
3. **Use `perf record -e exceptions`** while running `stress-ng --divzero` to visualise exception rate.
    
4. **KVM self-VM-exit counter**: instrument `kvm_exit_reason` to measure polymorphic ops frequency.
    

---

_(End of notes — drop a 🐧 if you’d like deeper dives or diagrams expanded!)_