ARM ISA2+dsb.st+ctrlisb+ctrlisb
"DSB.STdWW Rfe DpCtrlIsbdW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpCtrlIsbdW Rfe DpCtrlIsbdR Fre DSB.STdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=DSB.STdWW Rfe DpCtrlIsbdW Rfe DpCtrlIsbdR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 MOV R0,#1    | LDR R0,[%y1] | LDR R0,[%z2] ;
 STR R0,[%x0] | CMP R0,R0    | CMP R0,R0    ;
 DSB ST       | BNE LC00     | BNE LC01     ;
 MOV R1,#1    | LC00:        | LC01:        ;
 STR R1,[%y0] | ISB          | ISB          ;
              | MOV R1,#1    | LDR R1,[%x2] ;
              | STR R1,[%z1] |              ;
exists
(1:R0=1 /\ 2:R0=1 /\ 2:R1=0)
