

================================================================
== Vitis HLS Report for 'two_mm_stream_ikj_ikj'
================================================================
* Date:           Wed Jan 14 10:28:32 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   279771|   279771|  2.798 ms|  2.798 ms|  271426|  271426|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------+---------------+---------+---------+-----------+-----------+--------+--------+---------+
        |load_buf0_1_U0    |load_buf0_1    |     4170|     4170|  41.700 us|  41.700 us|    4170|    4170|       no|
        |load_buf1_1_U0    |load_buf1_1    |     4170|     4170|  41.700 us|  41.700 us|    4170|    4170|       no|
        |load_buf2_1_U0    |load_buf2_1    |     4170|     4170|  41.700 us|  41.700 us|    4170|    4170|       no|
        |mm1_stage_0_1_U0  |mm1_stage_0_1  |   271425|   271425|   2.714 ms|   2.714 ms|  271425|  271425|       no|
        |mm2_stage_0_1_U0  |mm2_stage_0_1  |   271425|   271425|   2.714 ms|   2.714 ms|  271425|  271425|       no|
        |entry_proc_U0     |entry_proc     |        0|        0|       0 ns|       0 ns|       0|       0|       no|
        |store_res3_1_U0   |store_res3_1   |     4169|     4169|  41.690 us|  41.690 us|    4169|    4169|       no|
        +------------------+---------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|      198|      134|    -|
|Instance             |      237|    10|    11874|    13855|    0|
|Memory               |       60|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      297|    10|    12079|    14049|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       22|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+------+------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U   |control_s_axi  |        0|   0|   316|   552|    0|
    |entry_proc_U0     |entry_proc     |        0|   0|    66|    20|    0|
    |gmem0_m_axi_U     |gmem0_m_axi    |       58|   0|  1415|  1585|    0|
    |gmem1_m_axi_U     |gmem1_m_axi    |       58|   0|  1415|  1585|    0|
    |gmem2_m_axi_U     |gmem2_m_axi    |       58|   0|  1415|  1585|    0|
    |gmem3_m_axi_U     |gmem3_m_axi    |       58|   0|  1415|  1585|    0|
    |load_buf0_1_U0    |load_buf0_1    |        0|   0|  1176|  1172|    0|
    |load_buf1_1_U0    |load_buf1_1    |        0|   0|  1176|  1172|    0|
    |load_buf2_1_U0    |load_buf2_1    |        0|   0|  1176|  1172|    0|
    |mm1_stage_0_1_U0  |mm1_stage_0_1  |        2|   5|   560|   835|    0|
    |mm2_stage_0_1_U0  |mm2_stage_0_1  |        3|   5|   585|   937|    0|
    |store_res3_1_U0   |store_res3_1   |        0|   0|  1159|  1655|    0|
    +------------------+---------------+---------+----+------+------+-----+
    |Total             |               |      237|  10| 11874| 13855|    0|
    +------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |buf0_U  |buf0   |       15|  0|   0|    0|  4096|   32|     1|       131072|
    |buf1_U  |buf0   |       15|  0|   0|    0|  4096|   32|     1|       131072|
    |buf2_U  |buf0   |       15|  0|   0|    0|  4096|   32|     1|       131072|
    |buf3_U  |buf0   |       15|  0|   0|    0|  4096|   32|     1|       131072|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |       |       60|  0|   0|    0| 16384|  128|     4|       524288|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |v56_c_channel_U  |        0|  99|   0|    -|     4|   64|      256|
    |v61_U            |        0|  99|   0|    -|     4|   32|      128|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 198|   0|    0|     8|   96|      384|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |load_buf0_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_buf1_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_buf2_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |mm1_stage_0_1_U0_ap_start        |       and|   0|  0|   2|           1|           1|
    |store_res3_1_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_buf0_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_buf1_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_buf2_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  24|          12|          12|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_load_buf0_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_buf1_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_buf2_1_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  36|          8|    4|          8|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                         |  1|   0|    1|          0|
    |ap_rst_reg_1                         |  1|   0|    1|          0|
    |ap_rst_reg_2                         |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_load_buf0_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_buf1_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_buf2_1_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  7|   0|    7|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  two_mm_stream_ikj_ikj|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  two_mm_stream_ikj_ikj|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  two_mm_stream_ikj_ikj|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|                  gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|                  gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|                  gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|  512|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|   64|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|  512|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|                  gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|                  gmem3|       pointer|
+-----------------------+-----+-----+---------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%v56_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v56"   --->   Operation 10 'read' 'v56_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%v55_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v55"   --->   Operation 11 'read' 'v55_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%v54_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v54"   --->   Operation 12 'read' 'v54_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%v53_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v53"   --->   Operation 13 'read' 'v53_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v61 = alloca i64 1" [kernel.cpp:157]   --->   Operation 14 'alloca' 'v61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%buf0 = alloca i64 1" [kernel.cpp:150]   --->   Operation 15 'alloca' 'buf0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%buf1 = alloca i64 1" [kernel.cpp:152]   --->   Operation 16 'alloca' 'buf1' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%buf2 = alloca i64 1" [kernel.cpp:154]   --->   Operation 17 'alloca' 'buf2' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%buf3 = alloca i64 1" [kernel.cpp:156]   --->   Operation 18 'alloca' 'buf3' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [2/2] (7.30ns)   --->   "%call_ln151 = call void @load_buf0.1, i512 %gmem0, i64 %v53_read, i32 %buf0" [kernel.cpp:151]   --->   Operation 19 'call' 'call_ln151' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [2/2] (7.30ns)   --->   "%call_ln153 = call void @load_buf1.1, i512 %gmem1, i64 %v54_read, i32 %buf1" [kernel.cpp:153]   --->   Operation 20 'call' 'call_ln153' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [2/2] (7.30ns)   --->   "%call_ln155 = call void @load_buf2.1, i512 %gmem2, i64 %v55_read, i32 %buf2" [kernel.cpp:155]   --->   Operation 21 'call' 'call_ln155' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln151 = call void @load_buf0.1, i512 %gmem0, i64 %v53_read, i32 %buf0" [kernel.cpp:151]   --->   Operation 22 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln153 = call void @load_buf1.1, i512 %gmem1, i64 %v54_read, i32 %buf1" [kernel.cpp:153]   --->   Operation 23 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln155 = call void @load_buf2.1, i512 %gmem2, i64 %v55_read, i32 %buf2" [kernel.cpp:155]   --->   Operation 24 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln159 = call void @mm1_stage_0.1, i32 %buf0, i32 %buf1, i32 %v61" [kernel.cpp:159]   --->   Operation 25 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln159 = call void @mm1_stage_0.1, i32 %buf0, i32 %buf1, i32 %v61" [kernel.cpp:159]   --->   Operation 26 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln160 = call void @mm2_stage_0.1, i32 %buf2, i32 %buf3, i32 %v61" [kernel.cpp:160]   --->   Operation 27 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln160 = call void @mm2_stage_0.1, i32 %buf2, i32 %buf3, i32 %v61" [kernel.cpp:160]   --->   Operation 28 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%v56_c_channel = call i64 @entry_proc, i64 %v56_read"   --->   Operation 29 'call' 'v56_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_8 : Operation 30 [2/2] (7.30ns)   --->   "%call_ln161 = call void @store_res3.1, i32 %buf3, i512 %gmem3, i64 %v56_c_channel" [kernel.cpp:161]   --->   Operation 30 'call' 'call_ln161' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24"   --->   Operation 31 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_27"   --->   Operation 32 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_18, i32 0, i32 0, void @empty_24, i32 64, i32 4096, void @empty_25, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_18, i32 0, i32 0, void @empty_24, i32 64, i32 4096, void @empty_6, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_18, i32 0, i32 0, void @empty_24, i32 64, i32 4096, void @empty_5, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem3, void @empty_18, i32 0, i32 0, void @empty_24, i32 64, i32 4096, void @empty_4, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem3"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v53, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v53, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v54, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_11, void @empty, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v54, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v55, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_11, void @empty_9, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v55, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v56, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_11, void @empty_29, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v56, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_11, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @v61_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %v61, i32 %v61"   --->   Operation 51 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v61, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln161 = call void @store_res3.1, i32 %buf3, i512 %gmem3, i64 %v56_c_channel" [kernel.cpp:161]   --->   Operation 53 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [kernel.cpp:162]   --->   Operation 54 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ v53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v56_read                 (read                ) [ 0011111110]
v55_read                 (read                ) [ 0011000000]
v54_read                 (read                ) [ 0011000000]
v53_read                 (read                ) [ 0011000000]
v61                      (alloca              ) [ 0011111111]
buf0                     (alloca              ) [ 0011110000]
buf1                     (alloca              ) [ 0011110000]
buf2                     (alloca              ) [ 0011111100]
buf3                     (alloca              ) [ 0011111111]
call_ln151               (call                ) [ 0000000000]
call_ln153               (call                ) [ 0000000000]
call_ln155               (call                ) [ 0000000000]
call_ln159               (call                ) [ 0000000000]
call_ln160               (call                ) [ 0000000000]
v56_c_channel            (call                ) [ 0000000001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty                    (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
call_ln161               (call                ) [ 0000000000]
ret_ln162                (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v53">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v53"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v54">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v54"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v55">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v55"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v56">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v56"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buf0.1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buf1.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buf2.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_res3.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v61_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="v61_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v61/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf0_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf2_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf3_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v56_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v56_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v55_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v55_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v54_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v54_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v53_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v53_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_load_buf0_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="512" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="1"/>
<pin id="146" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln151/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_load_buf1_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="512" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="1"/>
<pin id="154" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_load_buf2_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="512" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="1"/>
<pin id="162" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln155/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_mm1_stage_0_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="3" bw="32" slack="3"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_mm2_stage_0_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="3" bw="32" slack="5"/>
<pin id="178" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v56_c_channel_entry_proc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="7"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v56_c_channel/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_store_res3_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="512" slack="0"/>
<pin id="189" dir="0" index="3" bw="64" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/8 "/>
</bind>
</comp>

<comp id="194" class="1005" name="v56_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="7"/>
<pin id="196" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="v56_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="v55_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v55_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="v54_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v54_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="v53_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v53_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="v61_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="v61 "/>
</bind>
</comp>

<comp id="220" class="1005" name="v56_c_channel_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v56_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="185" pin=3"/></net>

<net id="197"><net_src comp="118" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="202"><net_src comp="124" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="207"><net_src comp="130" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="212"><net_src comp="136" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="217"><net_src comp="98" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="223"><net_src comp="180" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="185" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {8 9 }
 - Input state : 
	Port: two_mm_stream_ikj_ikj : gmem0 | {2 3 }
	Port: two_mm_stream_ikj_ikj : gmem1 | {2 3 }
	Port: two_mm_stream_ikj_ikj : gmem2 | {2 3 }
	Port: two_mm_stream_ikj_ikj : v53 | {1 }
	Port: two_mm_stream_ikj_ikj : v54 | {1 }
	Port: two_mm_stream_ikj_ikj : v55 | {1 }
	Port: two_mm_stream_ikj_ikj : v56 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		call_ln161 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_load_buf0_1_fu_142     |    0    |    0    |   0.46  |   2175  |   594   |    0    |
|          |      grp_load_buf1_1_fu_150     |    0    |    0    |   0.46  |   2175  |   594   |    0    |
|          |      grp_load_buf2_1_fu_158     |    0    |    0    |   0.46  |   2175  |   594   |    0    |
|   call   |     grp_mm1_stage_0_1_fu_166    |    2    |    5    |   2.76  |   568   |   554   |    0    |
|          |     grp_mm2_stage_0_1_fu_173    |    3    |    5    |   2.76  |   595   |   578   |    0    |
|          | v56_c_channel_entry_proc_fu_180 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     grp_store_res3_1_fu_185     |    0    |    0    |   1.38  |   2180  |   1076  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |       v56_read_read_fu_118      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |       v55_read_read_fu_124      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       v54_read_read_fu_130      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       v53_read_read_fu_136      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    5    |    10   |   8.28  |   9868  |   3990  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|buf0|   15   |    0   |    0   |    0   |
|buf1|   15   |    0   |    0   |    0   |
|buf2|   15   |    0   |    0   |    0   |
|buf3|   15   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   60   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   v53_read_reg_209  |   64   |
|   v54_read_reg_204  |   64   |
|   v55_read_reg_199  |   64   |
|v56_c_channel_reg_220|   64   |
|   v56_read_reg_194  |   64   |
|     v61_reg_214     |   32   |
+---------------------+--------+
|        Total        |   352  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_store_res3_1_fu_185 |  p3  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   128  ||   0.46  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    5   |   10   |    8   |  9868  |  3990  |    0   |
|   Memory  |   60   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   352  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   65   |   10   |    8   |  10220 |  3999  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
