<?xml version="1.0" encoding="utf-8"?><html><head><link rel="stylesheet" href="./assets/css/intelltr.css" /><link rel="stylesheet" href="./assets/css/styles.css" /></head><body><h1>PTL-H 2.3.1 - Platform Design Guideline</h1><h2>Revision History</h2><table><tr><th>External Rev</th><th>Internal Rev</th><th>Document</th><th>Description</th><th>Date</th><th>Owner</th></tr><tr><td /><td>1.9</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Added MRTS details</td><td>09/24/24 03:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Change M1 min. length requirements to 25.4mm</td><td>09/05/24 05:52 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>1.8</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Update min. requirements, remove M3 due to N/A</td><td>09/05/24 05:48 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>0.75</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated signal namelist</td><td>02/26/24 08:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated topology diagram, reference plane note and R1 recommendation.</td><td>10/25/23 08:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated R1 notes.</td><td>10/09/23 06:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated topology diagram.</td><td>10/09/23 06:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated CPU Buffer driver strength, R1 value and signal name notes</td><td>06/19/23 06:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>2.1</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.1</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:38 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:03 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Update MRTS</td><td>03/20/24 01:34 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Edit redundant info</td><td>02/19/24 06:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>fill missing info</td><td>11/30/23 09:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.0</td><td><a href="content.html#00D6B242-E6F1-48E0-80A4-7ADCCE9EE86F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Update RCOMP length typo </td><td>02/20/25 01:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#00D6B242-E6F1-48E0-80A4-7ADCCE9EE86F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Update RCOMP max length</td><td>02/29/24 01:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#00D6B242-E6F1-48E0-80A4-7ADCCE9EE86F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Category update</td><td>01/26/24 08:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#00D6B242-E6F1-48E0-80A4-7ADCCE9EE86F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>max len seg update</td><td>01/26/24 04:47 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#00D6B242-E6F1-48E0-80A4-7ADCCE9EE86F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Rcomp</td><td>06/16/23 08:39 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated MRTS details</td><td>09/26/24 08:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated MRTS details</td><td>09/25/24 04:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Separate Option1 and Option2 diagram, update M_cable notes, remove total max length notes and update length matching notes</td><td>09/25/24 04:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updating MRTS</td><td>08/20/24 06:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.8</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>test MRTS Rolo</td><td>08/20/24 05:55 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.5</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Added MRTS</td><td>07/04/24 04:57 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:09 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>updated CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:06 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>update doc # for CPU TX &amp; TX timing register configuration</td><td>12/20/23 08:16 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>update device buffer strength and resistor combination</td><td>10/16/23 12:36 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>updated R1 component placement from " 5 to 10mm from device" to "5 to 10mm after branch" and removed R2 wording</td><td>06/19/23 04:21 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Changed ohm to symbol</td><td>06/19/23 09:00 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated topology name, diagram and design notes for SoundWire Large System: 2-Load Star</td><td>06/16/23 11:24 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</a></td><td>USB3.2 Gen1x1 M.2 Topology material changed to None</td><td>07/23/24 09:39 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</a></td><td>update category</td><td>12/19/23 06:11 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Mainstream, Rx,Tx</a></td><td>update max length, segment, tline type</td><td>10/17/23 02:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>BI LENGTH UPDATED</td><td>02/09/24 01:33 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>BI LENGTH UPDATED</td><td>02/09/24 01:33 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>BO2 Length updated</td><td>02/09/24 01:25 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>BO2 Length updated</td><td>02/09/24 01:25 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>category update</td><td>01/25/24 06:43 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>category update</td><td>01/25/24 06:43 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>L5 CA Outer additon</td><td>01/25/24 06:34 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#02824E19-D5AD-417D-8C3D-EC04F6B5140F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</a></td><td>L5 CA Outer additon</td><td>01/25/24 06:34 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>SKU Naming updates</td><td>10/11/24 07:09 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:18 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>REV0.7</td><td>12/11/23 03:02 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>name change</td><td>06/16/23 06:33 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>name change</td><td>06/16/23 06:33 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>name change</td><td>06/16/23 06:33 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB)</a></td><td>name change</td><td>06/16/23 06:33 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.75</td><td><a href="content.html#0326A139-48B8-4CF3-BCA1-87FF6EEC485F" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:24 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0326A139-48B8-4CF3-BCA1-87FF6EEC485F" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>length change</td><td>06/17/23 05:54 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated MRTS details</td><td>09/25/24 06:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:50 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:44 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>updated CPU TX &amp; RX timing register configuration</td><td>03/16/24 02:59 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>update doc# for CPU TX &amp; RX timing register configuration</td><td>12/20/23 08:23 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>update min length requirement </td><td>10/16/23 05:27 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>update device buffer strength and resistor combination</td><td>10/16/23 02:39 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated resistor recommendation</td><td>06/20/23 03:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated port supported note</td><td>06/20/23 02:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Changed ohm to symbol</td><td>06/19/23 08:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Added spacing on minimum length note</td><td>06/19/23 08:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated title and diagram names</td><td>06/16/23 10:53 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Update topology title, diagram and design notes for SS 1-4 load daisy chain</td><td>06/16/23 10:46 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.2</td><td><a href="content.html#03C8F96D-B56A-4F38-82B0-70090BD1FDD2" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology - Segment Lengths</a></td><td>update Bo length</td><td>04/25/24 11:21 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.9</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Updated MRTS details</td><td>09/25/24 06:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:40 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:42 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>updated CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:05 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>update CPU buffer driver strength</td><td>12/20/23 08:46 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>removed R2 requirement</td><td>12/20/23 08:40 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>update doc # for CPU TX &amp; RX timing register configuration</td><td>12/20/23 08:22 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>include R2 in topology diagram and R2 value and update device buffer strength and resistor combination</td><td>10/16/23 02:45 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Changed ohm to symbol</td><td>06/20/23 02:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Removed R2 wording</td><td>06/19/23 04:14 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Added spacing minimum length info</td><td>06/19/23 08:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Updated Topology name, diagram and design notes for SoundWire Large System: 3-Load Cable Stick (Add-In Card) </td><td>06/16/23 11:56 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated the cable length topology freq list</td><td>10/16/24 04:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update total max length</td><td>02/08/24 07:21 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update M_cable segment length</td><td>02/08/24 07:18 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>remove 50MHz and 36MHz support from POR</td><td>02/05/24 08:03 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table</td><td>10/26/23 05:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>updated trace segment assumption</td><td>10/18/23 05:56 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated M_cable and duty cycle guideline table</td><td>06/19/23 06:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#0433DCE7-CB26-477C-8DE1-EF336E71A6C8" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology post channel max length updated to 33mm based on feedback from Tomer and Albert chang</td><td>11/16/24 02:40 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#0433DCE7-CB26-477C-8DE1-EF336E71A6C8" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology material changed to None</td><td>07/23/24 09:10 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0433DCE7-CB26-477C-8DE1-EF336E71A6C8" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.3</td><td><a href="content.html#04452100-CE14-4151-8743-5C85EC7F2522" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Rx,Tx</a></td><td>Added MS for BO</td><td>08/11/25 09:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#04452100-CE14-4151-8743-5C85EC7F2522" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Rx,Tx</a></td><td>CNVio2 - CNVio Device Down Topology material selection to None</td><td>07/22/24 08:07 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#04452100-CE14-4151-8743-5C85EC7F2522" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed Material to Mid loss to reflect stackup</td><td>11/24/23 05:58 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.4</td><td><a href="content.html#04452100-CE14-4151-8743-5C85EC7F2522" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Rx,Tx</a></td><td>setting CNVIo2 to BO SL only based on BOB and RSB. MR allow for SL and MS only.</td><td>08/14/23 05:15 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>1.9</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>add DSL to allow DSL IPDS simulations</td><td>10/15/24 05:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.9</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>add DSL to allow DSL IPDS simulations</td><td>10/15/24 05:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.5</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 M.2 Topology material change to None</td><td>07/23/24 09:00 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 M.2 Topology material change to None</td><td>07/23/24 09:00 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.0</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>formating</td><td>03/08/24 08:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>formating</td><td>03/08/24 08:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td> note for relaxation for T3 premium stackup</td><td>03/08/24 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td> note for relaxation for T3 premium stackup</td><td>03/08/24 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>removing note that this is applicable to some stackup. as now stackup option is available as pull-down option in PIER data set.</td><td>02/19/24 09:04 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>removing note that this is applicable to some stackup. as now stackup option is available as pull-down option in PIER data set.</td><td>02/19/24 09:04 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>length increased</td><td>02/05/24 02:01 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>length increased</td><td>02/05/24 02:01 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>aligning segment length to max length.</td><td>11/23/23 11:25 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>aligning segment length to max length.</td><td>11/23/23 11:25 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Removing EM355 laminate material based on PIF meeting</td><td>11/13/23 05:40 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Removing EM355 laminate material based on PIF meeting</td><td>11/13/23 05:40 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.4</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>length update for EM355 material.</td><td>08/04/23 04:02 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>length update for EM355 material.</td><td>08/04/23 04:02 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>adding M.2 topology</td><td>06/13/23 07:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#045BDA96-80E4-4587-966A-E9A4F76484C3" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Mainstream, Rx,Tx</a></td><td>adding M.2 topology</td><td>06/13/23 07:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#04A857A8-71C2-48A3-864A-A518151AF680" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology</a></td><td>Corrected topology diagram name</td><td>08/29/25 08:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#04A857A8-71C2-48A3-864A-A518151AF680" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology</a></td><td>Added new 1.5 Gsps topology for H404/H204</td><td>08/26/25 05:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#04A857A8-71C2-48A3-864A-A518151AF680" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology</a></td><td>Added new 1.5 Gsps topology for H404/H204</td><td>08/26/25 05:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#04A857A8-71C2-48A3-864A-A518151AF680" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology</a></td><td>Added new 1.5 Gsps topology for H404/H204</td><td>08/26/25 05:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Separate topology diagram for better illustration</td><td>09/25/24 09:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Added MRTS</td><td>09/06/24 06:25 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:14 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>update CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:14 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>update doc # for CPU TX &amp; RX timing register configuration</td><td>12/20/23 08:20 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>update R1 and R2 value and update device buffer strength and resistor combination</td><td>10/16/23 02:29 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Added spacing</td><td>06/20/23 02:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>removed R2 wording</td><td>06/19/23 04:26 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Changed ohm to symbol</td><td>06/19/23 09:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Changed sub-bullet numbering</td><td>06/19/23 09:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Added spacing on the R1, R2 and minimum length notes, updated tolerance symbols.</td><td>06/19/23 07:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Updated topology name, diagram and design notes for SoundWire Large System: 3 to 4-Load Dumbbell</td><td>06/16/23 11:40 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.2</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB3.2</a></td><td>Dual reference power rail requirements added for USB3.2 notes</td><td>06/26/25 05:16 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#0689BBCE-A30C-43FC-A993-870FFA98BB64" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology - Mainstream, Tx</a></td><td>eDP HBR3 MUX CTLE Topology material type changed to None</td><td>07/23/24 08:47 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0689BBCE-A30C-43FC-A993-870FFA98BB64" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology - Mainstream, Tx</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology material changed to None</td><td>07/23/24 09:37 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added </td><td>12/20/23 02:35 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Rx,Tx</a></td><td>Category changed to Main Stream </td><td>12/19/23 09:30 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.1</td><td><a href="content.html#0886105D-A20B-431F-A9B6-DA90AC2A7940" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</a></td><td>Updated Memory Power Plane Routing Guidelines contents</td><td>05/06/25 01:52 AM</td><td>Ng, Kim Tong</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Updated lengths - Increased M1 length</td><td>08/26/25 04:58 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#08DD202A-43FA-4CA0-8957-D78D49E1D448" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#09436665-AEC2-471A-A3D0-FA1109B34921" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Post channel material changed to None</td><td>07/23/24 09:18 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#09436665-AEC2-471A-A3D0-FA1109B34921" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Removed UFS Interface</td><td>05/08/24 08:05 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Updated typo error on Other EMC Component Selection table for UFS</td><td>02/08/24 06:16 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Updated CMC &amp; RC filter guideline for UFS 3.0</td><td>02/08/24 05:44 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Updated Components for Type-C Interface</td><td>12/13/23 06:38 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Updated Components for Type-C interface</td><td>12/13/23 05:58 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Updated Other Component Selection table</td><td>10/06/23 07:04 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#09633FF3-D074-421A-A97B-B999678E036C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Mainstream, Rx</a></td><td>CSI Main Link Up To 1.0 Gbps Topology material selection changed to None</td><td>07/22/24 08:17 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#09633FF3-D074-421A-A97B-B999678E036C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Mainstream, Rx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#0AB53ECF-D358-4E56-85A6-764492063AC5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Corrected 80MHz to 76.8MHz</td><td>12/18/24 05:09 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0AB53ECF-D358-4E56-85A6-764492063AC5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Added max length total notes</td><td>10/27/23 07:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0AB53ECF-D358-4E56-85A6-764492063AC5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Added 80MHz segment length table for 2-load G3 sharing with FET topology</td><td>10/26/23 02:22 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#0ACF5BE4-DFCD-4FFE-8485-7E49F4ADB8A3" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling</a></td><td>LPDDR5x VDD2H &amp; VDD2L pins merge to VDD2 in platform/board description note from PI decoupling removed</td><td>05/24/24 04:35 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#0AED488B-7AE3-442A-BB55-311164B7CD9E" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP DDC Topology - Mainstream, Tx</a></td><td>HDMI TCP DDC Topology material changed to none</td><td>07/23/24 08:51 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0AED488B-7AE3-442A-BB55-311164B7CD9E" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP DDC Topology - Mainstream, Tx</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>Change the CAMM name to LPCAMM2</td><td>05/21/24 12:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>Change the CAMM name to LPCAMM2</td><td>05/21/24 12:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>CAMM name change</td><td>02/29/24 02:19 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>CAMM name change</td><td>02/29/24 02:19 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>Added 64um dielectric requirement note under T3 10L 0.9mm stack-up</td><td>12/25/23 05:01 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>Added 64um dielectric requirement note under T3 10L 0.9mm stack-up</td><td>12/25/23 05:01 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>change to premium mid loss material from default standard loss</td><td>11/21/23 07:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>change to premium mid loss material from default standard loss</td><td>11/21/23 07:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>Updated T3 10L 0.8mm stack-up to reflect correct routing layer assignments and Tline type</td><td>10/28/23 10:45 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>Updated T3 10L 0.8mm stack-up to reflect correct routing layer assignments and Tline type</td><td>10/28/23 10:45 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>T3 10L 0.9mm stack-up updated to PTL layer thickness and material property</td><td>06/23/23 05:00 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>T3 10L 0.9mm stack-up updated to PTL layer thickness and material property</td><td>06/23/23 05:00 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>CAMM name additon </td><td>06/19/23 06:26 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>CAMM name additon </td><td>06/19/23 06:26 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>LP5 addition in name</td><td>06/17/23 06:00 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</a></td><td>LP5 addition in name</td><td>06/17/23 06:00 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0BD08E52-0760-4331-AF80-C3CD9921D9C4" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0BD08E52-0760-4331-AF80-C3CD9921D9C4" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</a></td><td>Updated segment length table</td><td>06/16/23 11:50 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:20 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</a></td><td>MRTS UPDATE</td><td>03/22/24 09:43 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</a></td><td>Updating the max number of vias according to latest schema</td><td>12/19/23 04:55 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</a></td><td>Adding TCP USB+DP Main Link with M.2 Modular Topology</td><td>10/26/23 08:41 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 08:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Updated R1, remove length matching between branches and remove min length info and updated in segment length section.</td><td>01/18/24 05:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Updated R1 notes</td><td>12/20/23 09:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Update buffer strength notes</td><td>10/27/23 07:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0D159F92-1440-4B07-BEE3-4F6618B18AE6" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 12:13 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 01:26 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Remove length matching between branches and remove min length info and updated in segment length section.</td><td>01/18/24 06:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Updated R1 notes</td><td>12/20/23 09:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Updated R3 notes and buffer strength header</td><td>10/27/23 07:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0D62C1B9-AA80-4C77-A665-FF2265A8C913" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 01:37 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</a></td><td>Corrected a minor typo in pull-up value</td><td>12/06/24 05:16 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:56 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#10AF85B9-DC8F-4C2A-A090-9222953D319F" target="contentwin">High Speed I/O - Type-C AUX - DP Hot Plug Detect Implementation</a></td><td>MRTS Placeholder for DP Hot Plug Detect</td><td>08/20/24 05:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>2.2</td><td><a href="content.html#10DC5904-A4AC-44EB-AEB8-C116B9E21298" target="contentwin">High Speed I/O - eDP</a></td><td>Updated reference plane </td><td>06/27/25 08:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.4</td><td><a href="content.html#10DC5904-A4AC-44EB-AEB8-C116B9E21298" target="contentwin">High Speed I/O - eDP</a></td><td>Comments for eDP TCP guidelines are updated</td><td>07/31/23 11:44 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#113FA166-BDCD-4376-9FE3-482E3C5FBC5D" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Mainstream, Rx,Tx</a></td><td> USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology material changed to None</td><td>07/23/24 09:44 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#113FA166-BDCD-4376-9FE3-482E3C5FBC5D" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 06:19 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#113FA166-BDCD-4376-9FE3-482E3C5FBC5D" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>MRTS UPDATE</td><td>03/22/24 10:08 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:32 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Max Via count added to support  latest Version</td><td>12/19/23 09:26 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.75</td><td><a href="content.html#12899D87-969F-4EE9-B824-18472E212BDF" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:15 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#12899D87-969F-4EE9-B824-18472E212BDF" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Max segment length update</td><td>01/26/24 04:54 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#12899D87-969F-4EE9-B824-18472E212BDF" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Inner Length update</td><td>06/16/23 10:46 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1329812C-3839-4BC5-936B-4B8024147D31" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Notes updated</td><td>07/25/24 03:14 PM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1329812C-3839-4BC5-936B-4B8024147D31" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>rename BI to BI1</td><td>03/13/24 06:44 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1329812C-3839-4BC5-936B-4B8024147D31" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Material type updated</td><td>02/29/24 09:47 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1329812C-3839-4BC5-936B-4B8024147D31" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Document moved</td><td>02/29/24 09:21 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#13B529E0-CCC7-47E9-9D15-90BE95DA754F" target="contentwin">High Speed I/O - Differential Clock - Differential Clock RCOMP</a></td><td>Remove CLK_I_RCOMP in the figure to match with the Rcomp table</td><td>02/16/24 08:51 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.75</td><td><a href="content.html#13B529E0-CCC7-47E9-9D15-90BE95DA754F" target="contentwin">High Speed I/O - Differential Clock - Differential Clock RCOMP</a></td><td>Remove the signal names of CLK_I_RCOMP to match with Rcomp table</td><td>02/16/24 08:44 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#13B529E0-CCC7-47E9-9D15-90BE95DA754F" target="contentwin">High Speed I/O - Differential Clock - Differential Clock RCOMP</a></td><td>GND shield 0.2mm</td><td>10/13/23 05:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#13B529E0-CCC7-47E9-9D15-90BE95DA754F" target="contentwin">High Speed I/O - Differential Clock - Differential Clock RCOMP</a></td><td>change GND shielding space from 150 to 100um</td><td>10/13/23 05:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#13B529E0-CCC7-47E9-9D15-90BE95DA754F" target="contentwin">High Speed I/O - Differential Clock - Differential Clock RCOMP</a></td><td>GND shielding width change from 100 to 200um</td><td>10/13/23 05:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#13B529E0-CCC7-47E9-9D15-90BE95DA754F" target="contentwin">High Speed I/O - Differential Clock - Differential Clock RCOMP</a></td><td>Update Parasitic capacitance from 1pf to 1.5pf</td><td>10/11/23 03:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9</td><td><a href="content.html#14842102-20A2-4DB5-9A0E-F56327882DD4" target="contentwin">Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology</a></td><td>Added MRTS details</td><td>09/25/24 07:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#14842102-20A2-4DB5-9A0E-F56327882DD4" target="contentwin">Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology</a></td><td>Added CPU buffer drive strength notes</td><td>06/16/23 06:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#15BDBB00-51E4-472C-8A7F-6E479999B9CE" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected cable lengths</td><td>08/26/25 09:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#161E3009-4490-4DC9-A9D5-358A4239B365" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology Post channel material changed to None</td><td>07/23/24 09:06 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#161E3009-4490-4DC9-A9D5-358A4239B365" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:23 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#172668BF-247A-4F4A-83F4-DC072658A610" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</a></td><td>Added "Intel" and "Software" on the title and also removed sentences to avoid confusion</td><td>06/06/24 05:30 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#172668BF-247A-4F4A-83F4-DC072658A610" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</a></td><td>Add RFIM recommendation</td><td>04/26/24 04:48 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>2.3</td><td><a href="content.html#17814499-D9B0-45D9-A23E-D690E3C26C40" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Rx,Tx</a></td><td>Added MS to BO</td><td>08/11/25 09:57 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#17814499-D9B0-45D9-A23E-D690E3C26C40" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Rx,Tx</a></td><td>CNVio M.2 Topology material selection changed to None</td><td>07/22/24 08:08 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#17814499-D9B0-45D9-A23E-D690E3C26C40" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.4</td><td><a href="content.html#17814499-D9B0-45D9-A23E-D690E3C26C40" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Rx,Tx</a></td><td>setting CNVIo2 to BO SL only based on BOB and RSB. MR allow for SL and MS only.</td><td>08/14/23 05:16 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>2.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</a></td><td>Deleted "The total length is still 15.2um" as repeat</td><td>05/14/24 02:56 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</a></td><td>Internal Validation only</td><td>05/07/24 10:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</a></td><td>Update MRTS</td><td>03/20/24 12:29 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology</a></td><td>fill missing info</td><td>11/30/23 10:01 AM</td><td>TAN, Stephen</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#17AEA0B2-E921-420B-9099-4DAF1498EF1E" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected cable lengths</td><td>08/26/25 09:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#17AEA0B2-E921-420B-9099-4DAF1498EF1E" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated lengths for mid loss</td><td>08/26/25 05:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated M2 segment length.</td><td>10/09/23 06:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#17FC82B8-22E6-4900-9282-77DAC270FC3A" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology - Pull-up and Pull-down Strength - I2C Fast Mode Plus (1 MHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:58 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</a></td><td>MRTS</td><td>03/21/24 09:23 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</a></td><td>update via count and note</td><td>12/19/23 06:17 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</a></td><td>add max via count</td><td>12/19/23 03:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>2.2</td><td><a href="content.html#19916A6E-548F-451D-865F-0E3AF7BD3690" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#19916A6E-548F-451D-865F-0E3AF7BD3690" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>MRTS UPDATE</td><td>03/22/24 10:26 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#19916A6E-548F-451D-865F-0E3AF7BD3690" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:25 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#19916A6E-548F-451D-865F-0E3AF7BD3690" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>via count added according to latest version</td><td>12/19/23 09:00 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.75</td><td><a href="content.html#19E84E38-04EE-4E37-BA72-C1E45DDA5718" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M4, M5 and M6 segment, max length info and min length info.</td><td>01/18/24 06:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#19E84E38-04EE-4E37-BA72-C1E45DDA5718" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length table to match diagram</td><td>10/26/23 12:14 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1A066304-62EB-4E0F-B475-CFCBD97B70DB" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 05:04 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Updated MRTS details</td><td>09/25/24 06:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Added MRTS</td><td>09/06/24 07:38 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:40 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>updated CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:02 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>update CPU buffer driver strength</td><td>12/20/23 08:46 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>removed R2 requirement</td><td>12/20/23 08:34 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>update doc # for CPU TX and RX timing register configuration</td><td>12/20/23 08:21 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>update device buffer strength and resistor combination</td><td>10/16/23 02:32 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Changed ohm to symbol</td><td>06/19/23 08:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Changed tolerance symbol</td><td>06/19/23 08:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Updated topology name, diagram and design notes for SoundWire Large System: 1 to 4-Load Daisy Chain</td><td>06/16/23 11:49 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>BI LENGTH UPDATED</td><td>02/09/24 01:41 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>BI LENGTH UPDATED</td><td>02/09/24 01:41 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>BO2 Length updated</td><td>02/09/24 01:26 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>BO2 Length updated</td><td>02/09/24 01:26 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>L5 CLK Inner Addition</td><td>01/25/24 06:35 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1A5A87BC-E056-4507-A4E9-87D4F041C62C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</a></td><td>L5 CLK Inner Addition</td><td>01/25/24 06:35 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#1AF0DD13-A726-4047-9A67-39385063D86E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#1AF0DD13-A726-4047-9A67-39385063D86E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</a></td><td>Added MRTS</td><td>09/06/24 02:01 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1AF0DD13-A726-4047-9A67-39385063D86E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</a></td><td>Updated R1, R2, R3 and R4 values</td><td>03/20/24 07:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1AF0DD13-A726-4047-9A67-39385063D86E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1AF0DD13-A726-4047-9A67-39385063D86E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</a></td><td>Updated drive strength header</td><td>10/27/23 09:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1AF0DD13-A726-4047-9A67-39385063D86E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 03:36 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1B5962F6-716E-4F90-8A96-D2522D7A875E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated M1 and M2 segment length to reflect latest topology diagram</td><td>10/26/23 02:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology pre channel material changed to None</td><td>07/23/24 09:10 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>12/07/23 08:54 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Add PML length</td><td>12/07/23 04:26 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>add PML length</td><td>12/07/23 04:26 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>12/07/23 04:15 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typoi</td><td>12/07/23 04:14 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Updated Pre channel length</td><td>10/27/23 09:38 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:35 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:35 AM</td><td>Chew, Li Wern</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>updated topology diag and notes</td><td>03/25/25 01:02 PM</td><td>C S, Supritha Rao</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>added note for ac cap value</td><td>03/20/25 06:41 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.0</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>UPDATED TOPOL DIAG</td><td>03/14/25 11:10 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>updated topology diag and notes</td><td>10/03/24 09:54 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>updated the topology diag</td><td>10/03/24 09:43 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.8</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>adding MRTS to TCP AUX with Retimer Topology</td><td>08/20/24 03:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>updated ESD guidelines</td><td>07/22/24 06:50 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>updated topology name</td><td>07/19/24 05:11 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1C031889-1737-469F-A3A5-29D350B6F855" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology</a></td><td>updated name</td><td>07/19/24 04:36 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1C4DBE2C-4171-4A7B-A71D-57DAD350EA93" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Post channel material changed to None</td><td>07/23/24 09:19 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1C4DBE2C-4171-4A7B-A71D-57DAD350EA93" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CA5B357-F21D-404C-A227-ED85C631A0DC" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SDA</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:50 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1E832F16-6492-4C21-A456-4BE0B7375577" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated segment length info to reflect latest topology diagram</td><td>10/25/23 06:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#1EAB029C-867E-4555-9A2C-06E751C4C3E5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M4 and M5 segment, min length and max length info and notes</td><td>01/18/24 05:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1EAB029C-867E-4555-9A2C-06E751C4C3E5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M1 value</td><td>10/27/23 02:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1EAB029C-867E-4555-9A2C-06E751C4C3E5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update segment length table name</td><td>10/26/23 10:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1EAB029C-867E-4555-9A2C-06E751C4C3E5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated segment length to match topology diagram.</td><td>10/26/23 05:41 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS details</td><td>09/26/24 08:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>MRTS changes</td><td>07/04/24 04:24 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>07/04/24 04:22 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:07 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>updated CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:03 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>updated topology diagram by remove R1</td><td>12/20/23 08:45 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>update document # for CPU TX &amp; RX register configuration </td><td>12/20/23 08:12 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>update min length requirement and device buffer strength and resistor combination</td><td>10/16/23 12:30 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Changed ohm to symbol</td><td>06/20/23 02:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>removed R2 wording</td><td>06/19/23 04:10 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated Topology Name, diagram and design notes for SoundWire Large System 1-Load</td><td>06/16/23 11:07 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1F07A279-3334-489D-8959-872027998894" target="contentwin">Low Speed I/O - FORCEPR# - FORCEPR# Topology</a></td><td>Renamed PROCHOT# to FORCEPR#</td><td>06/16/23 09:48 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9</td><td><a href="content.html#1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB)</a></td><td>new SKU naming</td><td>10/09/24 09:41 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:17 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:57 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB)</a></td><td>REV0.7</td><td>12/11/23 02:10 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#204C8196-71F0-4E34-B358-5013D9D66555" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB)</a></td><td>0.7</td><td>12/20/23 04:29 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#204C8196-71F0-4E34-B358-5013D9D66555" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB)</a></td><td>0.7</td><td>12/20/23 04:25 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#204C8196-71F0-4E34-B358-5013D9D66555" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB)</a></td><td>0.7</td><td>12/20/23 04:21 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#204C8196-71F0-4E34-B358-5013D9D66555" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB)</a></td><td>0.7</td><td>12/20/23 04:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.75</td><td><a href="content.html#20ED6214-1E69-43D2-9AAF-8CE0AD52E0C3" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min and max length info and notes, and updated M4, M5 and M6 segment length.</td><td>01/19/24 03:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#20ED6214-1E69-43D2-9AAF-8CE0AD52E0C3" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update segment length according to topology diagram</td><td>10/26/23 03:03 PM</td><td>Yong, Wai Ning</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#2116ADAB-E6E0-4821-9B10-CB8F65581F4F" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology</a></td><td>Updated topology name for 404/204</td><td>08/26/25 08:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#2116ADAB-E6E0-4821-9B10-CB8F65581F4F" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology</a></td><td>Updated topology name for 404/204</td><td>08/26/25 08:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#23245BB4-D03E-48E8-831C-4329466CC815" target="contentwin">High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx</a></td><td>Type-C USB - Gen2x1 Type-A Redriver Topology material changed to None</td><td>07/23/24 09:26 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#23245BB4-D03E-48E8-831C-4329466CC815" target="contentwin">High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#23269C96-0ADD-4D91-B939-E72D23C791D0" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_RSP signal</a></td><td>Separate out segment length for dedicated signals</td><td>05/09/24 03:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#24292568-4C1A-46F0-B8EF-81F8804AEEA4" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI TCP Re-driver 12G Topology pre channel material changed to None</td><td>07/23/24 08:51 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#24292568-4C1A-46F0-B8EF-81F8804AEEA4" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI TCP Re-driver 12G Topology pre channel material changed to None</td><td>07/23/24 08:51 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#24292568-4C1A-46F0-B8EF-81F8804AEEA4" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>Pre-channel length guidelines is provided</td><td>05/07/24 07:26 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#24292568-4C1A-46F0-B8EF-81F8804AEEA4" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>Pre-channel length guidelines is provided</td><td>05/07/24 07:26 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated topology diag</td><td>03/25/25 12:56 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated topology diagram</td><td>03/10/25 11:13 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated topology diag</td><td>03/10/25 11:11 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated topology diag</td><td>03/10/25 06:36 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.0</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated topology diag</td><td>03/10/25 06:29 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated topology diag</td><td>11/19/24 10:06 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>added Gothic Bridge. one with integrated PD controller</td><td>11/19/24 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.8</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>Adding MRTS for TCP AUX Retimer Topology</td><td>08/19/24 09:49 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated ESD GUIDELINES</td><td>07/22/24 06:49 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated diagram</td><td>07/19/24 05:10 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>Updated name </td><td>07/18/24 06:30 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>updated retimer guidelines</td><td>07/18/24 06:17 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#252ECFF4-D619-4EC6-A487-BEE7915F05BF" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology</a></td><td>Updated ESD gulidelines</td><td>07/03/24 06:45 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.0</td><td><a href="content.html#265D03BE-011E-4669-9F86-74DBF0C987B2" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Thin PCB, Rx,Tx, Pre-Channel</a></td><td>Changed category to thin PCB</td><td>02/19/25 02:28 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>Updated typo</td><td>07/19/24 10:59 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>CAMM name change</td><td>05/28/24 11:50 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>MPTS Addition</td><td>05/28/24 11:48 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>MRTS for Signal</td><td>05/28/24 10:05 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>Adding a notes about CAMM connector</td><td>05/22/24 03:44 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>Change the CAMM name to LPCAMM2</td><td>05/21/24 12:23 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>Image updated</td><td>05/07/24 05:59 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>0.9mm Stckup addition</td><td>03/08/24 04:26 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>CAMM Name change</td><td>02/29/24 02:18 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>comments in notes updated</td><td>02/26/24 03:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>Added CAMM topology Diagram</td><td>02/19/24 06:20 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>Number of Via in new format</td><td>11/21/23 01:34 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2683787A-ABE5-43C3-B165-D357C5C78D0E" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3</a></td><td>LPCAMM sheet addition</td><td>06/15/23 06:04 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen2 M.2 Topology material change to None</td><td>07/23/24 08:55 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Updated "VCCCORE" to "VCC_CORE"</td><td>02/20/24 04:15 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Updated RF Decoupling Capacitor Guideline for DLVR diagram</td><td>10/17/23 07:09 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Updated example of RF cap placement for DLVR power plane diagram</td><td>10/16/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Updated naming of DLVR power plane</td><td>10/09/23 06:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Updated DLVR RF Decoupling Cap Diagram</td><td>06/19/23 06:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Update DLVR RFI Mitigation Diagram</td><td>06/16/23 07:12 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#282850FF-2C90-49C9-8A58-22DC24C8FFE2" target="contentwin">Low Speed I/O - FORCEPR# - FORCEPR# Topology - Segment Lengths</a></td><td>Removed BO and M2 row from Segment Lengths table and added the details in note section.</td><td>02/02/24 05:06 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#282850FF-2C90-49C9-8A58-22DC24C8FFE2" target="contentwin">Low Speed I/O - FORCEPR# - FORCEPR# Topology - Segment Lengths</a></td><td>Renamed PROCHOT# to FORCEPR#</td><td>06/16/23 09:58 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>USB3.2 Gen1x1 Internal Cable Topology material changed to None</td><td>07/23/24 09:39 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 05:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>update max length, segment and tline type</td><td>10/17/23 02:36 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.5</td><td><a href="content.html#287D0CC5-510D-4A22-A17F-8D7AC2802245" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology</a></td><td>adding mrts</td><td>07/10/24 11:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#287D0CC5-510D-4A22-A17F-8D7AC2802245" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology</a></td><td>Updated the Via based on PIER Schema</td><td>12/19/23 05:15 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>1.5</td><td><a href="content.html#28A4AFF2-3280-43FD-B180-85C892887C22" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</a></td><td>Notes updated</td><td>07/25/24 05:17 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#28A4AFF2-3280-43FD-B180-85C892887C22" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</a></td><td>Lengths and Notes updated</td><td>07/25/24 03:09 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#28A4AFF2-3280-43FD-B180-85C892887C22" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</a></td><td>Material type updated</td><td>02/29/24 09:46 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#28A4AFF2-3280-43FD-B180-85C892887C22" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</a></td><td>BI LENGTH UPDATED</td><td>02/29/24 09:36 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#28A4AFF2-3280-43FD-B180-85C892887C22" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</a></td><td>Document moved</td><td>02/29/24 09:18 AM</td><td>Yogita</td></tr><tr><td /><td>1.9</td><td><a href="content.html#2A1B61E9-8B7D-4EA5-8D19-CA17933F7417" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB)</a></td><td>Change 15W to H404</td><td>10/11/24 06:41 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2A1B61E9-8B7D-4EA5-8D19-CA17933F7417" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:21 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2A1B61E9-8B7D-4EA5-8D19-CA17933F7417" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:42 AM</td><td>Krishnan, Nalini</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Material classification</td><td>03/25/25 08:26 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>CNVio3 M.2 Topology material selection changed to None</td><td>07/22/24 08:13 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>CNVio3 M.2 Topology material selection changed to None</td><td>07/22/24 08:13 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Maximum Route length detail</td><td>10/18/23 03:17 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Maximum Route length detail</td><td>10/18/23 03:17 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added the Maximum Route Length</td><td>10/18/23 03:14 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added the Maximum Route Length</td><td>10/18/23 03:14 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed the Routed length as TBD</td><td>06/16/23 09:08 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed the Routed length as TBD</td><td>06/16/23 09:08 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.8</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Updated Reference Documents list</td><td>09/03/24 07:25 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Remove irrelevant reference document</td><td>06/17/24 01:19 PM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Update document number and name</td><td>06/07/24 04:08 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Added 2 documents (RFIM related), rearrange the sequence based on the document numbers</td><td>06/06/24 05:50 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Added doc#610694 requested by wi-fi team</td><td>06/04/24 06:46 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Added Document number 764890 &amp; 742989</td><td>02/20/24 06:48 AM</td><td>Ng, Kim Tong</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#2AED8E3D-CADA-4303-B766-FA34B17F521A" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected cable length</td><td>08/26/25 09:23 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#2AED8E3D-CADA-4303-B766-FA34B17F521A" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated lengths for Mid Loss</td><td>08/26/25 04:58 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#2C2CCC65-6761-4756-8BA2-69B8AC503251" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) material change to None</td><td>07/23/24 09:01 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#2C2CCC65-6761-4756-8BA2-69B8AC503251" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) - Mainstream, Rx,Tx</a></td><td>update total length including module length. Updated segment length. length may be update later once again once layout assessment is done post WW16.</td><td>04/05/24 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2C2CCC65-6761-4756-8BA2-69B8AC503251" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) - Mainstream, Rx,Tx</a></td><td>addin card design for FFC testing</td><td>03/15/24 05:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.2</td><td><a href="content.html#2D7E1C75-4836-4B45-ABAD-708EF3B1B931" target="contentwin">High Speed I/O - USB2.0</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Update MRTS Signal Group</td><td>09/06/24 08:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Update MRTS</td><td>09/06/24 07:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated signal namelist</td><td>02/27/24 01:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>updated R1 tolerance to +/- 5%</td><td>12/15/23 08:13 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated greater than or equal symbol.</td><td>11/23/23 01:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Update R1 value for short routing length.</td><td>11/22/23 10:03 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Update spacing requirement</td><td>06/16/23 01:22 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Add CPU buffer driver strength details. </td><td>06/15/23 07:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Add 10MHz topology. Update A_I3C_SDA and A_I3C_SCL pin name</td><td>06/15/23 07:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</a></td><td>Max length note is updated</td><td>09/04/24 11:45 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</a></td><td> eDP HBR3 Main Link CTLE+DFE Topology material type changed to None</td><td>07/23/24 08:47 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</a></td><td>rephrased the note on length support</td><td>05/20/24 02:58 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</a></td><td>updated max length note </td><td>12/19/23 09:59 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</a></td><td>updated max length note</td><td>12/19/23 09:53 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Tx</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated MRTS details</td><td>09/25/24 06:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Separate Option 1 and Option 2 topology diagram</td><td>09/25/24 05:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Added MRTS</td><td>09/06/24 06:16 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:13 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>update CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:07 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>update doc # for CPU TX &amp; RX timing register configuration</td><td>12/20/23 08:19 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>update device buffer strength and resistor combination, R1 and R2 resistor value, remove minimum requirement notes</td><td>10/16/23 12:44 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>removed R2 wording</td><td>06/19/23 04:24 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Changed ohm to symbol</td><td>06/19/23 09:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Changed tolerance symbol</td><td>06/19/23 08:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated minimum length total note </td><td>06/19/23 07:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated topology name, diagram and design notes for SoundWire Large System: 2-Load Dumbbell</td><td>06/16/23 12:10 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2F32E581-DCF5-4C28-AB98-313D78B520B8" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated segment length info to reflect latest topology diagram</td><td>10/24/23 02:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>2.2</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:22 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:56 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:13 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>removed via count from notes</td><td>12/19/23 05:09 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2FA4030B-3E4C-4770-804F-45658AD7FAA4" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 04:13 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB)</a></td><td>Title change</td><td>12/18/23 05:27 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB)</a></td><td>0.7</td><td>12/16/23 04:58 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB)</a></td><td>0.7</td><td>12/16/23 04:15 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#30CDFF0F-8BAA-484E-8EDD-A2C91944CD57" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB)</a></td><td>0.7</td><td>12/16/23 03:52 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>2.3</td><td><a href="content.html#3114E4E9-2C66-4656-B351-93D49FFED27E" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Updated RFI-Friendly LPCAMM2 Connector Sentence</td><td>07/21/25 05:06 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.3</td><td><a href="content.html#3114E4E9-2C66-4656-B351-93D49FFED27E" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Updated RFI-Friendly LPCAMM2 Connector sentence</td><td>07/21/25 05:02 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.3</td><td><a href="content.html#3114E4E9-2C66-4656-B351-93D49FFED27E" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Updated the RFI-Friendly LPCAMM2 Connector sentence.</td><td>07/21/25 03:35 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.3</td><td><a href="content.html#3114E4E9-2C66-4656-B351-93D49FFED27E" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Added RFI-friendly LPCAMM2 connector option contents</td><td>07/16/25 06:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.3</td><td><a href="content.html#3114E4E9-2C66-4656-B351-93D49FFED27E" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</a></td><td>Removed the "Copy" word from the title</td><td>07/16/25 06:37 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</a></td><td>Added MRTS</td><td>09/06/24 02:02 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</a></td><td>Updated R1, R2 and R3 value</td><td>03/20/24 07:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</a></td><td>Updated buffer drive strength header</td><td>10/27/23 09:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 03:42 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated "LPCAMM" wording to "LPCAMM2"</td><td>09/03/24 07:08 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Renamed LPCAMM2</td><td>09/03/24 06:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM diagram</td><td>06/04/24 11:23 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated CAMM design guideline </td><td>06/04/24 07:26 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>05/07/24 11:17 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Document moved</td><td>02/20/24 02:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>12/19/23 02:47 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 10:27 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#315BF5AB-6596-4065-8661-7226D5545ED9" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated LPCAMM PCB Design Guidelines</td><td>10/10/23 08:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 12:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen3 Internal Cable Topology material change to None</td><td>07/23/24 08:56 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 M.2 Topology material changed to None</td><td>07/23/24 09:35 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added</td><td>12/20/23 02:30 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Category changed to MainStream</td><td>12/19/23 09:05 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#33310A96-F5A0-45DB-B24A-DD26E9A7176A" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology</a></td><td>adding MRTS</td><td>07/10/24 11:08 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#33310A96-F5A0-45DB-B24A-DD26E9A7176A" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology</a></td><td>Updated the Via based on PIER Schema</td><td>12/19/23 05:15 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>1.9</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Updated segment naming</td><td>09/25/24 03:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Updated segment length table, max length total and max length total notes</td><td>06/16/23 11:19 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Updated segment length table, max length total and max length total notes</td><td>06/16/23 11:19 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>update flexi PDG doc #</td><td>02/05/24 07:53 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>update trace characteristic assumption</td><td>01/09/24 03:32 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated extended length support note</td><td>06/19/23 06:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 Flex or Internal Cable Topology material changed to None</td><td>07/23/24 09:31 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added</td><td>12/20/23 02:26 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Category changed to Mainstream</td><td>12/19/23 09:01 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Trace BI length upd</td><td>07/24/24 10:40 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:11 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>max length change</td><td>02/19/24 03:35 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:17 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Max len changes</td><td>01/26/24 04:42 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>BO1,BO2 Length Update</td><td>12/20/23 01:29 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3402983A-C8B2-420E-90E9-1B551BA844A4" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>CA length</td><td>06/16/23 08:25 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2)</a></td><td>Name update</td><td>01/18/24 05:51 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Name correction</td><td>08/22/25 04:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Clarified the topology name to indicate SKU it is applicable for</td><td>08/22/25 04:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Clarified the topology name to indicate SKU it is applicable for</td><td>08/22/25 04:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:17 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:17 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:02 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:02 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Corrected speed </td><td>10/23/24 02:59 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Corrected speed </td><td>10/23/24 02:59 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:48 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:48 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#358B01CA-F1E5-46E4-9DCF-87D4F28D4757" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3</a></td><td>0.7</td><td>12/18/23 05:36 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3</a></td><td>0.7</td><td>12/18/23 05:29 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3</a></td><td>0.7</td><td>12/16/23 04:55 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3</a></td><td>0.7</td><td>12/16/23 04:14 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3</a></td><td>0.7</td><td>12/16/23 04:04 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.4</td><td><a href="content.html#35E54A14-E0E1-4903-9DD6-BDF6F337E482" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP DDC Topology</a></td><td>remove copy from Title</td><td>07/19/23 04:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#35E54A14-E0E1-4903-9DD6-BDF6F337E482" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP DDC Topology</a></td><td>to remove copy from title</td><td>07/19/23 04:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.9</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>No RCOMP matching requirements</td><td>10/09/24 01:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.8</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>revise in PCIE_RCOMP naming</td><td>08/28/24 08:28 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>Rename UFS_RCOMP to RSVD_RCOMP</td><td>05/10/24 05:02 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>No RCOMP Length matching requirements</td><td>05/03/24 05:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>RCOMP tline spec added</td><td>02/01/24 10:01 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>RCOMP Name follow External Pin list</td><td>01/11/24 11:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>Add max length limit for reference</td><td>10/27/23 12:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>Change on GND shielding width from 88um to 100um</td><td>10/13/23 05:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>Corrected typo error</td><td>10/11/23 03:47 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>Update requirements</td><td>08/04/23 10:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#36BE9EA2-46DA-403C-AB78-C3E281EEF0F8" target="contentwin">High Speed I/O - RCOMP</a></td><td>Update RCOMP list and Added UFS</td><td>08/04/23 09:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#378B0BE4-3EC7-4060-AE21-6E825291FB1A" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:49 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#378B0BE4-3EC7-4060-AE21-6E825291FB1A" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:14 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#378B0BE4-3EC7-4060-AE21-6E825291FB1A" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:21 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#378B0BE4-3EC7-4060-AE21-6E825291FB1A" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>max Length update</td><td>01/26/24 04:50 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#378B0BE4-3EC7-4060-AE21-6E825291FB1A" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>WCK length</td><td>06/16/23 08:34 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</a></td><td>Updated segment length table, max length total and max length total note</td><td>06/16/23 11:59 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>DP TCP UHBR20 Cascaded Retimer/Mux topology material Type changed to None</td><td>07/23/24 08:43 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>length update</td><td>05/08/24 12:30 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>updated the toplogy</td><td>05/03/24 06:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>added DP TCP UHBR20 cascaded retimer topology</td><td>04/30/24 09:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>added DP TCP UHBR20 cascaded retimer topology</td><td>04/30/24 09:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>ADDED DP TCP UHBR20 ascaded retimer topology</td><td>04/30/24 09:32 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#381F6CB9-5C63-410B-9B0C-7706C1D75FC5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel</a></td><td>ADDED DP TCP UHBR20 ascaded retimer topology</td><td>04/30/24 09:32 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#38416E43-7962-4A56-B4EE-ADB68E106807" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Notes updated</td><td>07/25/24 03:15 PM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#38416E43-7962-4A56-B4EE-ADB68E106807" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>rename BI to BI1</td><td>03/13/24 06:45 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#38416E43-7962-4A56-B4EE-ADB68E106807" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Material type updated</td><td>02/29/24 09:47 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#38416E43-7962-4A56-B4EE-ADB68E106807" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Document moved</td><td>02/29/24 09:22 AM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Topology (Internal Only) - Mainstream, Tx</a></td><td>Type-C AUX No Retimer Topology material changed to None</td><td>07/22/24 08:27 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Topology (Internal Only) - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3912AEAF-6044-4260-B33F-B94AD9C8BCF6" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Updated segment length to reflect latest topology diagram</td><td>10/24/23 02:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3912AEAF-6044-4260-B33F-B94AD9C8BCF6" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Removed I2S2.</td><td>10/09/23 06:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#3ABD67E1-0B37-4951-A385-EB339B8E8FF8" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:46 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3ABD67E1-0B37-4951-A385-EB339B8E8FF8" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:13 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3ABD67E1-0B37-4951-A385-EB339B8E8FF8" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ABD67E1-0B37-4951-A385-EB339B8E8FF8" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Update section Length</td><td>06/20/23 08:42 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ABD67E1-0B37-4951-A385-EB339B8E8FF8" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Length update</td><td>06/16/23 08:24 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ABD67E1-0B37-4951-A385-EB339B8E8FF8" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>RDQS length </td><td>06/16/23 08:22 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>2.0</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>remove connector loss requirement. We now support spec compliant connectors. </td><td>02/12/25 08:49 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>Updating power reference notes in generic pciegen5 section instead of repeating for each topology. those will be deleted for each topology.</td><td>05/09/24 08:13 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>change connector as device in MRTS.</td><td>03/20/24 03:13 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>adding MRTS data</td><td>03/07/24 08:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>updating topology diagram to have same number of length segment as in table. increase by 1.</td><td>02/19/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>change Via requirement to separate section a/c to new schema .</td><td>12/20/23 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>2 Vias for Tx and Rx.</td><td>10/26/23 07:48 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology</a></td><td>note for voiding under connector pads</td><td>06/13/23 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Material Classification </td><td>03/25/25 08:28 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>CNVio3 Module Down Topology material selection changed to none</td><td>07/22/24 08:10 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>CNVio3 Module Down Topology material selection changed to none</td><td>07/22/24 08:10 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added the Maximum Route Length Details</td><td>10/18/23 03:18 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added the Maximum Route Length Details</td><td>10/18/23 03:18 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed DSL</td><td>06/16/23 09:07 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed DSL</td><td>06/16/23 09:07 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.9</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>updated notes with more eDVFSC details</td><td>10/08/24 03:57 PM</td><td>Pavithra</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Updated notes &amp; Description</td><td>05/15/24 12:36 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Updated the Typo in the Image</td><td>05/15/24 12:14 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>corrected typo error</td><td>02/19/24 04:35 PM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Updated Description </td><td>01/24/24 09:17 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Updated information </td><td>01/24/24 09:07 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3C28D41C-A787-470A-8181-F3103E301662" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Added VDD2L</td><td>01/24/24 06:07 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.9</td><td><a href="content.html#3C54E7AE-FE0A-468B-8B9A-B83FF805A140" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB)</a></td><td>update naming to H12Xe</td><td>10/07/24 02:41 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3C54E7AE-FE0A-468B-8B9A-B83FF805A140" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:21 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3C54E7AE-FE0A-468B-8B9A-B83FF805A140" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:46 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3C54E7AE-FE0A-468B-8B9A-B83FF805A140" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:22 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Length update</td><td>06/17/23 05:51 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#3C942B54-1F66-4B3E-B590-A490380C7EAC" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Updated segment naming</td><td>09/25/24 04:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3C942B54-1F66-4B3E-B590-A490380C7EAC" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3C942B54-1F66-4B3E-B590-A490380C7EAC" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Updated segment length table</td><td>06/16/23 12:01 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.2</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>updated</td><td>02/20/25 08:37 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Cable assembly guidelines are reworded</td><td>02/20/25 08:28 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>CMC comments are updated</td><td>07/17/24 04:57 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>MRTS Diagram added</td><td>03/25/24 12:04 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 09:58 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 04:17 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>T3 10L stackup length is added</td><td>10/27/23 09:42 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#3E352047-6B3B-413E-B5D9-D03176EE3647" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:15 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3E352047-6B3B-413E-B5D9-D03176EE3647" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO2 Length Update</td><td>12/20/23 01:16 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3E352047-6B3B-413E-B5D9-D03176EE3647" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Correct Segment Name</td><td>06/20/23 08:34 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3E352047-6B3B-413E-B5D9-D03176EE3647" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Update section Length</td><td>06/20/23 08:33 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3E352047-6B3B-413E-B5D9-D03176EE3647" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Inner sheet addition </td><td>06/16/23 10:50 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Differential Clock - PCIe Gen4 Add-in Card Clock Topology material changed to None</td><td>07/22/24 08:22 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Update PCB category</td><td>12/19/23 04:54 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Update min length schema 1.6</td><td>12/19/23 04:20 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>Updating power reference notes in generic pciegen5 section instead of repeating for each topology. those will be deleted for each topology.</td><td>05/09/24 08:12 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>MRTS correction</td><td>03/19/24 06:06 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>MRTS correction</td><td>03/19/24 05:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>minor change in MRTS data</td><td>03/07/24 08:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>adding MRTS data for Rx as well.</td><td>03/07/24 08:47 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>added Topology as MRTS data</td><td>03/07/24 08:40 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>updating topology diagram to have same number of length segment as in table. increase by 1.</td><td>02/19/24 08:40 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>changing topology Diagram to show 4 segments instead of just 2 and changing BI to M4 to iPDS purpose</td><td>02/08/24 08:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology</a></td><td>change Via requirement to separate section a/c to new schema .</td><td>12/20/23 07:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#41418F2E-5AF0-45C3-A7FD-A9036188EE04" target="contentwin">Low Speed I/O - UFS Reference Clock</a></td><td>Internal Validation</td><td>05/07/24 11:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#41418F2E-5AF0-45C3-A7FD-A9036188EE04" target="contentwin">Low Speed I/O - UFS Reference Clock</a></td><td>added UFS Ref Clock topology</td><td>10/03/23 05:51 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#4278C10B-D68C-4D08-89A5-645A40FEB3E1" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Added additional note for pcb and cable length restriction</td><td>08/29/25 08:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#4278C10B-D68C-4D08-89A5-645A40FEB3E1" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#4278C10B-D68C-4D08-89A5-645A40FEB3E1" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4278C10B-D68C-4D08-89A5-645A40FEB3E1" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Removed length matching table as NA</td><td>10/26/23 02:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4278C10B-D68C-4D08-89A5-645A40FEB3E1" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Added length matching guidelines</td><td>10/26/23 02:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#42B3BE3F-0130-4409-A7A6-EEC338FCE3DF" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:43 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42B3BE3F-0130-4409-A7A6-EEC338FCE3DF" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:12 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#42B3BE3F-0130-4409-A7A6-EEC338FCE3DF" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42B3BE3F-0130-4409-A7A6-EEC338FCE3DF" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO3,BO2 Length Update</td><td>12/20/23 01:40 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#42B3BE3F-0130-4409-A7A6-EEC338FCE3DF" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Update section Length</td><td>06/20/23 08:46 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#42B3BE3F-0130-4409-A7A6-EEC338FCE3DF" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>CLK length</td><td>06/16/23 08:37 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Added MRTS features</td><td>09/23/24 08:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 05:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated buffer setting notes</td><td>10/26/23 03:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated CPU Buffer driver strength and signal name note</td><td>06/19/23 07:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>2.1</td><td><a href="content.html#434E322F-0761-4E99-A576-D53DC479E82F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length notes</td><td>04/23/25 02:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#434E322F-0761-4E99-A576-D53DC479E82F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length info</td><td>03/22/24 04:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#434E322F-0761-4E99-A576-D53DC479E82F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length according to diagram</td><td>10/26/23 03:57 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</a></td><td>added MRTS</td><td>06/13/24 05:17 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</a></td><td>Internal Validation</td><td>05/07/24 11:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</a></td><td>Updated topology diagram</td><td>10/25/23 06:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</a></td><td>added UFS Ref Clock topology guidelines</td><td>10/03/23 06:02 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology</a></td><td>added UFS Clock topology</td><td>10/03/23 05:56 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>1.5</td><td><a href="content.html#452D3810-30A7-4008-9713-7052C8581D55" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Notes updated</td><td>07/25/24 03:13 PM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#452D3810-30A7-4008-9713-7052C8581D55" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>rename BI to BI1</td><td>03/13/24 06:16 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#452D3810-30A7-4008-9713-7052C8581D55" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Material type updated</td><td>02/29/24 09:46 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#452D3810-30A7-4008-9713-7052C8581D55" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Document moved</td><td>02/29/24 09:19 AM</td><td>Yogita</td></tr><tr><td /><td>2.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Added dual reference power plane low noise criteria for PCie4</td><td>06/26/25 04:56 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.8</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Remove TX-TX or RX-RX length matching requirements</td><td>09/05/24 03:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.8</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>SYNOPSYS IP no need length matching requirments</td><td>08/14/24 10:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Updating the length matching table as per 2023WW45 PIF discussion</td><td>11/13/23 05:51 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>2.2</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:22 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:55 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>removed via count from notes</td><td>12/19/23 05:09 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#46D16E1B-25C5-4D55-9997-71E375C17ABF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 04:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.75</td><td><a href="content.html#486A5564-67A2-41CF-9A29-9C0D2A4EFA2F" target="contentwin">Power Integrity - Memory Device Decoupling - DDR5 Device Decoupling - Memory Down Decoupling Config: X16 SDP</a></td><td>Updated notes</td><td>01/24/24 09:12 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>2.2</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>REmoved duplicate guidelines</td><td>06/27/25 08:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>remove white space in topology diagram. merely cropping the image.</td><td>09/03/24 09:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.5</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>updated notes</td><td>07/18/24 06:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>Renamed "DP TCP UHBR20 cascaded retimer topology" to DP TCP UHBR20 Cascaded Retimer/Mux Topology</td><td>05/14/24 03:24 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>ADDED MRTS diag</td><td>05/03/24 08:22 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>updated general design guidelines</td><td>05/03/24 08:16 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>updated general design guidelines</td><td>05/03/24 08:09 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>updated the toplogy</td><td>05/03/24 06:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#48FEEAB0-CA89-4045-9757-8D33C27FCA50" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology</a></td><td>added DP UHBR20 cascaded retimer topology</td><td>04/30/24 09:29 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.8</td><td><a href="content.html#493D82E5-597F-4F53-BF76-86F33181E2D1" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 1-Load 100 MHz MAF (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 02:12 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.1</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Split this section into Memory Signal &amp; Power Plane Routing Guidelines</td><td>05/06/25 01:24 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Updated Memory Signal and Power Plane Routing</td><td>09/03/24 09:13 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5.1</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Updated DDR power plane naming</td><td>11/06/23 07:54 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>Updated DDR power plane naming</td><td>10/16/23 06:38 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#498345E5-070C-4B40-82A9-F7A4599DA8F7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB)</a></td><td>SKU Name update</td><td>10/11/24 07:22 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#498345E5-070C-4B40-82A9-F7A4599DA8F7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:19 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#498345E5-070C-4B40-82A9-F7A4599DA8F7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:03 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.75</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>notes</td><td>01/10/24 07:19 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>update title</td><td>10/04/23 09:15 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>update tilte</td><td>10/04/23 09:14 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>typo</td><td>09/21/23 05:39 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>ypt</td><td>09/20/23 09:55 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>typo</td><td>09/20/23 09:42 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>update toplogy</td><td>09/20/23 09:14 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#49C3CD11-AE16-479B-BC30-A20BD73913C9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</a></td><td>new topology</td><td>09/20/23 07:05 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>1.5</td><td><a href="content.html#49FB55BB-DC18-418D-A52B-F0616A10BAA8" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</a></td><td>Notes updated</td><td>07/25/24 05:13 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#49FB55BB-DC18-418D-A52B-F0616A10BAA8" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</a></td><td>Notes updated</td><td>07/25/24 02:57 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#49FB55BB-DC18-418D-A52B-F0616A10BAA8" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</a></td><td>Material type updated</td><td>02/29/24 09:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#49FB55BB-DC18-418D-A52B-F0616A10BAA8" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</a></td><td>BI LENGTH UPDATED</td><td>02/29/24 09:32 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#49FB55BB-DC18-418D-A52B-F0616A10BAA8" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</a></td><td>Document moved</td><td>02/29/24 09:24 AM</td><td>Yogita</td></tr><tr><td /><td>1.9</td><td><a href="content.html#4A744EA9-CA50-471D-9BE9-6202EC597876" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB)</a></td><td>Change 28W to H12Xe</td><td>10/11/24 06:43 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4A744EA9-CA50-471D-9BE9-6202EC597876" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:22 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4A744EA9-CA50-471D-9BE9-6202EC597876" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:42 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.5</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>mrts update</td><td>07/04/24 06:14 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>MRTS update</td><td>07/03/24 03:40 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Move Notes 2 Table to Notes 1 Table</td><td>12/21/23 01:46 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Updated topology diagram and added M5 notes</td><td>11/22/23 09:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Update Diagram</td><td>11/22/23 08:58 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Update on eSPI 2Load AIC</td><td>11/22/23 07:47 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:08 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>10/09/23 06:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:12 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>CA BO1 update</td><td>12/20/23 01:14 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Outer Length update</td><td>06/16/23 10:44 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>Updating power reference notes in generic pciegen5 section instead of repeating for each topology. those will be deleted for each topology.</td><td>05/09/24 08:13 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>change connector as device in MRTS.</td><td>03/20/24 03:13 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>minor update in notes</td><td>03/15/24 06:05 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>added Diagram to emphasize on both toe and heal side gnd vias.</td><td>03/13/24 05:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>adding MRTS data</td><td>03/07/24 08:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>added note for gen5 IP working as gen4 .</td><td>02/29/24 08:18 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>updating topology diagram to have same number of length segment as in table. increase by 1.</td><td>02/19/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>change Via requirement to separate section a/c to new schema .</td><td>12/20/23 07:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>update to internal RVP notes for length in RVP specific stackup.</td><td>08/04/23 04:04 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>adding M.2 topologies</td><td>06/13/23 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology</a></td><td>adding M.2 topology</td><td>06/13/23 07:50 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</a></td><td>add MRTS</td><td>03/21/24 08:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</a></td><td>update max via count</td><td>12/19/23 03:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</a></td><td>add via max count </td><td>12/19/23 03:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</a></td><td>update topology diagram</td><td>10/17/23 03:14 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</a></td><td>update topology diagram</td><td>10/17/23 02:32 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>2.0</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Update RCOMP length typo </td><td>02/20/25 01:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Update RCOMP max length</td><td>02/29/24 01:35 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>Update RCOMP max length</td><td>02/29/24 01:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), RCOMP, MISC, All</a></td><td>category update</td><td>01/25/24 06:44 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#4C882EAD-CF8B-46CC-9289-968EF1D8947C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</a></td><td>Change 28W to H12Xe</td><td>10/11/24 06:47 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4C882EAD-CF8B-46CC-9289-968EF1D8947C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:22 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4C882EAD-CF8B-46CC-9289-968EF1D8947C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:43 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4D1D05F7-EC1C-4523-82E5-208EFE02CF6A" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode (400 kHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 05:03 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB)</a></td><td>update naming to H484</td><td>10/07/24 02:43 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:21 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:46 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</a></td><td>MRTS</td><td>03/21/24 09:28 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</a></td><td>update via count and note</td><td>12/19/23 06:20 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</a></td><td>add max via count</td><td>12/19/23 04:00 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</a></td><td>update topology diagram</td><td>10/24/23 08:31 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.9</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS details</td><td>09/25/24 07:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Added MRTS</td><td>09/06/24 01:55 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated FET component criteria and remove length matching between branches and remove min length info</td><td>01/19/24 03:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 guideline</td><td>12/20/23 06:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated buffer drive strength header</td><td>10/27/23 09:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4E14168C-AB6B-462C-9B94-1584D8371E37" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 03:13 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST</a></td><td>created VCCST chapter again since previous one was not editable</td><td>12/19/23 10:36 AM</td><td>Prerna</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#4E634244-760A-4D73-B7B7-6FE2DBEDE751" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Corrected 80MHz to 76.8MHz</td><td>12/18/24 05:10 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4E634244-760A-4D73-B7B7-6FE2DBEDE751" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Add 80MHz flash segment length table</td><td>10/26/23 02:50 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#4E6BD16F-523F-449D-AA70-B5F0EF4C78C1" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology (Internal Only)</a></td><td>minor</td><td>08/14/24 10:39 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#4E6BD16F-523F-449D-AA70-B5F0EF4C78C1" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology (Internal Only)</a></td><td>updated EMC GUIDELINES</td><td>07/03/24 07:47 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.2</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>updated</td><td>02/20/25 08:36 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>cable assembly notes are reworded</td><td>02/20/25 08:29 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>CMC comments are updated</td><td>07/17/24 04:56 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>MRTS Diagram added</td><td>03/25/24 12:05 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 09:57 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>T4 stack up length updated for CTLE+DFE Topology</td><td>10/27/23 09:57 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#4F60CC71-325B-4571-9B85-2F1AA2CC6224" target="contentwin">High Speed I/O - Type-C USB - (Internal Validation) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>(Internal Validation) Gen2x1 Type-A Redriver Topology material updated to None</td><td>07/23/24 09:29 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4F60CC71-325B-4571-9B85-2F1AA2CC6224" target="contentwin">High Speed I/O - Type-C USB - (Internal Validation) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Removed max length segment note.</td><td>10/25/23 06:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Removed max length total note info as table on SL routing restriction is not requires anymore. </td><td>10/25/23 06:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>remove SL routing guideline table</td><td>10/16/23 05:59 AM</td><td>Tan, Aik Hong</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#5160AF84-4838-458F-A18C-52313CB2F1DF" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Removed restriction on stackup</td><td>08/26/25 05:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#5160AF84-4838-458F-A18C-52313CB2F1DF" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Added new topology for 404/204 SKU</td><td>08/22/25 04:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</a></td><td>add MRTS</td><td>03/21/24 09:09 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</a></td><td>update max via count</td><td>12/19/23 03:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</a></td><td>add via max count </td><td>12/19/23 03:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</a></td><td>update topology diagram</td><td>10/17/23 03:15 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</a></td><td>update topology diagram</td><td>10/17/23 02:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.8</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:08 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Updated topology diagram</td><td>10/25/23 09:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Update Diagram</td><td>10/24/23 03:09 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Updated topology diagram and R1 value</td><td>10/24/23 02:51 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Remove reference document for CPU buffer drive strength. </td><td>06/15/23 07:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Remove reference document for CPU buffer drive strength. </td><td>06/15/23 07:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:23 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:20 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</a></td><td>Added MRTS</td><td>03/22/24 05:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</a></td><td>Updating the max number of vias according to latest schema</td><td>12/19/23 04:53 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5419BFCD-3028-47CB-BB54-CB9456D96CD0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated M1 to M4 segment and added M5 segment to reflect latest topology diagram</td><td>11/22/23 09:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>2.0</td><td><a href="content.html#54C9392D-A2F5-4BB8-B6EC-DB88630347EF" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Thin PCB, Rx,Tx</a></td><td>Add PTL mRVP guidelines</td><td>02/20/25 01:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#54E7176D-7987-475C-867D-46C88E9CA12B" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology - Mainstream, Tx, Post-Channel</a></td><td>(Internal only) DP TCP UHBR20 Retimer Topology material type changed to None</td><td>07/23/24 08:45 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#54E7176D-7987-475C-867D-46C88E9CA12B" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology - Mainstream, Tx, Post-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#5501382F-2E71-42C0-B27E-392834263F4C" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M1 segment and min length info</td><td>01/18/24 05:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5501382F-2E71-42C0-B27E-392834263F4C" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates table title and Segment length to match topology diagram</td><td>10/25/23 05:13 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#55593423-F6B3-4EBD-91E3-2BFE834ED042" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update segment length table to match topology diagram.</td><td>10/25/23 04:37 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology</a></td><td>Gen2x1 Type-A Redriver Topology naming udpated with "(Internal Only)"</td><td>07/23/24 09:28 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology</a></td><td>Removed (Internal) from the name</td><td>06/05/24 02:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#55F9089F-1F5E-43CC-B6AF-781F44617595" target="contentwin">High Speed I/O - Type-C USB - (Internal Only) Gen2x1 Type-A Redriver Topology</a></td><td>Type-C USB Gen2x1 Type-A redriver Topology made internal only</td><td>05/29/24 05:09 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>MRTS update</td><td>07/03/24 01:28 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Update eSPI R1 resistor value and DATA trace spacing</td><td>02/08/24 08:41 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.75</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Update R1 value and add DATA and CLK routing requirements</td><td>01/17/24 02:22 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Rephrase R1 notes</td><td>10/26/23 01:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Updated topology diagram</td><td>10/26/23 01:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Update R1 value and Minimum Length, total</td><td>10/24/23 03:14 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Updated topology diagram.</td><td>10/09/23 06:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected cable lengths</td><td>08/26/25 09:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected cable lengths</td><td>08/26/25 09:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated length for Mid Loss</td><td>08/26/25 04:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated length for Mid Loss</td><td>08/26/25 04:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated length for Mid Loss</td><td>08/26/25 04:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated length for Mid Loss</td><td>08/26/25 04:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#568B3BFC-F21A-4539-880F-C593B38011DC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated length for Mid Loss</td><td>08/26/25 04:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#56ABD7AF-8801-47EF-B9BF-6B47FE80B51F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</a></td><td>BO2 Length Updated</td><td>02/09/24 01:27 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#56ABD7AF-8801-47EF-B9BF-6B47FE80B51F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</a></td><td>BO2 Length Updated</td><td>02/09/24 01:27 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#56ABD7AF-8801-47EF-B9BF-6B47FE80B51F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</a></td><td>CLK L5 Outer Byte addition</td><td>01/25/24 06:36 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#56ABD7AF-8801-47EF-B9BF-6B47FE80B51F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</a></td><td>CLK L5 Outer Byte addition</td><td>01/25/24 06:36 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5751159F-432E-45FF-8439-F179B1E638C7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology</a></td><td>CCB approved - Drop 20G Topology from PTL</td><td>12/15/23 02:26 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.75</td><td><a href="content.html#57AF8D40-DC54-442A-854D-F8B5A163481B" target="contentwin">Low Speed I/O - THERMTRIP# - THERMTRIP# Topology - Segment Lengths</a></td><td>Added length unit (mm) in Max Length Segment Note</td><td>02/02/24 05:08 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#57AF8D40-DC54-442A-854D-F8B5A163481B" target="contentwin">Low Speed I/O - THERMTRIP# - THERMTRIP# Topology - Segment Lengths</a></td><td>Removed BO row from Segment Lengths table and added the details in note section.</td><td>02/02/24 05:02 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#57AF8D40-DC54-442A-854D-F8B5A163481B" target="contentwin">Low Speed I/O - THERMTRIP# - THERMTRIP# Topology - Segment Lengths</a></td><td>Changed Max length from 889 to 1016</td><td>06/16/23 10:01 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Tx</a></td><td>eDP Auxiliary Main Link Topology material type changed to None</td><td>07/23/24 08:46 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Tx</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen4 Barlow Ridge Topology material change to None</td><td>07/23/24 08:57 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen4 Barlow Ridge Topology material change to None</td><td>07/23/24 08:57 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#58BF9780-FF1F-4AD6-923B-D291E76BA1E4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#591D6FA6-7D17-42FE-A1B7-66F7EBE21670" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Notes updated</td><td>07/25/24 03:14 PM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#591D6FA6-7D17-42FE-A1B7-66F7EBE21670" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>rename BI to BI1</td><td>03/13/24 06:16 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#591D6FA6-7D17-42FE-A1B7-66F7EBE21670" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Material type updated</td><td>02/29/24 09:47 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#591D6FA6-7D17-42FE-A1B7-66F7EBE21670" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Document moved</td><td>02/29/24 09:20 AM</td><td>Yogita</td></tr><tr><td /><td>1.9</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>Updates MRTS info</td><td>09/26/24 12:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>mrts update</td><td>07/04/24 06:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>MRTS update</td><td>07/03/24 03:58 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 01:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>removed SL routing length restriction and update max trace DC reistance</td><td>10/16/23 05:58 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>2.2</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>Updated reference plane guidelines</td><td>06/27/25 07:52 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>EPR related guidance removed for TBT 40G reitmer internal cable topology</td><td>01/29/25 06:21 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>Removed EPR related notes from TBT 40G retimre internal cable topology</td><td>01/29/25 06:19 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:18 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>Updated Rc value</td><td>10/07/24 09:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>Added Gothic Bridge support</td><td>10/07/24 09:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>Added MRTS </td><td>03/22/24 05:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#59F2A27A-4856-4935-813A-5B9B84A5D9A9" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</a></td><td>notes</td><td>01/10/24 07:16 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5A7CD756-7953-4198-BA17-1E7C3DBD2BA1" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology pre channel material changed to None</td><td>07/23/24 09:06 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5A7CD756-7953-4198-BA17-1E7C3DBD2BA1" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:23 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5.1</td><td><a href="content.html#5A7CD756-7953-4198-BA17-1E7C3DBD2BA1" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>11/08/23 03:46 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5A7CD756-7953-4198-BA17-1E7C3DBD2BA1" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:34 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5A7CD756-7953-4198-BA17-1E7C3DBD2BA1" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - [To be Removed] Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:33 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>2.2</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Pre-Channel</a></td><td>updated SL len guidelines</td><td>06/27/25 06:58 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Pre-Channel</a></td><td>DP TCP UHBR20 Barlow Ridge Topology material changed to None</td><td>07/22/24 08:31 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5B02D158-D20C-4DA9-AD53-FB39F6D8563C" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology - Segment Lengths</a></td><td>Update segment length table to match topology diagram</td><td>10/25/23 04:40 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen1 M.2 Topology material changed to None</td><td>07/23/24 08:53 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:16 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated reference plane notes and R2 notes for BRI and RGI</td><td>03/26/25 03:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated MRTS info</td><td>09/26/24 01:00 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated CRF module list</td><td>09/25/24 03:00 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>corrected crf module code name typo</td><td>07/03/24 08:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated MRTS</td><td>07/03/24 02:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added M4 (BRI_RSP) note, separated R2 for RGI and BRI and updated R2 value for BRI for FmP CRF module.</td><td>05/09/24 03:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added module down guideline and reference plane note</td><td>04/30/24 03:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated the symbol</td><td>03/20/24 08:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>update R1 and R2 with length based solution, removed min length requirement</td><td>12/15/23 09:44 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>add length restriction for full Dual Stripline routing</td><td>11/23/23 02:10 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:00 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated topology diagram</td><td>10/25/23 05:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated topology diagram, R1 and R2 values recommendation.</td><td>10/09/23 07:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>fixing pin</td><td>07/09/24 04:47 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>MRTS topology Added</td><td>05/17/24 04:58 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Minor edits in notes</td><td>04/29/24 11:55 PM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Clear notes on via stub</td><td>04/15/24 01:21 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Removed unwanted notes</td><td>12/20/23 07:26 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Added maximum number of vias and stub details</td><td>12/20/23 07:17 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>changed the value for Via stub length</td><td>12/18/23 08:14 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Added Module Pad DImension and Voiding Requirements</td><td>10/27/23 09:59 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Name Change</td><td>06/16/23 08:59 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology</a></td><td>MRTS Topology Added</td><td>05/17/24 05:01 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology</a></td><td>Clear notes on Via stub</td><td>04/15/24 01:22 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology</a></td><td>Removed unwanted notes</td><td>12/20/23 07:27 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology</a></td><td>Added Signal list </td><td>12/20/23 07:20 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology</a></td><td>Added maximum number of vias and stub details</td><td>12/20/23 07:18 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology</a></td><td>Device down topology is also supported</td><td>06/16/23 08:57 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.8</td><td><a href="content.html#5D2C7B34-E9EC-4AE6-9049-28209827FA28" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</a></td><td>Added MRTS</td><td>09/06/24 01:45 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#5D2C7B34-E9EC-4AE6-9049-28209827FA28" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</a></td><td>Updated R1, remove length matching between branch and min length.</td><td>01/18/24 07:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5D2C7B34-E9EC-4AE6-9049-28209827FA28" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</a></td><td>Updated R1 value</td><td>12/21/23 10:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5D2C7B34-E9EC-4AE6-9049-28209827FA28" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D2C7B34-E9EC-4AE6-9049-28209827FA28" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</a></td><td>Updated notes header for buffer drive strength</td><td>10/27/23 08:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D2C7B34-E9EC-4AE6-9049-28209827FA28" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 02:32 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.3</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>MRTS correction M.2 changed to device</td><td>08/11/25 08:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>change connector as device in MRTS.</td><td>03/20/24 03:12 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>missing M2 from MRTS corrected.</td><td>03/19/24 07:59 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>added MRTS for validation topology also.</td><td>03/19/24 07:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>mention as RVP validation topology.</td><td>03/15/24 07:57 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>notes for M.2 gold finger design.</td><td>03/15/24 07:29 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>adding M.2 gold finger voiding requirements.</td><td>03/15/24 06:30 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>added notes</td><td>03/15/24 06:06 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>for m.2 module design</td><td>03/15/24 05:51 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5E5B8143-D65D-4F36-ADE7-C70C89E6F522" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</a></td><td>Internal RVP topology for non-POR Config for future enabling.</td><td>03/15/24 05:47 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#5E91F4AE-8A37-4AEC-A6D1-36891889DEB2" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:23 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5E91F4AE-8A37-4AEC-A6D1-36891889DEB2" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>length change</td><td>06/17/23 05:53 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#5EF31C41-471B-43D2-9F9D-55BBB3D01C91" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 10L PCB LPCAMM2)</a></td><td>name update</td><td>01/18/24 05:50 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>2.2</td><td><a href="content.html#5FC870FE-8133-454C-B1C7-A3C89BF96C00" target="contentwin">High Speed I/O - CNVio2</a></td><td>Added defintion of low power noise rail for asllowing dual reference in CNVIO2</td><td>06/26/25 03:38 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5FC870FE-8133-454C-B1C7-A3C89BF96C00" target="contentwin">High Speed I/O - CNVio2</a></td><td>Added recommendation to reference RUPC WP</td><td>10/11/23 01:30 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.4</td><td><a href="content.html#5FC870FE-8133-454C-B1C7-A3C89BF96C00" target="contentwin">High Speed I/O - CNVio2</a></td><td>named changed to CNVIO2 from CNVIO</td><td>07/19/23 05:21 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.5</td><td><a href="content.html#61EEEA04-0EFA-47AE-87D3-11723D2B5CDD" target="contentwin">Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</a></td><td>removed "placeholder" text in VDD2PWRGD notes for 0 ohms resistor guidance</td><td>06/14/24 05:50 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.75</td><td><a href="content.html#61EEEA04-0EFA-47AE-87D3-11723D2B5CDD" target="contentwin">Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</a></td><td>Added VDD2PWRGOOD topology</td><td>02/26/24 10:07 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#64054FEA-9EA6-4B02-A31D-8F3CB8A09277" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32)</a></td><td>Name updated</td><td>02/06/24 05:29 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#64054FEA-9EA6-4B02-A31D-8F3CB8A09277" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32)</a></td><td>Rail name changed</td><td>10/27/23 05:47 AM</td><td>Yogita</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated a note in Signal name/list section</td><td>08/25/25 07:51 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>1.65</td><td>2.2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>updated EPD_ON topology diagram name with a comma to indicate clarity</td><td>07/08/25 05:34 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>2.2</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated topology diagram and Notes to include HX10e and H444</td><td>06/30/25 05:52 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated Notes to add H204</td><td>05/12/25 05:03 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated routing restriction</td><td>05/08/25 05:25 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated package pins and topology diagram</td><td>05/08/25 05:14 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated Routing restriction in Notes</td><td>04/30/25 09:27 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated notes for R2 and routing restriction</td><td>04/29/25 08:49 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated topology diagram and notes</td><td>04/29/25 08:15 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.1</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated package pins</td><td>04/28/25 06:22 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated topology diagram and notes</td><td>06/24/24 08:29 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#654E3D0B-EE4C-4700-AC0B-DC0E944B36F5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Added EPD_ON topology </td><td>02/26/24 10:10 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology - Mainstream, Tx</a></td><td>TYPE-C AUX Retimer Topology material changed to None</td><td>07/22/24 08:25 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - Type-C AUX - TYPE-C AUX Retimer Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</a></td><td>category update</td><td>01/25/24 06:39 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</a></td><td>category update</td><td>01/25/24 06:39 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>2.1</td><td><a href="content.html#66A05B37-5F8C-46F8-9AC2-0D49B2626686" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Mid Loss (ML), Rx,Tx</a></td><td>Max Length</td><td>05/13/25 07:58 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#66A05B37-5F8C-46F8-9AC2-0D49B2626686" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Mid Loss (ML), Rx,Tx</a></td><td>Material updated to ML and Length was reduced</td><td>03/25/25 08:27 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.9</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:58 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Update MRTS</td><td>03/20/24 01:13 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Edit redundant info</td><td>02/19/24 05:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:27 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Fill missing info</td><td>11/30/23 09:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>(not counting microvia under package).</td><td>11/30/23 09:05 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>fill some info missing</td><td>11/30/23 09:03 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>category update</td><td>01/25/24 06:40 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>category update</td><td>01/25/24 06:40 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Lenght &amp; Stackup name update</td><td>01/25/24 05:17 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Lenght &amp; Stackup name update</td><td>01/25/24 05:17 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.8</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update MRTS info </td><td>09/06/24 08:30 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update MRTS info</td><td>09/06/24 07:55 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Updated diagram naming.</td><td>10/09/23 06:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Added Add-In Card topology guideline for internal validation reference.</td><td>10/09/23 05:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#67A176F0-06EB-45A7-82A7-0AFCC7B5F13B" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</a></td><td>(Internal Use) USB3.2 Gen1x1 Traditional Docking Topology material changed to None</td><td>07/23/24 09:45 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#67A176F0-06EB-45A7-82A7-0AFCC7B5F13B" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</a></td><td>update category</td><td>12/19/23 06:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#67A176F0-06EB-45A7-82A7-0AFCC7B5F13B" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#67A176F0-06EB-45A7-82A7-0AFCC7B5F13B" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Mainstream, Rx,Tx</a></td><td>update max length</td><td>10/17/23 02:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Updated CMC selection</td><td>09/03/24 06:18 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Updated CMC table due to EOL part</td><td>07/17/24 04:48 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Remove UFS from the table</td><td>06/06/24 05:22 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>remove wording to internal validation</td><td>06/05/24 06:53 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Remove reference parts for ePDG, keep reference parts for internal validation</td><td>06/05/24 05:58 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Remove reference parts for ePDG, reference parts are putting under Internal Validation</td><td>06/05/24 05:49 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Removed UFS Interface</td><td>05/08/24 06:58 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Updated CMC for UFS3.0</td><td>11/17/23 07:20 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Updated CMC Selection Guidelines table</td><td>10/25/23 08:54 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</a></td><td>USB3.2 Gen1x1 External Topology material changed to None</td><td>07/23/24 09:37 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 05:36 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Mainstream, Rx,Tx</a></td><td>update max length, segment, tline type</td><td>10/17/23 02:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>2.0</td><td><a href="content.html#68D7F97B-609F-40D2-ABB0-45FFD2EBBF93" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Thin PCB, Rx,Tx</a></td><td>adding thin stackup lengths</td><td>02/25/25 09:19 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.9</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>Change 45W to H484</td><td>10/11/24 06:51 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:23 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:41 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:38 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>changed the rail name </td><td>06/19/23 05:03 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>changed the rail name </td><td>06/19/23 05:03 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>changed the rail name </td><td>06/19/23 05:03 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>changed the rail name </td><td>06/19/23 05:03 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>Adding VCCATOM Efficiency </td><td>06/15/23 08:48 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>Adding VCCATOM Efficiency </td><td>06/15/23 08:48 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>Adding VCCATOM Efficiency </td><td>06/15/23 08:48 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69871F49-5057-40AF-A8A0-D0B723FF1EC7" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB)</a></td><td>Adding VCCATOM Efficiency </td><td>06/15/23 08:48 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.5</td><td><a href="content.html#6AB2B474-190C-4A83-928E-6A7B67EF6D6A" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology - Mainstream, Tx</a></td><td>eDP HBR3 MUX CTLE+DFE Topology material type changed to None</td><td>07/23/24 08:48 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6AB2B474-190C-4A83-928E-6A7B67EF6D6A" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology - Mainstream, Tx</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#6B39714A-8348-4FFB-8E5B-0CA61AEB9C18" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 M.2 Topology - Thin PCB, Rx,Tx</a></td><td>adding thin stackup lengths</td><td>02/25/25 09:21 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</a></td><td>Update MRTS</td><td>03/20/24 12:48 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:47 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</a></td><td>fill missing info</td><td>11/30/23 10:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</a></td><td>update topology diagram</td><td>10/27/23 01:49 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology</a></td><td>Add Topology Diagram, update note</td><td>10/27/23 01:36 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>2.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>IL note changed</td><td>06/18/25 06:15 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>2.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Insertion loss specification</td><td>06/18/25 05:52 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>2.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Reference plane wordings are altered</td><td>06/18/25 04:19 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Few changes in the Notes section</td><td>03/25/25 08:38 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Minor edits in General guidelines</td><td>04/29/24 11:49 PM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Clear notes on Via stub based on Stackup</td><td>04/15/24 01:17 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.75</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Added notes on RUPC</td><td>02/11/24 08:47 PM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Added Description </td><td>06/16/23 08:43 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Changed the rail name</td><td>10/27/23 05:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Changed the rail name</td><td>10/27/23 05:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Changed the rail name</td><td>10/27/23 05:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Changed the rail name</td><td>10/27/23 05:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VDDQ power rail added</td><td>06/20/23 06:35 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VDDQ power rail added</td><td>06/20/23 06:35 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VDDQ power rail added</td><td>06/20/23 06:35 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VDDQ power rail added</td><td>06/20/23 06:35 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#6C9C09D6-B32E-4138-85C6-3EBCE1471F0B" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Category update</td><td>01/26/24 08:32 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>2.1</td><td><a href="content.html#6CAB02E0-C146-4F8A-9C0B-45845806AA83" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Rename title</td><td>05/06/25 01:14 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6CAB02E0-C146-4F8A-9C0B-45845806AA83" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Remove LPDDR wording</td><td>04/26/24 03:28 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6CAB02E0-C146-4F8A-9C0B-45845806AA83" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Update on wording</td><td>04/26/24 03:16 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6CAB02E0-C146-4F8A-9C0B-45845806AA83" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Updated DDR/LPDDR RFI Mitigation title</td><td>10/10/23 03:09 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6CAB02E0-C146-4F8A-9C0B-45845806AA83" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Updated DDR/LPDDR RFI Mitigation Contents</td><td>10/10/23 03:09 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Mainstream, Tx</a></td><td>Differential Clock - PCIe Gen4 Device Down Clock Topology material changed to None</td><td>07/22/24 08:23 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Mainstream, Tx</a></td><td>Update PCB category</td><td>12/19/23 04:57 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Mainstream, Tx</a></td><td>min length new schema 1.6</td><td>12/19/23 04:22 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Update MRTS info</td><td>09/06/24 08:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Update MRTS Signal Group</td><td>09/06/24 08:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Update spacing requirement</td><td>06/16/23 01:22 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Update A_I3C_SCL and A_I3C_SDA pin name.</td><td>06/15/23 07:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology</a></td><td>Update MRTS info</td><td>09/06/24 08:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology</a></td><td>Added MRTS</td><td>09/06/24 08:02 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology</a></td><td>Update topology diagram and Branch length notes</td><td>10/25/23 04:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E7700AB-68FA-4CFE-8985-0428AFA31998" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Ground Ring</a></td><td>Renamed Ground Ring Section</td><td>09/03/24 04:55 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#6E7700AB-68FA-4CFE-8985-0428AFA31998" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Ground Ring</a></td><td>Renamed Ground Ring section</td><td>09/03/24 04:55 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7064462C-5DCC-43F9-BB25-12CD7A2AD1E3" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7064462C-5DCC-43F9-BB25-12CD7A2AD1E3" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated Segment Length table and Max Total length</td><td>06/16/23 11:09 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9</td><td><a href="content.html#70D93F0B-BF34-4DE5-B65E-3EFFB72C515F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB)</a></td><td>SKU Naming Update</td><td>10/11/24 07:15 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#70D93F0B-BF34-4DE5-B65E-3EFFB72C515F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:18 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#70D93F0B-BF34-4DE5-B65E-3EFFB72C515F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:05 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#70D93F0B-BF34-4DE5-B65E-3EFFB72C515F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:05 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Corrected 80MHz to 76.8MHz to reflect actual frequency from HAS</td><td>12/18/24 05:13 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Added MRTS</td><td>09/06/24 01:47 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Update max frequency for debug tool at 80MHz Flash.</td><td>04/30/24 03:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Updated R1 50MHz and FET component criteria assumption</td><td>01/19/24 03:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Updated R1 value for 50MHZ</td><td>12/22/23 02:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Updated R1 notes</td><td>10/27/23 09:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Updated R notes</td><td>10/27/23 09:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7143FA18-8A83-41CC-BEA4-F40DFBC8BD14" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</a></td><td>Update topology diagram. Added 80MHz guideline in notes</td><td>10/26/23 02:46 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.0</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Refine attachment quality</td><td>02/26/25 07:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.0</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Add in Toe Side HSIO routing</td><td>02/26/25 05:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.8</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Revise CEM connector vss pad to via dist 19mils</td><td>09/03/24 11:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Update MRTS</td><td>03/20/24 01:11 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>EM connector type</td><td>02/01/24 09:48 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:43 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>fill some info missing</td><td>11/30/23 09:00 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#72798BCF-B910-472D-8F86-C59D96915EDF" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</a></td><td>Updated title naming</td><td>05/09/24 03:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#72BF9C9A-F2E0-4884-87EF-DE3A17368569" target="contentwin">Low Speed I/O - EPD_ON</a></td><td>New EPD_ON topology</td><td>02/26/24 10:08 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Update MRTS</td><td>09/06/24 08:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Remove min length info and updated in segment length section, remove length matching between branches.</td><td>01/18/24 05:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Updated R1 value</td><td>12/21/23 10:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Updated buffer drive strength title</td><td>10/27/23 02:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#72CD94D5-2780-473B-A651-A61598D56C97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</a></td><td>Updates topology diagram and notes to match with diagram.</td><td>10/26/23 05:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:14 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Max segment length update</td><td>01/26/24 04:52 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Update section Length</td><td>06/20/23 08:18 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Outer WCK length update</td><td>06/16/23 10:40 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>MRTS update</td><td>03/20/24 03:37 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Pilot MRTS</td><td>03/19/24 05:55 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>MRTS update</td><td>03/19/24 04:58 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Remove entry notes since have min length with new schema 1.6</td><td>12/19/23 04:29 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>remove length matching section since we have updated in the main section </td><td>12/15/23 09:19 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Update to new format for Max Via </td><td>11/29/23 05:57 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73FA5723-F9ED-4339-AC79-6690DF55E150" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 05:02 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#74316F0E-1E4F-46CD-ABE8-019FDF07CB67" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only) - Mainstream, Tx</a></td><td> Barlow Ridge Type-C and DP Aux Topology material changed to None</td><td>07/22/24 08:29 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#74316F0E-1E4F-46CD-ABE8-019FDF07CB67" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only) - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#749E45DE-E121-4137-98EC-DC35F64A9EE4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology</a></td><td>Update MRTS</td><td>03/20/24 12:53 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#749E45DE-E121-4137-98EC-DC35F64A9EE4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#749E45DE-E121-4137-98EC-DC35F64A9EE4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology</a></td><td>fill some info missing</td><td>11/30/23 08:53 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#749E45DE-E121-4137-98EC-DC35F64A9EE4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology</a></td><td>fill some info missing</td><td>11/30/23 08:37 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#749E45DE-E121-4137-98EC-DC35F64A9EE4" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Barlow Ridge Topology</a></td><td>Change from internal to external </td><td>11/24/23 06:23 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>2.2</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>MRTS block name updated</td><td>02/27/25 08:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>MRTS name changed</td><td>02/27/25 08:50 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>via table added</td><td>02/27/25 08:26 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>Re-driver Diagram and Re-driver part number updated</td><td>02/17/25 03:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>Re-driver Topology is added</td><td>05/07/24 07:25 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#74B8E96F-1BA3-43CB-919C-EBA54B917616" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology</a></td><td>Re-driver Topology is added</td><td>05/07/24 07:25 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#75312EAF-E04B-4D74-ABF5-FD843AE07D3F" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Updated lengths</td><td>08/26/25 05:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) PCIe Gen5 CEM Topology material change to None</td><td>07/23/24 09:00 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) PCIe Gen5 CEM Topology material change to None</td><td>07/23/24 09:00 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>format change</td><td>03/08/24 08:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>format change</td><td>03/08/24 08:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>note for relaxation for T3 premium stackup</td><td>03/08/24 07:59 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>note for relaxation for T3 premium stackup</td><td>03/08/24 07:59 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>only update in number of length segments. to align with M.2 topology.</td><td>02/19/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>only update in number of length segments. to align with M.2 topology.</td><td>02/19/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>segment length increased</td><td>02/05/24 02:02 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>segment length increased</td><td>02/05/24 02:02 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>length relaxed to 157</td><td>02/05/24 02:00 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>length relaxed to 157</td><td>02/05/24 02:00 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>aligning segment length to max length.</td><td>11/23/23 11:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>aligning segment length to max length.</td><td>11/23/23 11:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>Removing laminate type EM355 in pier based on PIF meeting</td><td>11/13/23 05:41 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>Removing laminate type EM355 in pier based on PIF meeting</td><td>11/13/23 05:41 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.4</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>Update to internal only validation topology</td><td>08/04/23 03:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Mainstream, Rx,Tx</a></td><td>Update to internal only validation topology</td><td>08/04/23 03:58 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.1</td><td><a href="content.html#7551BC4C-D81F-4DDD-8DE1-3B149F242AF1" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Document moved</td><td>05/06/25 01:34 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.1</td><td><a href="content.html#7551BC4C-D81F-4DDD-8DE1-3B149F242AF1" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Update the Memory Power Plane Routing Guidelines Contents</td><td>05/06/25 01:32 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.1</td><td><a href="content.html#7551BC4C-D81F-4DDD-8DE1-3B149F242AF1" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Memory Power Plane Routing Guidelines</td><td>05/06/25 01:25 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.0</td><td><a href="content.html#7578F3DE-69B7-42C8-9202-270A92086D0A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Thin PCB, Rx,Tx, Post-Channel</a></td><td>Changed PCB category to Thin PCB</td><td>02/19/25 02:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology - Mainstream, Tx</a></td><td>Type-C AUX With Retimer Internal Cable Topology material changed to None</td><td>07/22/24 08:28 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology - Mainstream, Tx, Pre-Channel</a></td><td>(Internal only) DP TCP UHBR20 Retimer Topology material type changed to None</td><td>07/23/24 08:45 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75C4FFF0-BC25-48DA-B386-E9F1D034C997" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Updated typo correction in images</td><td>07/19/24 11:08 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>MPTS addition</td><td>05/28/24 12:22 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>MPTS addition</td><td>05/28/24 12:21 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Added to note</td><td>05/07/24 06:05 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>via name update</td><td>11/21/23 01:38 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>via numbers updated</td><td>11/21/23 01:37 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Number of via is added</td><td>11/21/23 01:37 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Notes update</td><td>06/16/23 11:12 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Topology Update</td><td>06/16/23 11:09 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7617A5CC-15F0-4A1D-9FCF-86EE3002FADD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Topology update</td><td>06/16/23 11:08 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>2.0</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology - Mainstream, Tx</a></td><td>max len guidelines</td><td>02/19/25 08:31 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology - Mainstream, Tx</a></td><td>Type-C AUX Cascaded Retimer Topology materiial cnaged to None</td><td>07/22/24 08:25 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7670AB98-E8EB-45C7-AD2B-2352472D6300" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Post-Channel</a></td><td>DP TCP UHBR20 Barlow Ridge Topology materiial changed to None</td><td>07/22/24 08:30 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7670AB98-E8EB-45C7-AD2B-2352472D6300" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Post-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7670AB98-E8EB-45C7-AD2B-2352472D6300" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology - Mainstream, Tx, Post-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology material changed to None</td><td>07/23/24 09:31 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added </td><td>12/20/23 02:24 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Rx,Tx</a></td><td>category changed to Mainstream</td><td>12/19/23 08:59 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#77EE52F0-BDA4-4343-8497-0EC209A3B7B7" target="contentwin">Low Speed I/O - VDD2PWRGOOD</a></td><td>New VDD2PWRGOOD topology</td><td>02/26/24 10:03 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>update flexi PDG doc #</td><td>02/05/24 07:54 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>update board trace characteristic assumptions</td><td>01/09/24 03:34 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated extended length support note</td><td>06/19/23 07:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 Device Down Topology material changed to None</td><td>07/23/24 09:30 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added </td><td>12/20/23 02:23 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Category changed to main Stream</td><td>12/19/23 08:55 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:45 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:45 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:12 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO3,BO2 Length Update</td><td>12/20/23 01:42 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>DQ inner Byte</td><td>06/16/23 08:31 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology material changed to None</td><td>07/23/24 09:45 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 06:24 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - Minimize DLVR Input Planes Exposure</a></td><td>Updated "VCCCORE" to "VCC_CORE"</td><td>02/20/24 04:14 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - Minimize DLVR Input Planes Exposure</a></td><td>Updated the naming of DLVR power plane </td><td>10/09/23 06:29 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - Minimize DLVR Input Planes Exposure</a></td><td>Updated the DLVR RFI mitigation info</td><td>06/16/23 06:41 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7BD8039E-4413-4A1F-B3CD-69642CD6C4CB" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology</a></td><td>update topology diagram</td><td>10/17/23 03:16 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7BD8039E-4413-4A1F-B3CD-69642CD6C4CB" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology</a></td><td>rename</td><td>10/17/23 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7BD8039E-4413-4A1F-B3CD-69642CD6C4CB" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology</a></td><td>update topology diagram</td><td>10/17/23 02:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>updating pin MRTS</td><td>07/09/24 04:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>MRTS Updated</td><td>05/17/24 04:55 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Edited notes on M.2 Connector Pin18</td><td>04/29/24 03:21 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Clear notes on Via stub</td><td>04/15/24 01:19 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Added notes to avoid Common mode noise coupling</td><td>03/25/24 10:37 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Removed unwanted notes</td><td>12/20/23 07:25 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Added maximum number of vias and stub details</td><td>12/20/23 07:15 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>changed the value for Via stub length</td><td>12/18/23 08:14 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Added note on Via stub</td><td>10/27/23 10:24 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Added Ground plane voiding recommendation for M.2 Connector pads</td><td>10/27/23 10:23 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Name Change</td><td>06/16/23 09:02 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>2.1</td><td><a href="content.html#7C1C3C20-1441-448C-9C9A-868BAC5AD26A" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 - LPCAMM2 E1 module</a></td><td>new data</td><td>04/24/25 07:32 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7D357FA1-3963-4136-9633-2124C2058003" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology - Segment Lengths</a></td><td>Update segment length table to match topology diagram</td><td>10/25/23 04:45 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D39ACD3-19E0-4954-97C3-B820775583DE" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology</a></td><td>MRTS</td><td>03/20/24 03:45 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7D39ACD3-19E0-4954-97C3-B820775583DE" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology</a></td><td>Remove entry notes since have min length with new schema 1.6</td><td>12/19/23 04:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7D39ACD3-19E0-4954-97C3-B820775583DE" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology</a></td><td>remove length matching section since it have updated in the main section </td><td>12/15/23 09:32 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7D39ACD3-19E0-4954-97C3-B820775583DE" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology</a></td><td>Update to new format of Max Vias</td><td>11/29/23 06:00 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 Device Down Topology material change to None</td><td>07/23/24 08:59 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 Device Down Topology material change to None</td><td>07/23/24 08:59 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>added segment to align to IPDS</td><td>02/12/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>added segment to align to IPDS</td><td>02/12/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>changing segment name to ensure working with IPDS with 4 Vias.</td><td>02/08/24 08:53 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>changing segment name to ensure working with IPDS with 4 Vias.</td><td>02/08/24 08:53 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>length increased to 215mm</td><td>02/05/24 01:56 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>length increased to 215mm</td><td>02/05/24 01:56 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:54 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>MRTS Update</td><td>07/03/24 03:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>MRTS update</td><td>07/03/24 02:23 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Move Notes 2 Table to Notes 1 Table</td><td>12/21/23 01:44 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Updated topology diagram and added M5 segment notes</td><td>11/22/23 09:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Update Diagram</td><td>11/22/23 08:57 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Update on eSPI 2 Load </td><td>11/22/23 07:16 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Update on PTL eSPI 2Load Device Down Topology</td><td>11/22/23 03:56 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Updated topology diagram.</td><td>10/09/23 06:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#7E5A9AEE-1B9D-4556-A919-C992231880F4" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Amended the typo</td><td>08/29/25 04:45 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.3</td><td><a href="content.html#7E5A9AEE-1B9D-4556-A919-C992231880F4" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Added RF Decoupling Capacitors on GFX Power Planes</td><td>07/16/25 06:12 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>notes</td><td>01/10/24 07:20 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>update tilte</td><td>10/04/23 09:15 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>typo</td><td>09/21/23 05:39 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>update word</td><td>09/20/23 09:55 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>typo</td><td>09/20/23 09:41 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>update topology guide</td><td>09/20/23 06:58 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>New Topology</td><td>09/20/23 06:56 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>2.2</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI Re-timer MRTS is updated</td><td>04/29/24 01:24 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI Re-timer MRTS is updated</td><td>04/29/24 01:24 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI Re-timer MRTS is updated</td><td>04/29/24 01:24 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>Added comment on Re-timer compliance</td><td>03/15/24 07:59 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>Added comment on Re-timer compliance</td><td>03/15/24 07:59 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>Added comment on Re-timer compliance</td><td>03/15/24 07:59 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI Topology changed from Re-driver to Re-timer</td><td>03/15/24 04:47 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI Topology changed from Re-driver to Re-timer</td><td>03/15/24 04:47 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI Topology changed from Re-driver to Re-timer</td><td>03/15/24 04:47 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI 12G partnumber is updated</td><td>02/13/24 10:46 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI 12G partnumber is updated</td><td>02/13/24 10:46 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#7EF0ABE3-A615-439A-A0B7-6D7E12F37A22" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology</a></td><td>HDMI 12G partnumber is updated</td><td>02/13/24 10:46 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.8</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Update MRTS info</td><td>09/06/24 08:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Update MRTS Signal Group</td><td>09/06/24 08:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:51 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Update spacing requirement</td><td>06/16/23 01:23 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Update A_I3C_SCL and A_I3C_SDA pin name.</td><td>06/15/23 07:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>new naming SKU</td><td>10/09/24 09:50 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:16 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>REV0.7</td><td>12/11/23 02:16 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>REV0.7</td><td>12/11/23 02:15 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>Naming change to general</td><td>06/16/23 12:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>Naming change to general</td><td>06/16/23 12:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>Naming change to general</td><td>06/16/23 12:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB)</a></td><td>Naming change to general</td><td>06/16/23 12:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>2.2</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Updated reference plane guidelines</td><td>06/27/25 07:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:18 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>removed extra space detail notes.</td><td>11/19/24 08:11 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Removed EPR related notes under AC cap, CRx &amp; Rc of Type-C TBT+USB+DP 40G Cascaded Retimer Topology. Also added AC return current path capacitor notes based on feedback from Tomer and Albert chang</td><td>11/16/24 02:15 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.9</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Updated Rc value</td><td>10/07/24 09:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Clarified Gothic Bridge support</td><td>10/07/24 09:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Added Gothic Bridge support</td><td>10/07/24 09:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>Added MRTS</td><td>03/22/24 05:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology</a></td><td>notes</td><td>01/10/24 07:17 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>DP TCP UHBR20 Cascaded Retimer/Mux topology material type changed to None</td><td>07/23/24 08:44 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>Updated length guidelines</td><td>07/18/24 09:27 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>updated max length note for M4</td><td>05/08/24 01:40 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>length update</td><td>05/08/24 01:15 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>updated length</td><td>05/08/24 12:31 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>updated prechannel2</td><td>05/03/24 08:14 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>minor</td><td>05/03/24 08:13 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#8090423A-75EE-415D-BFAF-776E9E724D6E" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Pre-Channel 2</a></td><td>Updated the segment length </td><td>05/03/24 08:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.3</td><td><a href="content.html#81E5DA6F-3A8D-459D-B9C5-8C502A3FDCF0" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Added Graphic (GFX) Power Planes RFI Design Guidelines contents</td><td>07/16/25 06:07 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.3</td><td><a href="content.html#81E5DA6F-3A8D-459D-B9C5-8C502A3FDCF0" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Added new Graphic Power Planes RFI Design Guidelines</td><td>07/16/25 06:05 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#827C0516-9256-429E-8CBB-396FE92BC3F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:23 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#827C0516-9256-429E-8CBB-396FE92BC3F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>length change</td><td>06/17/23 05:53 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Added MRTS details</td><td>09/24/24 02:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated topology diagram</td><td>09/24/24 02:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>remove reduced max length section</td><td>10/16/23 05:18 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>update min length requirement</td><td>10/16/23 05:03 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated CPU buffer drive strength and reduce max length notes</td><td>06/16/23 06:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Added MRTS details</td><td>09/23/24 09:05 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated min length notes</td><td>09/06/24 08:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>10/26/23 02:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>updated R1 Value from single resistor solution to length base</td><td>10/26/23 01:00 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>update R1 resistor placement/value and topology diagram</td><td>10/17/23 10:08 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>update topology diagram, R1 value and placement</td><td>10/16/23 05:14 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>update min length requirement</td><td>10/16/23 05:00 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated CPU buffer drive strength notes</td><td>06/16/23 05:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#85386260-9C87-4536-949F-E5D90A602E56" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - System Efficient ESD Design (SEED)</a></td><td>Update document number and name</td><td>06/07/24 04:03 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>2.2</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>04/18/24 03:31 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>04/18/24 03:31 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS update</td><td>04/18/24 03:20 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.2</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS update</td><td>04/18/24 03:20 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:36 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:36 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:31 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:31 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:28 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:28 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 10:05 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 10:05 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.4</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>UHBR20 Barlow Ridge is POR topology. </td><td>07/19/23 04:32 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Barlow Ridge Topology</a></td><td>UHBR20 Barlow Ridge is POR topology. </td><td>07/19/23 04:32 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</a></td><td>Add MRTS</td><td>03/20/24 09:31 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</a></td><td>Add MRTS</td><td>03/20/24 06:56 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</a></td><td>update max via count</td><td>12/19/23 03:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</a></td><td>add via max count </td><td>12/19/23 03:28 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</a></td><td>update topology diagram</td><td>10/17/23 02:22 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85D01DD8-F182-4255-9FF4-369698BE3C6A" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#85D01DD8-F182-4255-9FF4-369698BE3C6A" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</a></td><td>update segment name</td><td>12/20/23 03:10 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#85D01DD8-F182-4255-9FF4-369698BE3C6A" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</a></td><td>update M3 segment length and added M_cable length requirement</td><td>11/21/23 04:40 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>Update Diagram based on Vendor Feedback</td><td>12/08/23 07:17 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>update diagram</td><td>10/24/23 03:12 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8687CA60-30A0-4260-B157-0D944093C644" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2)</a></td><td>name change</td><td>01/18/24 05:49 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8687CA60-30A0-4260-B157-0D944093C644" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2)</a></td><td>name change</td><td>01/18/24 05:49 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8687CA60-30A0-4260-B157-0D944093C644" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2)</a></td><td>New section for the LPCAMM2</td><td>01/18/24 05:27 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8687CA60-30A0-4260-B157-0D944093C644" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2)</a></td><td>New section for the LPCAMM2</td><td>01/18/24 05:27 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology material changed to None</td><td>07/23/24 09:43 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 06:18 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:13 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Max segment length update</td><td>01/26/24 04:52 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Update section Length</td><td>06/20/23 08:21 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>DQ Length update</td><td>06/16/23 10:16 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Length update</td><td>06/16/23 08:37 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8842935F-0602-4FD3-A8B1-5CD00E1B2A52" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology - Mainstream, Rx,Tx</a></td><td>Type-C USB - Gen1x1 Type-A Topology material changed to None</td><td>07/23/24 09:25 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8842935F-0602-4FD3-A8B1-5CD00E1B2A52" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8895650F-9B30-4025-B3FA-6D43E6CC8976" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:24 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8895650F-9B30-4025-B3FA-6D43E6CC8976" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>length change</td><td>06/17/23 05:54 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>MRTS</td><td>03/21/24 09:26 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>update via count and note</td><td>12/19/23 06:18 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>add max via count</td><td>12/19/23 03:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>update topology diagram</td><td>10/24/23 03:13 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:13 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Max segment length update</td><td>01/26/24 04:51 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>BO1 Length Update</td><td>12/20/23 01:15 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Length update</td><td>06/16/23 10:48 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Post channel material changed to none</td><td>07/23/24 09:22 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Adding post channel segment lengths</td><td>10/27/23 10:43 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8978416F-DAD5-47AB-B477-AF90EBE522EE" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology</a></td><td>typo</td><td>10/17/23 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8978416F-DAD5-47AB-B477-AF90EBE522EE" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology</a></td><td>internal use</td><td>10/17/23 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8978416F-DAD5-47AB-B477-AF90EBE522EE" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology</a></td><td>rename</td><td>10/17/23 02:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 01:03 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td> PCIe Gen2 Internal Cable Topology material change to None</td><td>07/23/24 08:54 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8B00EFD8-3937-4916-A556-49799AC2E6E4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M4 and M6 segment, updated min and max length info</td><td>01/18/24 06:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8B00EFD8-3937-4916-A556-49799AC2E6E4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch MAF (Device Down) Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length to match topology diagram</td><td>10/26/23 01:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC</a></td><td>0.7</td><td>12/18/23 05:36 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC</a></td><td>0.7</td><td>12/18/23 05:36 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC</a></td><td>0.7</td><td>12/16/23 05:02 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC</a></td><td>0.7</td><td>12/16/23 05:02 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC</a></td><td>0.7</td><td>12/16/23 04:11 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC</a></td><td>0.7</td><td>12/16/23 04:11 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.8</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Wrong entry</td><td>08/27/24 04:46 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>1.8</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Updated the PCB type</td><td>08/27/24 04:44 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen 1-3 - PCIe Gen1 Device Down Topology material changed to None</td><td>07/23/24 08:52 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:15 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8C88E92D-B8F4-4948-8626-DCFD09F9FA5E" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer Topology - Mainstream, Tx</a></td><td>Type-C AUX MUX With Retimer Topology material changed to None</td><td>07/22/24 08:26 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8CA2BACC-64E3-4C2C-AEAD-37969D1A9DF1" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated M1 and M2 segment length info to reflect latest topology diagram</td><td>10/26/23 02:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8CBA9C82-7B52-4D3D-9C26-1510A86AF29A" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>remove segment note as already mention in topology notes</td><td>02/05/24 08:58 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8CBA9C82-7B52-4D3D-9C26-1510A86AF29A" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Change in segment max length, max length segment note and max length total</td><td>10/25/23 07:18 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Added MRTS details</td><td>09/25/24 06:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Added CPU buffer drive strength notes</td><td>06/16/23 06:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Updated signal name notes</td><td>06/16/23 06:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>category update</td><td>01/25/24 06:41 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>category update</td><td>01/25/24 06:41 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Stackup Name &amp; Length update</td><td>01/25/24 05:33 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</a></td><td>Stackup Name &amp; Length update</td><td>01/25/24 05:33 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#8DFC1B5D-D95F-4A11-9954-C44105534429" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 1.5 Gsps Topology</a></td><td>Added 1.5 Gsps topology to keep uniform with 404/204 guidelines</td><td>08/29/25 08:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Revise M.2 connector vss pad to via dist 19mils</td><td>09/03/24 11:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Update MRTS</td><td>03/20/24 01:07 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>fill some info missing</td><td>11/30/23 08:56 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:48 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:13 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:21 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>max length update</td><td>01/26/24 04:49 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Update section Length</td><td>06/20/23 08:43 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Length update</td><td>06/16/23 08:24 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8F5CED27-C70C-4365-B037-6248481402F3" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>WCK length</td><td>06/16/23 08:23 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8FA5E6CD-9853-465F-B2CA-4FB305465D76" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated segment length to reflect on latest topology updates</td><td>10/24/23 03:16 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#8FF4588C-8287-443D-8B7A-9E5313C17324" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length info and its note</td><td>01/18/24 05:52 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8FF4588C-8287-443D-8B7A-9E5313C17324" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update segment length table to match topology diagram. </td><td>10/26/23 10:26 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 04:13 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 04:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 03:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 01:19 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 01:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.8</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Wrong entry</td><td>08/27/24 04:47 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>1.8</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Updated the PCB type</td><td>08/27/24 04:44 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen1 Internal Cable Topology material changed to None</td><td>07/23/24 08:53 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:15 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.1</td><td><a href="content.html#9034F6E6-1D4E-441F-9844-9CF82F6B6300" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</a></td><td>Max Length</td><td>05/13/25 08:00 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#9034F6E6-1D4E-441F-9844-9CF82F6B6300" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</a></td><td>Added Material Classification for Mid Loss and reduced length</td><td>03/25/25 08:32 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#905855AE-EB25-4ECC-BA37-DF2646427941" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</a></td><td>Notes updated</td><td>07/25/24 05:16 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#905855AE-EB25-4ECC-BA37-DF2646427941" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</a></td><td>Lengths and Notes updated</td><td>07/25/24 03:04 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#905855AE-EB25-4ECC-BA37-DF2646427941" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</a></td><td>Material type updated</td><td>02/29/24 09:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#905855AE-EB25-4ECC-BA37-DF2646427941" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</a></td><td>BI LENGTH UPDATED</td><td>02/29/24 09:34 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#905855AE-EB25-4ECC-BA37-DF2646427941" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</a></td><td>Document moved</td><td>02/29/24 09:25 AM</td><td>Yogita</td></tr><tr><td /><td>1.2</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Updated VCCRTC net name</td><td>04/29/24 02:42 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Updated RTC clock net name (+VCCRTC)</td><td>04/26/24 07:12 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9181A08D-A592-43E5-9734-A5EB50F57858" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#92A90F50-DCC3-4A29-BCAD-1C89A9617159" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>adding a new section for the DDR5 VDD2 rail</td><td>10/26/23 10:14 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Material Classification</td><td>03/25/25 08:30 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>CNVio3 Device Down Topology material selection changed to None</td><td>07/22/24 08:09 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>CNVio3 Device Down Topology material selection changed to None</td><td>07/22/24 08:09 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Maximum Route Length Details</td><td>10/18/23 03:20 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added Maximum Route Length Details</td><td>10/18/23 03:20 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed DSL </td><td>06/16/23 09:06 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed DSL </td><td>06/16/23 09:06 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#937866DF-6AF0-413D-AE46-0B779E54BBFA" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SCL</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:46 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#93847CE4-2732-4CFD-961D-DFC629EA536C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB)</a></td><td>new SKU naming</td><td>10/09/24 09:45 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#93847CE4-2732-4CFD-961D-DFC629EA536C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:16 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#93847CE4-2732-4CFD-961D-DFC629EA536C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB)</a></td><td>REV0.,7</td><td>12/11/23 02:14 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</a></td><td>added Gothic Bridge. one with integrated PD controller</td><td>11/19/24 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.8</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</a></td><td>Adding AUX Retimer Internal Cable Topology</td><td>08/20/24 03:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</a></td><td>updated ESD guidelines</td><td>07/22/24 06:51 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</a></td><td>updated EMC GUIDELINES</td><td>07/03/24 07:48 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#93C492F3-F547-4B52-AB49-7C52D46302F9" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Change length for max frequency 25MHz</td><td>11/20/24 09:34 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#9496B670-E5EE-4A3D-8225-B8C8D8EF00F3" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Correct SPI0 80MHz to 76.8MHz</td><td>12/10/24 06:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9496B670-E5EE-4A3D-8225-B8C8D8EF00F3" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Added 80MHz Flash segment length table for 2-load MAF.</td><td>10/26/23 10:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.2</td><td><a href="content.html#94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>MRTS UPDATE</td><td>03/22/24 09:57 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:29 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>via count added according to latest version</td><td>12/19/23 09:04 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.5</td><td><a href="content.html#951AC82A-566C-4EC5-B4AC-AA9018494C94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</a></td><td>Notes updated</td><td>07/25/24 05:14 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#951AC82A-566C-4EC5-B4AC-AA9018494C94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</a></td><td>Notes updated</td><td>07/25/24 05:10 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#951AC82A-566C-4EC5-B4AC-AA9018494C94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</a></td><td>Notes updated</td><td>07/25/24 02:55 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#951AC82A-566C-4EC5-B4AC-AA9018494C94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</a></td><td>Material type updated</td><td>02/29/24 09:44 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#951AC82A-566C-4EC5-B4AC-AA9018494C94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</a></td><td>BI Lengths updated</td><td>02/29/24 09:28 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#951AC82A-566C-4EC5-B4AC-AA9018494C94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</a></td><td>Document moved</td><td>02/29/24 09:23 AM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>MRTS update</td><td>03/20/24 03:39 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>pilot MRTS</td><td>03/19/24 05:54 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>MRTS update</td><td>03/19/24 05:01 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>Remove entry notes since have min length with new schema 1.6</td><td>12/19/23 04:32 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>remove length matching section since we have updated in the main section </td><td>12/15/23 09:26 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>Update to new format of Max Vias</td><td>11/29/23 05:59 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</a></td><td>add MRTS</td><td>03/21/24 09:16 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</a></td><td>update max via count</td><td>12/19/23 03:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</a></td><td>add via max count </td><td>12/19/23 03:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</a></td><td>Update topology diagram</td><td>10/17/23 02:15 AM</td><td>Chai, Ming Dak</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#976414CE-5B98-4DFE-A864-E7D694577A6B" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology</a></td><td>Changed speed to 2.16 Gsps from 2.159</td><td>08/29/25 08:28 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#976414CE-5B98-4DFE-A864-E7D694577A6B" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology</a></td><td>Added 2.159 Gsps</td><td>08/26/25 08:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#976F65D2-959F-4463-956C-079CD62E5788" target="contentwin">Low Speed I/O - GPIO RCOMP</a></td><td>Update typo error</td><td>09/04/24 04:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#976F65D2-959F-4463-956C-079CD62E5788" target="contentwin">Low Speed I/O - GPIO RCOMP</a></td><td>RCOMP tline spec added</td><td>02/01/24 10:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#976F65D2-959F-4463-956C-079CD62E5788" target="contentwin">Low Speed I/O - GPIO RCOMP</a></td><td>Add max length limit for reference</td><td>10/27/23 01:00 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#976F65D2-959F-4463-956C-079CD62E5788" target="contentwin">Low Speed I/O - GPIO RCOMP</a></td><td>Updated RCOMP for GPIO as "GPIO RCOMP", removed the RCOMP table diagram.</td><td>10/02/23 11:57 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.4</td><td><a href="content.html#976F65D2-959F-4463-956C-079CD62E5788" target="contentwin">Low Speed I/O - GPIO RCOMP</a></td><td>Updated requirements</td><td>08/04/23 10:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#977F0B15-2398-4900-8D88-5966F5E90616" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</a></td><td>Notes updated</td><td>07/25/24 05:16 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#977F0B15-2398-4900-8D88-5966F5E90616" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</a></td><td>Lengths and notes updated</td><td>07/25/24 03:06 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#977F0B15-2398-4900-8D88-5966F5E90616" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</a></td><td>Material type updated</td><td>02/29/24 09:46 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#977F0B15-2398-4900-8D88-5966F5E90616" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</a></td><td>BI LENGTH UPDATED</td><td>02/29/24 09:37 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#977F0B15-2398-4900-8D88-5966F5E90616" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</a></td><td>Document moved</td><td>02/29/24 09:25 AM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#979CBBD2-1139-4E9A-8F5D-DF5008DCC81F" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</a></td><td>Notes updated</td><td>07/25/24 05:17 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#979CBBD2-1139-4E9A-8F5D-DF5008DCC81F" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</a></td><td>Lengths and Notes updated</td><td>07/25/24 03:07 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#979CBBD2-1139-4E9A-8F5D-DF5008DCC81F" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</a></td><td>Material type updated</td><td>02/29/24 09:46 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#979CBBD2-1139-4E9A-8F5D-DF5008DCC81F" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</a></td><td>BI LENGTHS UPDATED</td><td>02/29/24 09:35 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#979CBBD2-1139-4E9A-8F5D-DF5008DCC81F" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</a></td><td>Document moved</td><td>02/29/24 09:17 AM</td><td>Yogita</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#97BDE504-0E50-493D-A82F-A0863DA44DAE" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Updated lengths for premium mid loss</td><td>08/26/25 08:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#97BDE504-0E50-493D-A82F-A0863DA44DAE" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Updated lengths for premium mid loss</td><td>08/26/25 08:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#98E8F77C-1BCC-45A8-ADB9-AF8FC44B1B1F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology</a></td><td>MRTS Update</td><td>03/20/24 03:40 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#98E8F77C-1BCC-45A8-ADB9-AF8FC44B1B1F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology</a></td><td>Remove entry notes since have min length with new schema 1.6</td><td>12/19/23 04:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#98E8F77C-1BCC-45A8-ADB9-AF8FC44B1B1F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology</a></td><td>remove length matching section since it have updated in the main section </td><td>12/15/23 09:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#98E8F77C-1BCC-45A8-ADB9-AF8FC44B1B1F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology</a></td><td>Update to new format of Max Vias</td><td>11/29/23 06:01 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>2.1</td><td><a href="content.html#98FA2DF4-C14F-48D5-B3A9-4665BB25E68E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length notes</td><td>04/23/25 02:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#98FA2DF4-C14F-48D5-B3A9-4665BB25E68E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated segment length and added min length note.</td><td>03/20/24 07:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#98FA2DF4-C14F-48D5-B3A9-4665BB25E68E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length table according to topology diagram</td><td>10/26/23 03:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#98FDA96A-3F10-452A-B773-5B932AF297AB" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated HS Diff Signal Routing Table</td><td>11/29/24 06:13 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#98FDA96A-3F10-452A-B773-5B932AF297AB" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated HS Differential Sig Routing Table</td><td>11/28/24 07:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#98FDA96A-3F10-452A-B773-5B932AF297AB" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated High Speed Differential Signal Routing Recommendation Table</td><td>11/28/24 03:33 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#98FDA96A-3F10-452A-B773-5B932AF297AB" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated the High Speed Differential Signal Routing Recommendations table</td><td>11/27/24 11:54 PM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#98FDA96A-3F10-452A-B773-5B932AF297AB" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated High Speed Differential Signal Routing Recommendations Table</td><td>11/05/24 12:19 PM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#98FDA96A-3F10-452A-B773-5B932AF297AB" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated High Speed Differential Signal Routing Recommendations Table</td><td>11/05/24 12:13 PM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS details</td><td>09/26/24 01:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:57 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Added Max Length Segment Note</td><td>10/25/23 07:20 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#994605BC-ACB3-4856-982E-6F7059733BD9" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Added CPU buffer drive strength notes and updated signal name</td><td>06/16/23 06:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9979D283-B6FE-4306-BEFB-3A92922A746A" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated segment length to reflect latest topology diagram</td><td>10/24/23 03:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9979D283-B6FE-4306-BEFB-3A92922A746A" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Removed I2S2.</td><td>10/09/23 06:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#99E6765B-2670-42E5-A889-9FE6940D3DEC" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:24 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#99E6765B-2670-42E5-A889-9FE6940D3DEC" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>length change</td><td>06/17/23 05:54 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>1.65</td><td>2.2.1</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Note updated for HDMI RE-timer post-channel</td><td>07/08/25 04:22 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>HDMI TCP Re-timer 12G Topology material changed to None</td><td>07/23/24 08:49 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>HDMI Re-timer post channel length is updated</td><td>03/15/24 05:09 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>HDMI Re-timer post channel length is updated</td><td>03/15/24 05:09 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>HDMI Re-timer post channel length is updated</td><td>03/15/24 05:09 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Post-channel length is updated to TBD</td><td>02/13/24 10:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Post-channel length is updated to TBD</td><td>02/13/24 10:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Post-channel length is updated to TBD</td><td>02/13/24 10:51 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A00C2A2-D7F2-46FC-86F3-0B102949100B" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Pre channel material changed to None</td><td>07/23/24 09:21 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>10/10/23 10:37 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/21/23 05:43 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/20/23 07:02 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>2.1</td><td><a href="content.html#9A96826A-2BBE-488E-8B09-0399123849E0" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1</a></td><td>name update</td><td>04/24/25 07:18 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added MRTS</td><td>09/06/24 02:06 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated R1, R3 and R4 value</td><td>03/22/24 04:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated min length notes</td><td>10/27/23 09:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Corrected topology diagram</td><td>10/26/23 03:54 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 03:52 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#9B1E4989-CCB4-424E-8036-51351ADF40D1" target="contentwin">Electromagnetic Compatibility - EMC Audio - DMIC EMI/ RFI Risk</a></td><td>removed "copy" word</td><td>09/03/24 06:14 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9B2AB994-7B33-48AE-BA69-5F2F7E5C6888" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M1, M4 and M5  segment and min length info and its note</td><td>01/18/24 06:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B2AB994-7B33-48AE-BA69-5F2F7E5C6888" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length to match topology diagram. </td><td>10/26/23 02:21 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#9B9A868A-25A8-45DB-8B70-156DAE1F2C2D" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:47 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9B9A868A-25A8-45DB-8B70-156DAE1F2C2D" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:13 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9B9A868A-25A8-45DB-8B70-156DAE1F2C2D" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9B9A868A-25A8-45DB-8B70-156DAE1F2C2D" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO3,BO2 Length Update</td><td>12/20/23 01:43 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9A868A-25A8-45DB-8B70-156DAE1F2C2D" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>RDQS length</td><td>06/16/23 08:32 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen4 M.2 Topology material change to None</td><td>07/23/24 08:58 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen4 M.2 Topology material change to None</td><td>07/23/24 08:58 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated topology title for PTL-PH</td><td>08/26/25 04:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated topology title for PTL-PH</td><td>08/26/25 04:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated topology title for PTL-PH</td><td>08/26/25 04:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated topology title for PTL-PH</td><td>08/26/25 04:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated topology title for PTL-PH</td><td>08/26/25 04:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:16 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:16 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:16 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:16 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:16 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added MRTS diagram</td><td>03/22/24 04:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9BC3EB4B-2507-4268-916C-31C1A85931FC" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9C1BB3C1-7911-483D-ABC2-DF41143512D4" target="contentwin">High Speed I/O - Differential Clock</a></td><td>added notes length matching for different PCIe GEN</td><td>12/15/23 09:17 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9C1BB3C1-7911-483D-ABC2-DF41143512D4" target="contentwin">High Speed I/O - Differential Clock</a></td><td>update new format for length matching and added notes to describe the length matching</td><td>11/29/23 05:44 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updates Freq info</td><td>10/16/24 04:16 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Added MRTS details</td><td>09/24/24 03:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update max frequency notes</td><td>02/08/24 07:19 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update frequency value</td><td>02/08/24 07:17 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:16 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated max frequency info</td><td>10/26/23 05:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated topology diagram</td><td>10/25/23 05:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>updated topology diagram</td><td>10/18/23 05:57 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>updated R1 value, included R1 placement note, updated trace spacing requirement</td><td>10/18/23 05:53 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated CPU Buffer driver strength note</td><td>06/19/23 06:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#9C658E8E-EB6B-4C96-ABB6-AD0D5CD1C420" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Reference Discontinuity</a></td><td>Renamed Reference Discontinuity</td><td>09/03/24 04:52 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#9C658E8E-EB6B-4C96-ABB6-AD0D5CD1C420" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Reference Discontinuity</a></td><td>Renamed the Reference Discontinuity subsection</td><td>09/03/24 04:52 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9CD8FACF-C344-49F8-90A6-AA1B6EBADE37" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:16 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9CD8FACF-C344-49F8-90A6-AA1B6EBADE37" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Max segment length update</td><td>01/26/24 04:55 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9CD8FACF-C344-49F8-90A6-AA1B6EBADE37" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO2 Length Update</td><td>12/20/23 01:17 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9CD8FACF-C344-49F8-90A6-AA1B6EBADE37" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO/BI order change</td><td>06/16/23 10:30 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9CD8FACF-C344-49F8-90A6-AA1B6EBADE37" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Separating Inner &amp; Outer </td><td>06/16/23 10:27 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9D914BF2-6C0F-4921-A614-1475847843B0" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Add M3 Length</td><td>10/24/23 03:08 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update notes</td><td>01/19/24 02:24 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update figure with available tolerance (%)</td><td>01/18/24 07:35 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update the figure</td><td>12/18/23 09:16 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update on capacitor notes</td><td>12/18/23 04:52 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update the external capacitor notes</td><td>12/15/23 09:47 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update VIA table based on new schema 1.6</td><td>12/15/23 09:40 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Figure update with recommended value</td><td>10/27/23 03:21 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>edit notes</td><td>03/25/24 03:27 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update sentences</td><td>03/21/24 04:25 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update notes</td><td>01/19/24 02:23 PM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>More clearer notes for reference plane</td><td>12/21/23 06:05 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update the figure</td><td>12/18/23 09:21 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update the capacitor notes</td><td>12/18/23 04:54 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update capacitance notes</td><td>12/15/23 09:52 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update VIA based on new schema 1.6</td><td>12/15/23 09:51 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update the drawing and recommended value</td><td>10/27/23 03:19 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Change figure to TBD</td><td>06/16/23 09:44 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Change TBD in the figure</td><td>06/16/23 08:06 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>External Capacitor value notes edit</td><td>06/14/23 07:22 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.9</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Added MRTS details</td><td>09/23/24 08:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Removed branch length matching note</td><td>02/20/24 04:40 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated buffer setting notes</td><td>10/26/23 03:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated CPU Buffer driver strength and signal name note</td><td>06/19/23 07:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#9FCFB511-EB37-40E0-9BD0-1B2241C492A1" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology (Internal Only) - Mainstream, Tx</a></td><td>Type-C AUX No Retimer Internal Cable Topology material changed to None</td><td>07/22/24 08:27 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9FCFB511-EB37-40E0-9BD0-1B2241C492A1" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology (Internal Only) - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A034E9F2-1390-4B79-939E-D87C97916ACF" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update segment length table to match topology diagram</td><td>10/25/23 04:35 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A056E8B6-F8C3-4A1A-BD7B-FD891949B84B" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C Fast Mode Plus (1 MHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:43 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) UFS M.2 Topology material changed to None</td><td>07/23/24 09:47 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</a></td><td>Add mainstream</td><td>12/20/23 07:21 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</a></td><td>fill missing info</td><td>11/30/23 10:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS M.2 Topology - Mainstream, Rx,Tx</a></td><td>Update segment and max length </td><td>10/27/23 01:40 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.8</td><td><a href="content.html#A15A0651-F5F2-47ED-831A-63C7D3872660" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only)</a></td><td>minor</td><td>08/14/24 10:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.8</td><td><a href="content.html#A15A0651-F5F2-47ED-831A-63C7D3872660" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only)</a></td><td>minor</td><td>08/14/24 10:40 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A15A0651-F5F2-47ED-831A-63C7D3872660" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only)</a></td><td>Removed Barlow Ridge DP Aux topology diagram from "Barlow Ridge Type-C and DP Aux Topology as it was for DDI type DP</td><td>05/14/24 03:12 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A15A0651-F5F2-47ED-831A-63C7D3872660" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology (Internal Only)</a></td><td>Barlow ridge is a POR topology</td><td>11/24/23 06:16 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.2</td><td><a href="content.html#A23D9C59-C2A9-4976-BC63-A8C031A6843C" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A23D9C59-C2A9-4976-BC63-A8C031A6843C" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>MRTS change</td><td>03/22/24 10:33 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A23D9C59-C2A9-4976-BC63-A8C031A6843C" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:34 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A23D9C59-C2A9-4976-BC63-A8C031A6843C" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Max Via count added to support  latest Version</td><td>12/19/23 09:29 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4" target="contentwin">High Speed I/O - Type-C USB - (Internal Validation) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>(Internal Validation) Gen2x1 Type-A Redriver Topology post channel material updated to None</td><td>07/23/24 09:28 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4" target="contentwin">High Speed I/O - Type-C USB - (Internal Validation) Gen2x1 Type-A Redriver Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) UFS Add-in-card Topology material changed to None</td><td>07/23/24 09:47 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</a></td><td>update category</td><td>12/19/23 06:31 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</a></td><td>fill missing info</td><td>11/30/23 10:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.4</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</a></td><td>Update Tline type for M1, and update M2 length</td><td>07/06/23 05:20 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.4</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Mainstream, Rx,Tx</a></td><td>Update Tline type for M1, and update M2 length</td><td>07/06/23 05:20 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Name changes</td><td>06/15/23 08:10 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Name changes</td><td>06/15/23 08:10 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Name changes</td><td>06/15/23 08:10 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Name changes</td><td>06/15/23 08:10 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 Back Panel or External Topology material changed to None</td><td>07/23/24 09:29 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added </td><td>12/20/23 02:18 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Rx,Tx</a></td><td>category changed to Main stream</td><td>12/19/23 05:04 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:02 PM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Change MRTS cable name</td><td>05/16/24 09:04 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Update MRTS</td><td>03/20/24 01:33 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Edit redundant info</td><td>02/19/24 06:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:38 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>fill missing info</td><td>11/30/23 09:43 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.8</td><td><a href="content.html#A49158B6-FD13-47F1-A6B1-39880079674C" target="contentwin">Electromagnetic Compatibility - Antenna Barricade Technology</a></td><td>Update on wording</td><td>09/03/24 07:41 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:13 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Max segment length update</td><td>01/26/24 04:52 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Update section Length</td><td>06/20/23 08:20 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Length update</td><td>06/16/23 10:34 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Updated one typo in figure</td><td>07/19/24 10:55 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>MPTS for reset update</td><td>05/28/24 12:14 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>MTPS for reset</td><td>05/28/24 12:05 PM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>MPTS Addition</td><td>05/28/24 11:56 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Name Updated</td><td>05/07/24 06:14 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Added to notes</td><td>05/07/24 06:06 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Updated comments</td><td>02/26/24 04:05 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Update thickness to 0.9mm</td><td>02/14/24 05:37 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Number of Via additon </td><td>11/21/23 01:33 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Topology update</td><td>06/16/23 11:00 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>WCK Topology Change</td><td>06/16/23 08:07 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>WCK Notes update</td><td>06/16/23 08:01 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Change of WCK topology</td><td>06/16/23 07:59 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:00 PM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Change MRTS cable name</td><td>05/16/24 09:05 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Update MRTS</td><td>03/20/24 01:28 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Edit redundant info</td><td>02/19/24 06:01 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:35 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>fill missing info</td><td>11/30/23 09:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A7B8379C-2741-4204-BC59-E66A52A13943" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Mainstream, Rx</a></td><td>CSI DPHY - CSI Main Link Up To 1.5 Gbps Topology material selection changed to None</td><td>07/22/24 08:18 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A7B8379C-2741-4204-BC59-E66A52A13943" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Mainstream, Rx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#A7C669CC-2262-4A2E-8DF9-D1759D155C8A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:17 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A7C669CC-2262-4A2E-8DF9-D1759D155C8A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO2 Length Update</td><td>12/20/23 01:18 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A7C669CC-2262-4A2E-8DF9-D1759D155C8A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>WCK Inner </td><td>06/16/23 10:43 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.8</td><td><a href="content.html#A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology</a></td><td>Update MRTS info</td><td>09/06/24 08:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology</a></td><td>Added MRTS</td><td>09/06/24 08:12 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology</a></td><td>Update topology diagram and branch length.</td><td>10/25/23 04:43 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#A8FEFED0-3062-4FA3-BE2D-D53694A27E5F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Differential Clock - PCIe Gen5 Add-in Card Clock Topology material changed to None</td><td>07/22/24 08:23 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A8FEFED0-3062-4FA3-BE2D-D53694A27E5F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Update the PCB category</td><td>12/19/23 04:58 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A8FEFED0-3062-4FA3-BE2D-D53694A27E5F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>min length new schema 1.6</td><td>12/19/23 04:25 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A8FEFED0-3062-4FA3-BE2D-D53694A27E5F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>update min length new schema 1.6</td><td>12/19/23 04:24 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A8FEFED0-3062-4FA3-BE2D-D53694A27E5F" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#AA4FE83D-A0B5-48CA-B460-BAF4F75C25C8" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Mainstream, Rx</a></td><td>CSI DPHY - CSI Main Link Up To 2.5 Gbps Topology material changed to None</td><td>07/22/24 08:21 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AA4FE83D-A0B5-48CA-B460-BAF4F75C25C8" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Mainstream, Rx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#AB3FD2DA-986B-42C6-BF23-533D2D1E890F" target="contentwin">High Speed I/O - HDMI TCP - (Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology - Mainstream, Tx, Pre-Channel</a></td><td>Pre-channel length is updated</td><td>11/06/24 05:32 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.2</td><td><a href="content.html#ABB5DEAC-42CA-4874-BB0F-385637FADA17" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#ABB5DEAC-42CA-4874-BB0F-385637FADA17" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</a></td><td>updated</td><td>02/20/25 08:35 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#ABB5DEAC-42CA-4874-BB0F-385637FADA17" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</a></td><td>cable assembly notes are reworded</td><td>02/20/25 08:31 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABB5DEAC-42CA-4874-BB0F-385637FADA17" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</a></td><td>MRTS diagram is added</td><td>03/25/24 12:09 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.7</td><td><a href="content.html#ABB5DEAC-42CA-4874-BB0F-385637FADA17" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 10:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.8</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update MRTS info</td><td>09/06/24 08:32 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update topology diagram to change Rpu power rail name and added notes for resistor placement. </td><td>07/19/24 01:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update VIDSOUT R2 to 15ohm. Updates Max trace DCR to 7ohm.</td><td>10/25/23 04:48 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update topology diagram</td><td>06/15/23 08:37 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update power rail name in note</td><td>06/15/23 07:51 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Topology post channel max length updated to 33mm based on feedback from Tomer and Albert Chang</td><td>11/16/24 02:43 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Topology post channel max length updated to 33mm based on feedback from Tomer and Albert Chang</td><td>11/16/24 02:43 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Topology post channel material changed to None</td><td>07/23/24 09:17 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Topology post channel material changed to None</td><td>07/23/24 09:17 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>removed length matching rows that aren't necessary</td><td>07/25/24 09:29 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>updated CMC guidelines</td><td>06/12/24 06:01 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.75</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Update CSI RCOMP R requirements</td><td>02/29/24 01:19 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Changed sign on loss number</td><td>09/11/23 07:00 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Updated CSI name to CSI DPHY</td><td>08/31/23 10:53 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Changed port use information</td><td>08/31/23 10:50 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>loss number take precedence over length, using lower loss cable options. </td><td>08/31/23 10:10 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AD37DD15-5A50-4930-8259-4A27DC34049B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Updated General guidelines </td><td>08/28/23 11:36 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Rx,Tx</a></td><td>Type-C USB+DP Main Link Topology  material change to None</td><td>07/23/24 09:24 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:28 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Rx,Tx</a></td><td>Max length update for direct link topology</td><td>11/21/23 11:19 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>2.0</td><td><a href="content.html#AD606067-9765-4D99-93E2-EBC2099C9765" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Thin PCB, Rx,Tx</a></td><td>Add PTL mRVP guidelines</td><td>02/20/25 01:21 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#AFC22A08-A7F0-402E-B899-F91D1A9E8F3A" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology</a></td><td>adding MRTS</td><td>07/10/24 11:06 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AFC22A08-A7F0-402E-B899-F91D1A9E8F3A" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology</a></td><td>Updated the Via based on PIER Schema</td><td>12/19/23 05:13 AM</td><td>Tan, Cheng Yu</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#B0D1C81A-2F09-4A69-9C9D-8E8B6DB21EFE" target="contentwin">Electromagnetic Compatibility - UFS (Internal Validation)</a></td><td>Added UFS Interface</td><td>05/08/24 08:22 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#B0D1C81A-2F09-4A69-9C9D-8E8B6DB21EFE" target="contentwin">Electromagnetic Compatibility - UFS (Internal Validation)</a></td><td>Added UFS Section For Internal Validation</td><td>05/08/24 08:20 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B0E25762-8F9A-474F-A6BA-7FF657953E63" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Length update</td><td>01/26/24 09:27 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B0E25762-8F9A-474F-A6BA-7FF657953E63" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Category update</td><td>01/26/24 08:14 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>2.1</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Rename title</td><td>05/06/25 01:19 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>updated the DDR RFI Mitigation Consideration Table</td><td>09/03/24 09:06 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Added "Software" for DDR RFIM row</td><td>06/06/24 05:46 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Update on RFIM recommendation and include white paper #</td><td>04/26/24 04:35 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Updated DDR RFI Mitigation Consideration</td><td>12/19/23 02:55 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Updated Wi-Fi Only Versus Wi-Fi and WWAN 5G Design Consideration for DDR RFI Mitigation table</td><td>10/10/23 07:29 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.2</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>Added DPHY to topology diagram</td><td>10/23/24 03:21 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:53 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>UPDATED MRTS</td><td>03/19/24 06:11 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>removed via count from notes</td><td>12/19/23 05:08 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B1B361F4-13DE-48B7-953A-5B6848132A90" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 04:10 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology</a></td><td>Update MRTS</td><td>03/20/24 12:54 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology</a></td><td>fill some info missing</td><td>11/30/23 08:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen3 M.2 Topology material change to None</td><td>07/23/24 08:56 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Update RCOMP length typo </td><td>02/20/25 01:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Update RCOMP max length</td><td>02/29/24 01:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Category update</td><td>01/26/24 08:14 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Max segment length update</td><td>01/26/24 04:53 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Added MRTS details</td><td>09/25/24 04:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated topology diagram, removed max length total notes, removed cable details</td><td>09/25/24 03:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 06:07 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:11 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>update CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:04 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>update doc# for CPU TX &amp; RX timing register configuration</td><td>12/20/23 08:18 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>update device buffer strength and resistor combination</td><td>10/16/23 12:38 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>update device buffer strength and resistor combination</td><td>10/16/23 12:38 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Changed ohm to symbol</td><td>06/20/23 02:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Changed ohm to symbol</td><td>06/20/23 02:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>remove R2 wording</td><td>06/19/23 04:12 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>remove R2 wording</td><td>06/19/23 04:12 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated Topology name, diagram and design notes for SoundWire Large System: 4-Load Star</td><td>06/16/23 11:16 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated Topology name, diagram and design notes for SoundWire Large System: 4-Load Star</td><td>06/16/23 11:16 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.2</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:21 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>MRTS fixed</td><td>08/20/24 05:06 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.8</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Added MRTS for Gen1x1</td><td>08/20/24 05:04 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Removed (Internal) from the name</td><td>06/05/24 01:59 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Type-C USB Gen 1x1 Type-A Topology made Internal only</td><td>05/29/24 05:07 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Updating the max number of vias according to latest schema</td><td>12/19/23 04:57 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B58ADA5D-E29E-412A-9011-0E0D11EEAA0A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B58ADA5D-E29E-412A-9011-0E0D11EEAA0A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</a></td><td>update segment name and max length requirement</td><td>02/02/24 06:29 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B58ADA5D-E29E-412A-9011-0E0D11EEAA0A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</a></td><td>Updated segment length table, max length total and max length total note</td><td>06/16/23 11:43 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#B5A0B873-E654-4D34-BCB6-B58420BD881E" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected cable length</td><td>08/26/25 09:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#B5A0B873-E654-4D34-BCB6-B58420BD881E" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated lengths for mid loss</td><td>08/26/25 05:00 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B5AB37C2-2B20-4D33-A87F-0FA011CD12CD" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB)</a></td><td>new SKU naming</td><td>10/09/24 09:42 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B5AB37C2-2B20-4D33-A87F-0FA011CD12CD" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:17 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B5AB37C2-2B20-4D33-A87F-0FA011CD12CD" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB)</a></td><td>REV0.7</td><td>12/11/23 02:12 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:01 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>Update MRTS</td><td>03/20/24 01:30 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>Edit redundant info</td><td>02/19/24 06:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:37 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>fill missing info</td><td>11/30/23 09:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.1</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.1</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:37 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:01 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Update MRTS</td><td>03/20/24 01:29 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Edit redundant info</td><td>02/19/24 06:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>fill missing info</td><td>11/30/23 09:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Correct 80MHz to 76.8MHz to reflect actual flash frequency</td><td>12/18/24 05:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS details</td><td>09/25/24 07:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS details</td><td>09/25/24 07:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS details</td><td>09/25/24 07:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS section</td><td>07/04/24 07:30 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.2</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update Max Frequency for Debug Tool</td><td>04/30/24 03:04 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated SPI0_CS0# name</td><td>11/22/23 09:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated the header</td><td>10/27/23 10:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update topology diagram and notes for 80MHz 4-load topology with FET</td><td>10/26/23 04:07 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.4</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update topology diagram and notes</td><td>08/16/23 02:11 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated series resistor notes</td><td>06/20/23 02:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update Flash device recommendation</td><td>06/16/23 02:16 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B82DA450-6E60-4EF1-9E77-75AF407F883D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Add New Topology: SPI0 Flash 80MHz 3-Load Branch Topology (Device Down) with EC Isolation FET Flash Sharing</td><td>06/16/23 01:39 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:59 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Updated max via notes.</td><td>11/22/23 03:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Update topology diagram</td><td>10/25/23 04:36 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B919F519-4EC5-455B-A06C-D06D32087D6F" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Added Add-In Card topology guideline for internal validation reference.</td><td>10/09/23 05:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated min length notes</td><td>09/06/24 08:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated signal group for MRTS</td><td>09/03/24 07:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/03/24 07:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>10/24/23 03:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>update min length header</td><td>10/16/23 05:01 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>update min length requirement</td><td>10/16/23 05:00 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>update total min length requirement</td><td>10/16/23 03:13 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated CPU buffer drive strength notes</td><td>06/16/23 05:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated CPU buffer drive strength notes</td><td>06/16/23 05:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>2.0</td><td><a href="content.html#BA4A98AD-A87C-4D29-A2B8-F7297A3DDA7C" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Thin PCB, Rx,Tx</a></td><td>correcting segment lengths. thin stackup</td><td>02/25/25 09:18 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.0</td><td><a href="content.html#BA4A98AD-A87C-4D29-A2B8-F7297A3DDA7C" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Device Down Topology - Thin PCB, Rx,Tx</a></td><td>adding thin stackup lengths</td><td>02/25/25 09:17 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BA834D72-D23C-4EFE-A59E-C7B151AE108D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M4 and M6 segment and min length info and max length notes.</td><td>01/19/24 03:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA834D72-D23C-4EFE-A59E-C7B151AE108D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated name for the table</td><td>10/27/23 09:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BA834D72-D23C-4EFE-A59E-C7B151AE108D" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length table according to topology diagram</td><td>10/26/23 03:14 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology - Segment Lengths</a></td><td>Updated segment length info to reflect latest topology diagram</td><td>10/25/23 06:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - (Internal Validation) UFS Reference Clock Topology - Segment Lengths</a></td><td>added UFS REF CLK PDG</td><td>10/03/23 09:08 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029" target="contentwin">Low Speed I/O - CPU GPIO - CPU GPIO CMOS Buffer Type Topology</a></td><td>Rename PROCHOT to FORCEPR</td><td>02/26/24 08:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029" target="contentwin">Low Speed I/O - CPU GPIO - CPU GPIO CMOS Buffer Type Topology</a></td><td>Updated topology diagram.</td><td>10/09/23 05:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Update MRTS Signal Group</td><td>09/06/24 08:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Update MRTS info</td><td>09/06/24 07:46 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Update MRTS</td><td>09/06/24 07:42 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>test MRTS</td><td>07/04/24 06:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated signal namelist</td><td>02/27/24 01:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated signal name note</td><td>06/19/23 06:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Copy from LNL. Corrected trace spacing info, added CPU buffer drive strength </td><td>06/16/23 08:07 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#BBECBD21-6FB5-484B-A32F-209D9CBEBA32" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:44 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BBECBD21-6FB5-484B-A32F-209D9CBEBA32" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:12 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BBECBD21-6FB5-484B-A32F-209D9CBEBA32" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BBECBD21-6FB5-484B-A32F-209D9CBEBA32" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>BO1,BO2 Length Update</td><td>12/20/23 01:42 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BBECBD21-6FB5-484B-A32F-209D9CBEBA32" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>BO1,BO2 Length Update</td><td>12/20/23 01:41 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BBECBD21-6FB5-484B-A32F-209D9CBEBA32" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>DQ Outer Guidelines</td><td>06/16/23 08:19 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Added M2 note for extended length</td><td>11/20/24 09:36 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>1.9</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Added MRTS details</td><td>09/24/24 03:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Update frequency to 25MHz and change min. length requirements</td><td>09/05/24 05:47 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated signal name/list</td><td>02/26/24 08:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram and reference plane note.</td><td>10/25/23 08:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram.</td><td>10/09/23 06:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated CPU Buffer driver strength and signal name notes</td><td>06/19/23 06:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Added MRTS details</td><td>09/24/24 02:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Updated CPU buffer drive strength notes and R1 value.</td><td>06/16/23 06:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Added MRTS  details</td><td>09/25/24 06:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Added pointers in Device buffer driver strength &amp; resistor combination section in notes</td><td>03/25/24 08:46 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Minor updates on CPU TX/RX timing register notes</td><td>03/20/24 08:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>update CPU TX &amp; RX timing register configuration</td><td>03/16/24 03:16 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>update topology diagram to map RVP implementation</td><td>12/20/23 03:10 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>update doc # for CPU TX &amp; RX timing register configuration</td><td>12/20/23 08:27 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>added internal validation topology for LS 4 load star by leverage from device down topology and update diagram and content from device down to AIC</td><td>11/21/23 04:38 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI TCP Re-timer 12G Topology pre channel material changed to None</td><td>07/23/24 08:50 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI Re-timer Topology Pre-channel length updated</td><td>03/15/24 05:03 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI Re-timer Topology Pre-channel length updated</td><td>03/15/24 05:03 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI Re-timer Topology Pre-channel length updated</td><td>03/15/24 05:03 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI 12G Redriver part number and MAX length uodated</td><td>02/13/24 10:45 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI 12G Redriver part number and MAX length uodated</td><td>02/13/24 10:45 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI 12G Redriver part number and MAX length uodated</td><td>02/13/24 10:45 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI 12G Topology Pre_channel length updated</td><td>02/13/24 10:21 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI 12G Topology Pre_channel length updated</td><td>02/13/24 10:21 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>HDMI 12G Topology Pre_channel length updated</td><td>02/13/24 10:21 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-timer 12G Topology - Mainstream, Tx, Pre-Channel</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.1</td><td><a href="content.html#BDAF27F9-ABFA-466A-985C-0259ADBFC2E8" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</a></td><td>Max Length</td><td>05/13/25 07:59 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#BDAF27F9-ABFA-466A-985C-0259ADBFC2E8" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Mid Loss (ML), Rx,Tx</a></td><td>Material classification as Mid Loss and Length is reduced</td><td>03/25/25 08:29 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BE3D6615-F029-4128-AD39-A68D342BD5C2" target="contentwin">Low Speed I/O - FORCEPR#</a></td><td>Renamed PROCHOT# to FORCEPR#</td><td>06/16/23 09:46 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>diff pair rule note change</td><td>11/22/24 11:07 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Notes has been updated</td><td>05/08/24 05:23 PM</td><td>Yogita</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Updated MRTS topology data</td><td>05/08/24 04:18 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Adding MRTS for RESET &amp; Rcomp</td><td>05/08/24 11:43 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.2</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Adding MRTS for DDR5</td><td>04/22/24 12:32 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Number of via added in new table</td><td>11/21/23 01:39 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C00935FE-0357-4A77-8BC6-77006905C1F2" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</a></td><td>Notes updated</td><td>07/25/24 05:15 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C00935FE-0357-4A77-8BC6-77006905C1F2" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</a></td><td>Notes updated</td><td>07/25/24 02:59 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C00935FE-0357-4A77-8BC6-77006905C1F2" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</a></td><td>Material type updated</td><td>02/29/24 09:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C00935FE-0357-4A77-8BC6-77006905C1F2" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</a></td><td>BI LENGTH UPDATED </td><td>02/29/24 09:31 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C00935FE-0357-4A77-8BC6-77006905C1F2" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</a></td><td>Document moved</td><td>02/29/24 09:16 AM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Mainstream, Tx</a></td><td>Differential Clock - PCIe Gen1-3 Device Down Clock Topology material changed to None</td><td>07/22/24 08:22 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Mainstream, Tx</a></td><td>Update PCB category</td><td>12/19/23 04:53 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Mainstream, Tx</a></td><td>Add min length new schema 1.6</td><td>12/19/23 04:18 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#C0DEECE9-C663-42AE-935E-AF74FDDC0749" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Added MRTS details</td><td>09/24/24 03:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C0DEECE9-C663-42AE-935E-AF74FDDC0749" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C0DEECE9-C663-42AE-935E-AF74FDDC0749" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Added CPU Buffer driver strength note</td><td>06/20/23 03:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:41 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:11 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:17 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO3,BO2 Length Update</td><td>12/20/23 01:31 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>BO1,BO2 Length Update</td><td>12/20/23 01:30 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C0ECA510-47FC-4FC5-95E4-2B1912F89F8F" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>CACS length</td><td>06/16/23 08:35 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology material change to None</td><td>07/23/24 09:00 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology material change to None</td><td>07/23/24 09:00 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>M5  instead of BI</td><td>02/12/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>M5  instead of BI</td><td>02/12/24 08:39 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>added segment to align to IPDS</td><td>02/12/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>added segment to align to IPDS</td><td>02/12/24 08:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>changing segment name to ensure working with IPDS with 4 Vias.</td><td>02/08/24 08:53 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>changing segment name to ensure working with IPDS with 4 Vias.</td><td>02/08/24 08:53 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C1147EBF-569F-4460-95A0-AEE9D494B868" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology - Mainstream, Rx,Tx</a></td><td>change to mid loss from standard loss</td><td>11/21/23 07:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.2</td><td><a href="content.html#C186CB4B-FF26-45A7-B3CE-72BA022529DB" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C186CB4B-FF26-45A7-B3CE-72BA022529DB" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>MRTS UPDATE</td><td>03/22/24 10:18 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C186CB4B-FF26-45A7-B3CE-72BA022529DB" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:28 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C186CB4B-FF26-45A7-B3CE-72BA022529DB" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>via count added according to latest version</td><td>12/19/23 09:02 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.9</td><td><a href="content.html#C2216803-E953-4074-B09E-736F56EB2FC6" target="contentwin">High Speed I/O - HDMI TCP - (Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology</a></td><td>name update</td><td>11/06/24 05:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.9</td><td><a href="content.html#C2216803-E953-4074-B09E-736F56EB2FC6" target="contentwin">High Speed I/O - HDMI TCP - (Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology</a></td><td>HDMI TCP Re-driver 12G M.2 Topology</td><td>11/06/24 05:23 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.1</td><td><a href="content.html#C2E0476E-F265-44D7-B49E-0614E3813AD5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length notes</td><td>04/23/25 02:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C2E0476E-F265-44D7-B49E-0614E3813AD5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated segment length and min length notes</td><td>03/20/24 07:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C2E0476E-F265-44D7-B49E-0614E3813AD5" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length table according to topology diagram</td><td>10/26/23 03:25 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C4203440-D6CF-41F6-A993-6059CC5AB993" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Post channel material changed to None</td><td>07/23/24 09:20 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C4203440-D6CF-41F6-A993-6059CC5AB993" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C46FA98D-AB28-4E25-9B8C-25830A9E36B5" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel 2</a></td><td>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Prechannel 2 material changed to None</td><td>07/23/24 09:09 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C46FA98D-AB28-4E25-9B8C-25830A9E36B5" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel 2</a></td><td>Changed material to mid loss</td><td>11/24/23 06:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C46FA98D-AB28-4E25-9B8C-25830A9E36B5" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel 2</a></td><td>Changed retimer to retimer length</td><td>10/27/23 09:51 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C46FA98D-AB28-4E25-9B8C-25830A9E36B5" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel 2</a></td><td>remove length</td><td>06/19/23 05:33 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#C572256C-86DC-4411-91C7-5B95CDFB6236" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel Max length updated to 33mm based on feedback from Tomer and Albert chang</td><td>11/16/24 02:17 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C572256C-86DC-4411-91C7-5B95CDFB6236" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>ype-C TBT+USB+DP 40G Cascaded Retimer Topology post channel material changed to None</td><td>07/23/24 09:08 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C572256C-86DC-4411-91C7-5B95CDFB6236" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Post-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:23 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Added MRTS details</td><td>09/24/24 03:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated min length notes</td><td>09/06/24 08:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>10/24/23 03:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>remove reduce max length section </td><td>10/16/23 05:29 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>update min length requirement</td><td>10/16/23 05:04 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated CPU buffer drive strength and reduce max length notes</td><td>06/16/23 06:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#C5DE21C5-8B5D-4E01-9E94-9B91F9E34519" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Corrected lengths</td><td>08/26/25 09:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#C5DE21C5-8B5D-4E01-9E94-9B91F9E34519" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated lengths for mid loss</td><td>08/26/25 08:39 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#C5DE21C5-8B5D-4E01-9E94-9B91F9E34519" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated lengths for mid loss</td><td>08/26/25 08:39 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C80547CD-3301-4BBF-A878-23D86934ED29" target="contentwin">High Speed I/O - DP TCP - DP TCP UHBR20 Cascaded Retimer/Mux topology - Mainstream, Tx, Post-Channel</a></td><td>DP TCP UHBR20 Cascaded Retimer/Mux topology material type changed to None</td><td>07/23/24 08:43 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Rx,Tx</a></td><td>Type-C USB - Gen2x1 Type-A Topology material changed to None</td><td>07/23/24 09:25 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Rx,Tx</a></td><td>Max length update for direct link topology for Type A from 140mm to 118mm</td><td>12/19/23 04:51 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C89ECEED-3C5F-4ECF-A379-0004843837FB" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology</a></td><td>MRTS update</td><td>03/20/24 04:09 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C89ECEED-3C5F-4ECF-A379-0004843837FB" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology</a></td><td>Remove entry notes since have min length with new schema 1.6</td><td>12/19/23 04:36 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C89ECEED-3C5F-4ECF-A379-0004843837FB" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology</a></td><td>remove length matching section since it have updated in the main section </td><td>12/15/23 09:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C89ECEED-3C5F-4ECF-A379-0004843837FB" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology</a></td><td>Update to new format of Max Vias</td><td>11/29/23 06:02 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added MRTS</td><td>09/06/24 01:58 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated tolerance for R1</td><td>03/20/24 07:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated R1, R2 and R3 value</td><td>03/20/24 07:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated drive strength header</td><td>10/27/23 09:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8A731C2-61F0-4088-8000-7CC4385AA8A0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updates topology diagram and notes</td><td>10/26/23 03:24 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C8B1DCE4-911B-46A2-9054-92B7D04B24E7" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Trace BO/BI length upd</td><td>07/24/24 10:42 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C8B1DCE4-911B-46A2-9054-92B7D04B24E7" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>update material to none to be included in 10L</td><td>03/08/24 07:12 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C8B1DCE4-911B-46A2-9054-92B7D04B24E7" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C8B1DCE4-911B-46A2-9054-92B7D04B24E7" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>BO1,BO2 Length Update</td><td>12/20/23 01:40 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C8B1DCE4-911B-46A2-9054-92B7D04B24E7" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>CLK length</td><td>06/16/23 08:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C8CBD2A9-325D-4C08-8E69-F0B54A8E05B5" target="contentwin">High Speed I/O - eDP - eDP Hot Plug Detect Implementation</a></td><td>eDP HPD VCC voltage is changed from 1.8V to 1.25V</td><td>07/22/24 09:18 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.1</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated R3 notes on the typo</td><td>04/23/25 04:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Correct 80MHz to 76.8MHz for via count</td><td>12/18/24 05:14 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Corrected 80MHz to 76.8MHz according to HAS</td><td>12/18/24 05:01 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Deleted one of the MRTS table</td><td>09/25/24 09:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Added MRTS for 80MHz Guideline</td><td>09/06/24 08:51 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Update MRTS</td><td>09/06/24 08:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated topology diagram naming</td><td>09/06/24 02:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Update topology diagram and include debug tool max frequency in note</td><td>05/14/24 05:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated R1 50MHz, remove length matching between branches and Remove min length info and updated in segment length section</td><td>01/18/24 05:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated R1 value for 50MHZ</td><td>12/22/23 02:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated R1 notes for 80MHz</td><td>12/20/23 09:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated diagram to reflect the segment length details</td><td>12/05/23 06:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updated notes for max freq and topology diagram</td><td>10/27/23 04:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8DDCECB-DFEF-4B86-B663-2372FCBCED77" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</a></td><td>Updates topology diagram. Added 80MHz guideline to notes.</td><td>10/26/23 10:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Adding Memory DOwn in Variant </td><td>05/21/24 12:27 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>LPDDR5x name change</td><td>02/29/24 02:20 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Added thinner dielectric requirement note in T4 10L 2-x-2+ stack-up</td><td>12/25/23 05:03 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>change to premium mid loss material from default standard loss</td><td>11/21/23 07:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Updated T4 10L 0.8mm stack-up Tline description</td><td>10/28/23 10:53 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>T4 10L 2-x-2+ stack-up updated to reflect 4 layer Mem routing and EDW, DK values</td><td>06/23/23 05:09 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C8F0D554-BD51-4F46-B8E9-570F46FE9A87" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>LP5 name update</td><td>06/17/23 06:00 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#C9B08E14-BC4F-4C60-8A42-5E2190E0C2B0" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Mainstream, Rx</a></td><td>CSI DPHY - CSI Main Link Up To 2.0 Gbps Topology material selection changed to None</td><td>07/22/24 08:20 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C9B08E14-BC4F-4C60-8A42-5E2190E0C2B0" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Mainstream, Rx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:23 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Length update</td><td>06/17/23 05:51 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>MS Length revised</td><td>02/05/24 04:58 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>MS Length revised</td><td>02/05/24 04:58 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>category update</td><td>01/25/24 06:41 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>category update</td><td>01/25/24 06:41 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Stackup name &amp; Length update</td><td>01/25/24 05:31 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Stackup name &amp; Length update</td><td>01/25/24 05:31 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>BO1 length change</td><td>06/16/23 07:10 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C9FB57DC-97AC-439C-B221-81C2F4980E29" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>BO1 length change</td><td>06/16/23 07:10 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Correct SPI0 80MHz to 76.8MHz</td><td>12/10/24 06:10 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Correct SPI0 80MHz to 76.8MHz</td><td>12/10/24 06:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Added Flash programmer usages notes</td><td>11/13/24 02:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Deleted one of the MRTS table</td><td>09/25/24 09:18 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Added MRTS table </td><td>09/03/24 03:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Remove min length info and updated in segment length section.</td><td>01/18/24 05:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Updated R1 for 50MHz</td><td>01/18/24 05:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Updated notes on R1 and Flash device</td><td>10/27/23 04:08 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Updated topology diagram</td><td>10/27/23 02:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Updates topology diagram</td><td>10/26/23 05:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9FD69C2-9BBE-4171-A5EE-EC30702C0F89" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology</a></td><td>Updates topology diagram and added 80MHz notes</td><td>10/25/23 05:10 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.2</td><td><a href="content.html#CA36BC03-9793-4301-A27B-79BEB50D76EB" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.0</td><td><a href="content.html#CA36BC03-9793-4301-A27B-79BEB50D76EB" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</a></td><td>updated</td><td>02/20/25 08:36 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>2.0</td><td><a href="content.html#CA36BC03-9793-4301-A27B-79BEB50D76EB" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</a></td><td>Cable assembly notes are reworded</td><td>02/20/25 08:30 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CA36BC03-9793-4301-A27B-79BEB50D76EB" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</a></td><td>MRTS diagram is added</td><td>03/25/24 12:08 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CA36BC03-9793-4301-A27B-79BEB50D76EB" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 10:01 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:20 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</a></td><td>Added MRTS</td><td>03/22/24 05:39 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</a></td><td>Updating the max number of vias according to latest schema</td><td>12/19/23 04:54 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>1.9</td><td><a href="content.html#CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB)</a></td><td>update naming to H12Xe</td><td>10/07/24 02:39 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/12/23 08:20 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:45 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB)</a></td><td>.7</td><td>12/11/23 03:37 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>2.2</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Added dual reference power plane low noise requirement notes for UFS</td><td>06/26/25 07:30 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Internal Validation</td><td>05/07/24 11:00 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Delete redundant via note</td><td>12/20/23 07:44 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>fill missing info</td><td>11/30/23 09:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Update length matching </td><td>10/27/23 02:19 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Add general guidelines</td><td>10/27/23 01:14 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.4</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Added top level section for UFS</td><td>07/06/23 03:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB06BE7C-8508-41F2-844B-6B3F9E0921B0" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</a></td><td>category update</td><td>01/25/24 06:38 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB06BE7C-8508-41F2-844B-6B3F9E0921B0" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</a></td><td>category update</td><td>01/25/24 06:38 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB06BE7C-8508-41F2-844B-6B3F9E0921B0" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:25 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB06BE7C-8508-41F2-844B-6B3F9E0921B0" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:25 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB20DC96-8C8C-41C9-8AB8-18873EC2B038" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>category update</td><td>01/25/24 06:42 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB20DC96-8C8C-41C9-8AB8-18873EC2B038" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>category update</td><td>01/25/24 06:42 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB20DC96-8C8C-41C9-8AB8-18873EC2B038" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Stackup Name &amp; Length update</td><td>01/25/24 05:35 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CB20DC96-8C8C-41C9-8AB8-18873EC2B038" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</a></td><td>Stackup Name &amp; Length update</td><td>01/25/24 05:35 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>2.2</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>MRTS change</td><td>03/22/24 09:31 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:22 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Length matching conditions removed here </td><td>12/19/23 09:32 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>via count added according to latest version</td><td>12/19/23 08:55 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.9</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS details</td><td>09/25/24 07:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated MRTS details</td><td>09/25/24 07:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Added MRTS</td><td>09/06/24 01:51 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1, FET component criteria and removed length matching between branches and min length total</td><td>01/19/24 03:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 guideline</td><td>12/20/23 06:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R2 notes</td><td>10/27/23 09:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD0AC7FF-4D26-4FEB-8579-192146DF9257" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updates topology diagram and notes.</td><td>10/26/23 03:01 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/20/23 04:29 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/20/23 04:25 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/20/23 04:21 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/20/23 04:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>Typo</td><td>12/18/23 10:31 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>Typo</td><td>12/18/23 10:31 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>Title change</td><td>12/18/23 05:24 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>Title change</td><td>12/18/23 05:24 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/16/23 04:46 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/16/23 04:46 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/13/23 05:39 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD10027C-E6DE-4AA7-B551-C99642B6D02F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB)</a></td><td>0.7</td><td>12/13/23 05:39 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.6</td><td><a href="content.html#CD149464-29D8-4A7E-ADBD-B2063705A58C" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>Updated M1 to M4 segment and added M5 segment to reflect latest topology diagram</td><td>11/22/23 09:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB)</a></td><td>update naming to H404</td><td>10/07/24 02:40 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:20 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:57 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>2.2</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:21 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.8</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>MRTS Added </td><td>08/20/24 05:06 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>Removed (Internal) from the name</td><td>06/05/24 02:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>Type-C USB Gen2x1 Type-A topology made Internal only</td><td>05/29/24 05:07 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>Updating the max number of vias according to latest schema</td><td>12/19/23 04:57 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>2.0</td><td><a href="content.html#CFE15B74-F02E-42F5-90AE-6996A10B9D94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Update RCOMP length typo </td><td>02/20/25 01:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.5</td><td><a href="content.html#CFE15B74-F02E-42F5-90AE-6996A10B9D94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>correction of PCB material name</td><td>07/24/24 06:20 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CFE15B74-F02E-42F5-90AE-6996A10B9D94" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Update RCOMP max length</td><td>02/29/24 01:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CFFE6AB2-5711-485F-8740-C1CD6531B490" target="contentwin">Low Speed I/O - CATERR# - CATERR# Topology - Segment Lengths</a></td><td>Added length unit (mm) in Max Length Segment Note</td><td>02/02/24 05:08 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.75</td><td><a href="content.html#CFFE6AB2-5711-485F-8740-C1CD6531B490" target="contentwin">Low Speed I/O - CATERR# - CATERR# Topology - Segment Lengths</a></td><td>Removed BO row from Segment Lengths table and added additional note in the remaining row.</td><td>02/02/24 04:59 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CFFE6AB2-5711-485F-8740-C1CD6531B490" target="contentwin">Low Speed I/O - CATERR# - CATERR# Topology - Segment Lengths</a></td><td>Changed Max length from 889 to 1016</td><td>06/16/23 10:00 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>PCIe Gen1-3 Add-in Card Clock Topology material changed to None</td><td>07/22/24 08:21 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Update PCB category</td><td>12/19/23 04:53 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>New schema 1.6 (min length)</td><td>12/19/23 04:16 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Tx</a></td><td>Update to Mid Loss </td><td>11/28/23 05:39 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>2.2</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>mrts change</td><td>03/22/24 09:39 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:24 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>via count added according to latest version</td><td>12/19/23 08:57 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>via count added according to latest version</td><td>12/19/23 08:57 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated ESD Diode Selection Table</td><td>09/04/24 08:12 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>updated ESD diode Selection table</td><td>09/03/24 07:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated ESD Diode Selection Contents</td><td>09/03/24 05:42 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated ESD diode selection table</td><td>07/19/24 02:44 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Update on working voltage for Type-C USB+DP</td><td>07/17/24 09:28 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Update document number and name</td><td>06/07/24 04:02 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Remove reference part for ePDG</td><td>06/06/24 05:12 AM</td><td>Wee, Quek Liang</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated ESD Diode for DP2.0 &amp; 2.1</td><td>05/28/24 05:40 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated ESD Protection Diode</td><td>04/29/24 07:06 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Updated ESD diode Selection</td><td>10/24/23 03:43 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D1271F2B-664E-496C-BC4C-608958C28549" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C Fast Mode (400 kHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:41 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D21F2876-6464-4720-BD19-51EE276B4924" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Mainstream, Rx,Tx</a></td><td>USB3.2 Gen2x1 External With Retimer Topology material changed to None</td><td>07/23/24 09:42 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D21F2876-6464-4720-BD19-51EE276B4924" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 06:13 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D21F2876-6464-4720-BD19-51EE276B4924" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D34FEAC5-50C6-42BE-830F-37ACD55F2FB9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated M4 and M5 segment, max length and min length info</td><td>01/18/24 07:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D34FEAC5-50C6-42BE-830F-37ACD55F2FB9" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update segment length table according to topology diagram</td><td>10/26/23 02:33 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.1</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Removed memory device shielding picture</td><td>05/06/25 01:59 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Updated Memory Devices content &amp; Image</td><td>09/03/24 07:01 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Added "software" for DDR RFIM feature</td><td>06/06/24 05:27 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>add RFIM feature as recommendation</td><td>04/29/24 02:45 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Added "LPCAMM"</td><td>02/20/24 02:58 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D3D55D1C-64E8-48D8-B623-0E37B02D9544" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8</a></td><td>0.7</td><td>12/18/23 05:31 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D3D55D1C-64E8-48D8-B623-0E37B02D9544" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8</a></td><td>0.7</td><td>12/16/23 04:53 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D3D55D1C-64E8-48D8-B623-0E37B02D9544" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8</a></td><td>0.7</td><td>12/16/23 04:17 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D3D55D1C-64E8-48D8-B623-0E37B02D9544" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8</a></td><td>0.7</td><td>12/16/23 03:58 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>HDMI TCP Re-driver 12G Topology post channel material changed to None</td><td>07/23/24 08:50 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>HDMI TCP Re-driver 12G Topology post channel material changed to None</td><td>07/23/24 08:50 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Post-channel length guidelines is provided</td><td>05/07/24 07:27 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D4B220B1-6DE1-4CC4-B882-9333E874D4DC" target="contentwin">High Speed I/O - HDMI TCP - HDMI TCP Re-driver 12G Topology - Mainstream, Tx, Post-Channel</a></td><td>Post-channel length guidelines is provided</td><td>05/07/24 07:27 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.4</td><td><a href="content.html#D59E2264-9D63-47C4-B628-0EBD37822D90" target="contentwin">High Speed I/O - Type-C AUX</a></td><td>rename DP aux to type-C aux as we do not support DP over MP10.</td><td>07/20/23 05:41 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>Updating power reference notes in generic pciegen5 section instead of repeating for each topology. those will be deleted for each topology.</td><td>05/09/24 08:12 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>MRTS correction</td><td>03/19/24 06:06 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>minor change in MRTS data</td><td>03/07/24 08:59 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>adding MRTS data</td><td>03/07/24 08:46 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>updating topology diagram to have same number of length segment as in table. increase by 1.</td><td>02/19/24 08:40 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>removing parathesis to avoid issue with IPDS in topology name.</td><td>02/09/24 04:12 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>changing topology Diagram to show 4 segments instead of just 2 and changing BI to M4 to iPDS purpose</td><td>02/08/24 08:55 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>change Via requirement to separate section a/c to new schema .</td><td>12/20/23 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D5C8F723-D576-4DED-A7D2-02ED040073D9" target="contentwin">High Speed I/O - PCIe Gen 5 - PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</a></td><td>added note to not to use gen5 IP in gen4 mode incase gen4 ports are available.</td><td>06/13/23 06:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D5CC2660-A73A-44A1-8082-1D18F5A424E8" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology - Segment Lengths</a></td><td>updates M2 from empty to 153.8mm</td><td>10/25/23 04:49 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.0</td><td><a href="content.html#D71B7235-7839-41AC-A720-9B8CB3F18BC2" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Thin PCB, Rx,Tx</a></td><td>Add PTL mRVP guidelines</td><td>02/20/25 01:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>BI Length updated</td><td>02/09/24 01:30 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>BI Length updated</td><td>02/09/24 01:30 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>BO2 Length updated </td><td>02/09/24 01:25 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>BO2 Length updated </td><td>02/09/24 01:25 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>row adjustment</td><td>01/25/24 06:32 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>row adjustment</td><td>01/25/24 06:32 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>L5 CAC addition</td><td>01/25/24 06:32 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D72AF912-BB9B-49AE-B5EA-E7E0B51F9151" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</a></td><td>L5 CAC addition</td><td>01/25/24 06:32 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</a></td><td>USB3.2 Gen2x1 External Topology material change to None</td><td>07/23/24 09:42 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</a></td><td>update category </td><td>12/19/23 06:12 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Mainstream, Rx,Tx</a></td><td>Update PDG length and segments</td><td>10/17/23 02:18 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Correct 80MHz to 76.8MHz for via count</td><td>12/18/24 05:14 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Corrected 80MHz to 76.8MHz</td><td>12/18/24 05:09 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Deleted one of the MRTS table</td><td>09/25/24 09:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Added MRTS for 80MHz SPI</td><td>09/06/24 01:40 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Added MRTS</td><td>09/06/24 01:39 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 50MHz, remove length matching between branches, and remove min length info and updated in segment length section.</td><td>01/18/24 06:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 for 50Mhz</td><td>12/20/23 09:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 recommendation.</td><td>10/27/23 07:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updates topology diagram. Added 80MHz notes. </td><td>10/26/23 02:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#D8A4B2A9-A844-4879-9DCC-5A9EE66AF1AD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Correct SPI0 80MHz to 76.8MHz</td><td>12/10/24 06:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D8A4B2A9-A844-4879-9DCC-5A9EE66AF1AD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 1-Load MAF (Device Down) Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Added 80MHz segment length table</td><td>10/25/23 05:14 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#D9BFEEDF-EEDF-45AF-BC57-536AFC907B80" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Topology (Internal Only)</a></td><td>minor</td><td>08/14/24 10:39 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#D9BFEEDF-EEDF-45AF-BC57-536AFC907B80" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Topology (Internal Only)</a></td><td>updated EMC GUIDELINES</td><td>07/03/24 07:47 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB03AC89-A797-48D0-A1B8-25D65122D3BC" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology - Pull-up and Pull-down Strength - SMBus 2.0/ SMLink Fast Mode (400 kHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 05:01 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DBF5FE8B-1919-469E-9C39-DA447FF50F74" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DBF5FE8B-1919-469E-9C39-DA447FF50F74" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</a></td><td>Updated simulated segment table, max length requirement and max length total note</td><td>06/16/23 10:51 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.0</td><td><a href="content.html#DC3867A4-838F-4CE5-9B51-180E50C7BA70" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation</a></td><td>Renamed eDP RFI Mitigation chapter</td><td>02/14/25 03:03 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</a></td><td>category update</td><td>01/25/24 06:37 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</a></td><td>category update</td><td>01/25/24 06:37 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:24 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:24 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DCB0ED5D-6388-4707-AB3E-06A6B5A771D3" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology - Pull-up and Pull-down Strength - I2C Fast Mode (400 kHz)</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:57 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>1.9</td><td><a href="content.html#DD33177C-E988-4324-9E18-2A8323F84CEB" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Added MRTS details</td><td>09/25/24 06:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DD33177C-E988-4324-9E18-2A8323F84CEB" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Updated topology diagram</td><td>10/25/23 05:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DD33177C-E988-4324-9E18-2A8323F84CEB" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Added CPU buffer drive strength notes</td><td>06/16/23 06:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen2 Device Down Topology material changed to None</td><td>07/23/24 08:54 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:16 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DEA5DEDE-B6A1-42DF-8536-28C9D8456F46" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</a></td><td>Adding LP5 spec</td><td>06/19/23 06:13 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DEA5DEDE-B6A1-42DF-8536-28C9D8456F46" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</a></td><td>Adding LP5 spec</td><td>06/19/23 06:13 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) PCIe Gen4 CEM Topology material change to None</td><td>07/23/24 08:58 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) PCIe Gen4 CEM Topology material change to None</td><td>07/23/24 08:58 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</a></td><td>Add mainstream</td><td>12/20/23 07:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</a></td><td>Add mainstream</td><td>12/20/23 07:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 Type-C Topology material changed to None</td><td>07/23/24 09:36 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added</td><td>12/20/23 02:33 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Rx,Tx</a></td><td>Category changed to Mainstream</td><td>12/19/23 09:27 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E022BDBF-6F97-48AD-AE49-1726F3881530" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology - Mainstream, Tx</a></td><td>Differential Clock - PCIe Gen5 Device Down Clock Topology material changed toNone</td><td>07/22/24 08:24 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E022BDBF-6F97-48AD-AE49-1726F3881530" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology - Mainstream, Tx</a></td><td>Update PCB Category</td><td>12/19/23 05:00 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E022BDBF-6F97-48AD-AE49-1726F3881530" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology - Mainstream, Tx</a></td><td>Update min length new schema 1.6</td><td>12/19/23 04:27 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E022BDBF-6F97-48AD-AE49-1726F3881530" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen5 Device Down Clock Topology - Mainstream, Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#E10E884D-3B05-4D5B-97A4-777BB135D79E" target="contentwin">Electromagnetic Compatibility</a></td><td>Document moved</td><td>05/08/24 08:15 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#E10E884D-3B05-4D5B-97A4-777BB135D79E" target="contentwin">Electromagnetic Compatibility</a></td><td>Added UFS Interface</td><td>05/08/24 08:11 AM</td><td>Ng, Kim Tong</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#E10E884D-3B05-4D5B-97A4-777BB135D79E" target="contentwin">Electromagnetic Compatibility</a></td><td>Added UFS (Internal Validation) Section</td><td>05/08/24 06:54 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.0</td><td><a href="content.html#E18792E9-F42D-44C5-A80E-D4E5C2A91E7A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Update RCOMP length typo </td><td>02/20/25 01:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E18792E9-F42D-44C5-A80E-D4E5C2A91E7A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Update RCOMP max length</td><td>02/29/24 01:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E18792E9-F42D-44C5-A80E-D4E5C2A91E7A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</a></td><td>Category update</td><td>01/26/24 08:26 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>update flexi PDG doc #</td><td>02/05/24 07:55 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>update board trace characteristic assumptions</td><td>01/09/24 03:35 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>Updated extended length support note</td><td>06/19/23 06:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Updated Topology name </td><td>08/26/25 04:52 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Added CPHY to topology name</td><td>10/23/24 03:16 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:13 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:01 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Corrected speed</td><td>10/23/24 03:00 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Modified MRTS</td><td>03/22/24 05:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Added MRTS topology</td><td>03/22/24 04:50 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E2186480-72BA-4030-9F10-BFC43CFEDFFA" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Added supported stackups</td><td>10/26/23 02:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Added MRTS details</td><td>09/24/24 02:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Updated topology diagram by replace PCH to CPU</td><td>09/24/24 02:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>10/26/23 02:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Updated R1 value</td><td>06/16/23 06:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Updated CPU buffer drive strength notes</td><td>06/16/23 05:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E2B093DB-A22C-4E63-80B2-207CB708D9AD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:24 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E2B093DB-A22C-4E63-80B2-207CB708D9AD" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>length change</td><td>06/17/23 05:53 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.8</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Update MRTS info</td><td>09/06/24 08:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Update MRTS typo</td><td>09/06/24 07:59 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes</td><td>11/22/23 03:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 03:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Update topology diagram</td><td>10/25/23 04:33 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td> (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology material changed to None</td><td>07/23/24 09:44 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>update category</td><td>12/19/23 06:22 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>update max length</td><td>12/08/23 08:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:34 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Mainstream, Rx,Tx</a></td><td>update max length</td><td>10/24/23 03:03 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E4310869-B9D1-4858-8BFD-506477B7DCB9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:16 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E4310869-B9D1-4858-8BFD-506477B7DCB9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Max segment length update</td><td>01/26/24 04:55 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E4310869-B9D1-4858-8BFD-506477B7DCB9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Inner RDQS Update</td><td>06/16/23 10:38 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E525688D-B7A7-4188-9906-D22B119A2E7B" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Category update</td><td>01/26/24 08:25 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E525688D-B7A7-4188-9906-D22B119A2E7B" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>length change</td><td>06/17/23 05:55 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology - Mainstream, Rx,Tx</a></td><td>(Internal Validation) UFS Device Down Topology material changed to None</td><td>07/23/24 09:46 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology - Mainstream, Rx,Tx</a></td><td>Add mainstream</td><td>12/20/23 07:21 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology - Mainstream, Rx,Tx</a></td><td>fill missing info</td><td>11/30/23 10:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:37 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Updated reference plane guidelines</td><td>06/27/25 07:51 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Removed EPR related notes from TBT 40G retimer topology</td><td>01/29/25 06:25 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Added Rx-Tx to MRTS signal group</td><td>12/10/24 03:19 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Updated Rc value</td><td>10/07/24 09:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Added Gothic Bridge Support</td><td>10/07/24 09:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Added MRTS</td><td>03/22/24 05:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>notes</td><td>01/10/24 07:15 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>add via note</td><td>01/10/24 07:14 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Pre channel material changed to None</td><td>07/23/24 09:18 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update</td><td>10/10/23 07:28 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>10/10/23 07:28 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>10/10/23 06:46 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update RVP length</td><td>10/04/23 09:19 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>update flexi PDG doc #</td><td>02/05/24 07:55 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>updated board trace characteristic assumptions</td><td>01/09/24 03:40 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>Updated extended length support note</td><td>06/19/23 06:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E9216D94-D36F-4A6B-8136-BD9D43C49E7C" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</a></td><td>updated RPU and current assist value</td><td>01/09/24 03:09 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9216D94-D36F-4A6B-8136-BD9D43C49E7C" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</a></td><td>update supported total bus capacitance with respective pull up resistor and configuration</td><td>10/20/23 04:53 PM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E9916570-6640-49A9-942E-7FED2BA39477" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length info</td><td>01/19/24 03:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9916570-6640-49A9-942E-7FED2BA39477" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update 50MHz segment length table according to topology diagram</td><td>10/26/23 02:48 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen4 Device Down Topology material change to None</td><td>07/23/24 08:57 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen4 Device Down Topology material change to None</td><td>07/23/24 08:57 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>fill some info missing</td><td>11/30/23 08:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.3</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Signal-to-Non-Equivalent-Signal (S-Non-ES) added full form to be clear to customer.</td><td>07/18/25 09:30 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>2.3</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>typo error corrected "S-Non-ES" from "S-NES"</td><td>07/18/25 09:25 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.9</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Prefer non-interleaved routing. If Tx to Rx is routed same layer, need S-NES spacing as given in Tlinespec between Tx to Rx.</td><td>10/18/24 10:11 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.8</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>change in name for UPH to PTL-H404,484 and 12Xe to align with external naming</td><td>08/27/24 04:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.5</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>please refer to chapter "General Design Considerations", sub heading "Differential Transitional Via Recommendations" for image illustrating anti-pad diameter.</td><td>07/02/24 08:59 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Update in description to improve readability.</td><td>05/17/24 05:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Updating power reference notes in generic pciegen5 section instead of repeating for each topology. those will be deleted for each topology.</td><td>05/09/24 08:12 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>removed duplicate note in guidelines.</td><td>01/17/24 04:26 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>note about U &amp; P have only 4 lanes of PCIe gen5. H have additional 8 lanes.</td><td>01/11/24 01:29 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>remove duplicate information in internal guidelines..</td><td>12/18/23 04:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>aligning ac cap voiding requirement between image and text to 2 mils. RVP already have 2 mils voids.</td><td>11/23/23 10:16 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>removed oval antipad for connector PTH. as thru hole connector is not supported for gen5. So this is not relevant</td><td>11/21/23 08:48 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Updating the length matching table as per PIF discussion </td><td>11/13/23 05:48 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Via Anti-pad requirement reduce to 800 from 813um as current Via pad size is smaller at 450um as compared to 508um earlier.</td><td>10/05/23 08:41 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Added image for void above and below SoC ball pads and for void above and below buried PTH pads.</td><td>08/30/23 10:47 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>voiding under pins and above buried PTH pads in T4 stackups.</td><td>08/18/23 04:34 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>Added anti-pad requirement in PCIe section as designers seems to ignore general section recommendation.</td><td>08/07/23 05:14 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - PCIe Gen 5</a></td><td>removed comments that gen5 guidelines are applicable for H only , not for P and U.</td><td>06/13/23 06:33 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Rx,Tx</a></td><td>USB2.0 Flex or Internal Cable without Daughter Card Topology material changed to None</td><td>07/23/24 09:32 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Rx,Tx</a></td><td>minimum total length added</td><td>12/20/23 02:28 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Rx,Tx</a></td><td>Category changed to Main Stream</td><td>12/19/23 09:03 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type4 LP5x32)</a></td><td>Rail name updated</td><td>02/06/24 05:23 PM</td><td>Pavithra</td></tr><tr><td /><td>1.5</td><td><a href="content.html#ECC0F076-200C-4634-8705-0F989585CAC7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Pre channel material changed to None</td><td>07/23/24 09:19 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ECC0F076-200C-4634-8705-0F989585CAC7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ECC0F076-200C-4634-8705-0F989585CAC7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>10/10/23 10:31 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ECC0F076-200C-4634-8705-0F989585CAC7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/21/23 05:41 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ECC0F076-200C-4634-8705-0F989585CAC7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/20/23 07:09 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ECC0F076-200C-4634-8705-0F989585CAC7" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update topology</td><td>09/20/23 07:09 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>2.0</td><td><a href="content.html#ED374D75-018A-4899-BC41-CA74793E86DC" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</a></td><td>updated Variant name for the 10l T3 0.8mm mRVP stack-up</td><td>02/11/25 11:03 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>2.0</td><td><a href="content.html#ED374D75-018A-4899-BC41-CA74793E86DC" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</a></td><td>Updated 10L T3 0.8mm mRVP like stack-up notes</td><td>02/11/25 09:55 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>2.0</td><td><a href="content.html#ED374D75-018A-4899-BC41-CA74793E86DC" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</a></td><td>Added mRVP based 10L T3 0.8mm PCB stack-up as Internal only option and updated stack-up parameters</td><td>02/11/25 09:51 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>2.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - Type-C USB+DP</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:23 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE" target="contentwin">High Speed I/O - HDMI TCP</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EE82814E-196C-494F-A5BD-37597C8959BB" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Category update</td><td>01/26/24 08:23 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE82814E-196C-494F-A5BD-37597C8959BB" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>length change</td><td>06/17/23 05:52 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated MRST info</td><td>09/26/24 01:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>MRTS update</td><td>07/04/24 06:13 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>MRTS update</td><td>07/03/24 03:47 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated signal name to align with GPIO implementation list</td><td>02/27/24 01:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Move the Notes 2 table to Notes 1 Table</td><td>12/21/23 01:40 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Update on Notes</td><td>12/20/23 06:29 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated spacing on R1 recommendation</td><td>12/20/23 06:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>minor update on R1 for ISH-SPI secondary port</td><td>12/20/23 01:11 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Update R1 for PTL Rev0p7</td><td>12/20/23 01:01 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>10/26/23 01:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram.</td><td>10/09/23 06:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Update Reference plane guideline, add CPU buffer drive strength details, update A_ISH_SPI pin names. </td><td>06/15/23 07:47 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EEBEA653-C381-4DC9-884A-BC6F29E2C75E" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</a></td><td>category update</td><td>01/25/24 06:39 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EEBEA653-C381-4DC9-884A-BC6F29E2C75E" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</a></td><td>category update</td><td>01/25/24 06:39 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EEBEA653-C381-4DC9-884A-BC6F29E2C75E" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EEBEA653-C381-4DC9-884A-BC6F29E2C75E" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</a></td><td>StackupName &amp; Length Update</td><td>01/25/24 06:26 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>added Gothic Bridge. one with integrated PD controller</td><td>11/19/24 07:56 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.9</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated topology diag and notes</td><td>10/03/24 09:54 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated the topology diag</td><td>10/03/24 09:42 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated the topology diag</td><td>10/03/24 09:27 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.8</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updating MRTS</td><td>08/20/24 03:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.8</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>Adding MRTS for Type-C AUX Cascaded Retimer Topology</td><td>08/19/24 09:54 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated ESD guidelines</td><td>07/22/24 06:50 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>minor</td><td>07/19/24 06:28 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>minor</td><td>07/19/24 06:27 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated MUX guidelines</td><td>07/18/24 06:24 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated MUX guidelines</td><td>07/18/24 06:24 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated EMC GUIDELINES</td><td>07/03/24 07:47 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.5</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated EMC GUIDELINES</td><td>07/03/24 07:47 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated the retimer and MUX details</td><td>05/22/24 04:19 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>updated the retimer and MUX details</td><td>05/22/24 04:19 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>Renamed "Type-C AUX - Type-C AUX MUX With Retimer (Internal) Topology" to Type-C Aux Cascaded retimer/Mux Topology</td><td>05/14/24 03:21 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#EF23344A-9C60-4C51-99ED-2532E42D5468" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX Cascaded Retimer Topology</a></td><td>Renamed "Type-C AUX - Type-C AUX MUX With Retimer (Internal) Topology" to Type-C Aux Cascaded retimer/Mux Topology</td><td>05/14/24 03:21 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#EF45E3B3-5F75-4D46-AE85-B03D053D6C70" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Correct 80MHz to 76.8MHz</td><td>12/18/24 05:16 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EF45E3B3-5F75-4D46-AE85-B03D053D6C70" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated total topology length</td><td>11/22/23 09:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EF45E3B3-5F75-4D46-AE85-B03D053D6C70" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated EC M7 length info</td><td>11/22/23 08:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF45E3B3-5F75-4D46-AE85-B03D053D6C70" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updates topology length for 80MHz 4-load with FET topology</td><td>10/26/23 04:13 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.4</td><td><a href="content.html#EF45E3B3-5F75-4D46-AE85-B03D053D6C70" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updatesd segment length and total length. </td><td>08/16/23 02:16 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EF45E3B3-5F75-4D46-AE85-B03D053D6C70" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Update Segment Length for new topology</td><td>06/16/23 02:11 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>MRTS update</td><td>03/20/24 03:44 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>Remove entry notes since have min length with new schema 1.6</td><td>12/19/23 04:31 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>remove length matching section since we have updated in the main section </td><td>12/15/23 09:21 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>Update to new format for Max Vias</td><td>11/29/23 05:58 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.75</td><td><a href="content.html#EFD93A37-C45A-4A89-B12C-C88AB4F15A79" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>minor</td><td>01/10/24 07:18 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EFD93A37-C45A-4A89-B12C-C88AB4F15A79" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>update title</td><td>10/04/23 09:17 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F058255C-F5D0-4A28-92A0-4FE9181CCBE4" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F058255C-F5D0-4A28-92A0-4FE9181CCBE4" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:36 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F058255C-F5D0-4A28-92A0-4FE9181CCBE4" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>No PCB category</td><td>10/26/23 02:38 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F058255C-F5D0-4A28-92A0-4FE9181CCBE4" target="contentwin">High Speed I/O - CSI CPHY - PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>No PCB category</td><td>10/26/23 02:38 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Change the CAMM name to LPCAMM2</td><td>05/21/24 12:25 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>SODIMM Change</td><td>03/01/24 09:04 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>CAMM Name change</td><td>02/29/24 02:18 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Added note on 64 um dielectric thickness requirement under T3 8L 0.8mm stack-up</td><td>12/25/23 05:00 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>change to mid loss material from default standard loss</td><td>11/21/23 07:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Corrected T3 8L 0.8mm stack-up L8 layer Tline type as "MS"</td><td>10/28/23 10:34 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>8L Type-3 0.8mm stack-up layer assignments updated based on RSB inputs</td><td>10/25/23 02:28 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.4</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Modified Type-3 0.8mm 8L stack-up to reflect L3 and L4 as the DSL layers</td><td>08/20/23 01:09 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>Updated T3 8L 0.8mm stack-up with mid-loss df = 0.012 </td><td>06/23/23 04:44 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</a></td><td>CAMM2 name update</td><td>06/17/23 05:58 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>Diff pair rule change</td><td>11/22/24 11:06 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>Rcomp topology updated</td><td>09/02/24 04:30 PM</td><td>Yogita</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>Reset topology updated</td><td>09/02/24 04:26 PM</td><td>Yogita</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>MRTS update for RESET</td><td>08/18/24 07:14 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>MRTS Update</td><td>08/18/24 07:03 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>Adding length matching rules</td><td>07/25/24 12:20 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>CKD Connection Picture update</td><td>07/25/24 11:48 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>CKD topology diagram updated</td><td>07/24/24 03:48 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>CKD update</td><td>07/24/24 03:46 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>DDR5 CA,CLK Signal topologies diagram updated</td><td>07/24/24 05:44 AM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>DDR5 MD CA, CLK Signal topology diagram updated</td><td>07/24/24 05:21 AM</td><td>Yogita</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>Removed ECC bit swapping notes  from DDR5 1Rx16 MD</td><td>05/10/24 07:53 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F1B7836F-EC8C-4599-B50C-D3052DF61A61" target="contentwin">System Memory - DDR5 - MD 1Rx16</a></td><td>number of via update</td><td>11/21/23 01:41 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>2.2</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>updated MRTS</td><td>03/22/24 09:19 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>minimum total length removed in the notes section </td><td>12/20/23 02:19 PM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>via count removed from notes </td><td>12/19/23 04:34 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>via count updated as per new version </td><td>12/19/23 04:33 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F292D491-E2D8-4668-B443-800CF1A91E8A" target="contentwin">Low Speed I/O - THC-SPI</a></td><td>Rename chapter that is migrated from LNL-M dataset</td><td>06/16/23 06:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:58 PM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Change MRTS cable name</td><td>05/16/24 09:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Update MRTS</td><td>03/20/24 01:26 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Update MRTS</td><td>03/20/24 01:21 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Edit redundant info</td><td>02/19/24 05:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:30 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>fill missing info</td><td>11/30/23 09:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>fill missing info</td><td>11/30/23 09:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.2</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Deleted "The total length is still 15.2um" as repeat</td><td>05/14/24 02:56 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Update MRTS</td><td>03/20/24 12:41 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>fill missing info</td><td>11/30/23 10:03 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated M1 and M2 segment length.</td><td>10/09/23 06:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated M1, M2, M_cable and max length total info</td><td>06/19/23 06:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>2.1</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:01 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.1</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:59 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Update MRTS</td><td>03/20/24 01:23 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Edit redundant info</td><td>02/19/24 05:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:31 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>fill missing info</td><td>11/30/23 09:27 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>fill missing info</td><td>11/30/23 09:19 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>2.1</td><td><a href="content.html#F51E8D25-06F5-41C4-B859-0059B8043DD7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length notes</td><td>04/23/25 02:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F51E8D25-06F5-41C4-B859-0059B8043DD7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated min length </td><td>03/20/24 07:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F51E8D25-06F5-41C4-B859-0059B8043DD7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updates segment length table according to topology diagram</td><td>10/26/23 03:44 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F539AF1B-DC04-4F86-B7AA-AE8415D78838" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>correction of PCB material</td><td>07/24/24 06:21 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F5F27CB2-AFAD-49FC-9BB4-312612AA3F83" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2)</a></td><td>Name change</td><td>01/18/24 05:48 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F5F27CB2-AFAD-49FC-9BB4-312612AA3F83" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2)</a></td><td>Name change</td><td>01/18/24 05:48 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F5F27CB2-AFAD-49FC-9BB4-312612AA3F83" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2)</a></td><td>New section for LPCAMM2</td><td>01/18/24 05:25 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F5F27CB2-AFAD-49FC-9BB4-312612AA3F83" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2)</a></td><td>New section for LPCAMM2</td><td>01/18/24 05:25 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#F64FC83A-C470-4EAA-B1CC-26201A70CF3C" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology - Mid Loss (ML), Rx</a></td><td>Updated lengths for mid loss</td><td>08/26/25 08:43 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C" target="contentwin">High Speed I/O - Type-C USB</a></td><td> Updated reference plane guidelines</td><td>06/27/25 08:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Added MRTS details</td><td>09/23/24 09:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated min length notes</td><td>09/06/24 08:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated max via notes to reflect new PIER schema</td><td>11/22/23 02:16 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated topology diagram</td><td>10/24/23 02:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated minimum length title</td><td>10/24/23 02:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>update min length header</td><td>10/16/23 05:02 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>update min length requiement</td><td>10/16/23 04:59 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>update total min length requirement</td><td>10/16/23 03:12 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated CPU buffer drive strength notes</td><td>06/16/23 05:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated CPU buffer drive strength notes</td><td>06/16/23 05:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F79801AD-A573-4CE3-ADBE-33F396F82323" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</a></td><td>Notes updated</td><td>07/25/24 05:14 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F79801AD-A573-4CE3-ADBE-33F396F82323" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</a></td><td>Notes updated</td><td>07/25/24 02:58 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F79801AD-A573-4CE3-ADBE-33F396F82323" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</a></td><td>Material type updated</td><td>02/29/24 09:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F79801AD-A573-4CE3-ADBE-33F396F82323" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</a></td><td>BI LENGTHS UPDATED</td><td>02/29/24 09:30 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#F79801AD-A573-4CE3-ADBE-33F396F82323" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</a></td><td>Document moved</td><td>02/29/24 09:10 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#F811B480-5E4B-4CC8-A7AF-0824A37D2A44" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</a></td><td>Corrected 80MHz to 76.8MHz</td><td>12/18/24 05:06 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#F811B480-5E4B-4CC8-A7AF-0824A37D2A44" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</a></td><td>Updated topology diagram and Added Flash programmer usages notes</td><td>11/13/24 02:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.9</td><td><a href="content.html#F811B480-5E4B-4CC8-A7AF-0824A37D2A44" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</a></td><td>Updated R2 of MRTS details from device to resistor</td><td>09/25/24 07:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F811B480-5E4B-4CC8-A7AF-0824A37D2A44" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</a></td><td>Added MRTS info</td><td>09/06/24 09:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#F811B480-5E4B-4CC8-A7AF-0824A37D2A44" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</a></td><td>Corrected topology diagram for 80MHz MAF 3 load topology</td><td>09/06/24 09:11 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#F811B480-5E4B-4CC8-A7AF-0824A37D2A44" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</a></td><td>Added 80MHz 3-Load MAF topology</td><td>05/14/24 05:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.2</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>Removed duplicate guidelines</td><td>06/27/25 08:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.9</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>Added DPHY to topology name</td><td>10/23/24 03:22 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:56 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 06:14 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>removed via count from notes</td><td>12/19/23 05:09 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F8240F38-C0D2-4D50-B01F-8865ED93866C" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 04:14 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9</td><td><a href="content.html#F82E17AB-D130-4119-B718-39EED5F87B6B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB)</a></td><td>SKU Name update</td><td>10/11/24 07:19 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F82E17AB-D130-4119-B718-39EED5F87B6B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/12/23 08:18 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F82E17AB-D130-4119-B718-39EED5F87B6B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB)</a></td><td>.7</td><td>12/11/23 03:32 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>2.3</td><td><a href="content.html#F857FAD5-ED1C-46A0-9742-67C6E07A710E" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Rx,Tx</a></td><td>Added MS to BO</td><td>08/11/25 09:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#F857FAD5-ED1C-46A0-9742-67C6E07A710E" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Rx,Tx</a></td><td>CNVio Module Down Topology material selction change to none</td><td>07/22/24 08:08 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F857FAD5-ED1C-46A0-9742-67C6E07A710E" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Rx,Tx</a></td><td>Changed Material to Mid Loss</td><td>11/24/23 06:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.4</td><td><a href="content.html#F857FAD5-ED1C-46A0-9742-67C6E07A710E" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Rx,Tx</a></td><td>setting CNVIo2 to BO SL only based on BOB and RSB. MR allow for SL and MS only.</td><td>08/14/23 05:16 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F859A129-EED6-4B3A-95F7-5C99CEF71E38" target="contentwin">Electromagnetic Compatibility - EMC Audio</a></td><td>Updated Audio Jack ESD Protection Diagram</td><td>10/06/23 06:53 AM</td><td>Ng, Kim Tong</td></tr><tr><td /><td>2.0</td><td><a href="content.html#F8BC0628-34CE-42CF-B39D-3E50CCEC0334" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Thin PCB, Rx,Tx</a></td><td>Add PTL mRVP guidelines</td><td>02/20/25 01:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB)</a></td><td>Title change</td><td>12/18/23 05:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB)</a></td><td>0.7</td><td>12/16/23 04:57 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB)</a></td><td>0.7</td><td>12/16/23 04:15 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB)</a></td><td>0.7</td><td>12/16/23 03:51 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB)</a></td><td>0.7</td><td>12/16/23 03:51 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.8</td><td><a href="content.html#FB2DDE12-8709-4F1E-96F0-B9D05DE95AED" target="contentwin">Electromagnetic Compatibility - EMC Audio - Audio ESD Protection</a></td><td>remove copy</td><td>09/03/24 06:01 AM</td><td>Wee, Quek Liang</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Type-C TBT+USB+DP 40G Cascaded Retimer Topology pre channel 1 material changed to None</td><td>07/23/24 09:08 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>notes</td><td>01/09/24 05:50 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update PML length</td><td>12/08/23 01:50 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>PML length</td><td>12/07/23 06:11 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed pre channel length</td><td>10/27/23 09:47 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FB3824B5-7874-4BDE-9F4D-7828A7C8C08B" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Cascaded Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:34 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>1.2</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology</a></td><td>MRTS is added</td><td>04/29/24 01:18 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Rx,Tx</a></td><td>PCIe Gen3 Device Down Topology material change to None</td><td>07/23/24 08:55 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Rx,Tx</a></td><td>Changed material to mid loss</td><td>11/24/23 06:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FBA77E66-161F-499D-87E9-482E44AA72D9" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RESET, MISC, All</a></td><td>Length update</td><td>01/26/24 09:28 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FBA77E66-161F-499D-87E9-482E44AA72D9" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RESET, MISC, All</a></td><td>Category update</td><td>01/26/24 08:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBA77E66-161F-499D-87E9-482E44AA72D9" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Signals - Mainstream, Mid Loss (ML), RESET, MISC, All</a></td><td>RESET length</td><td>06/16/23 08:41 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FBB8677A-0FC5-40D0-B4B7-2B40C70692B5" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), RESET, MISC, All</a></td><td>category update</td><td>01/25/24 06:44 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Type-C USB+DP Main Link Internal Cable Topology material changed to None</td><td>07/23/24 09:23 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>stackup material changed from std loss to mid loss</td><td>11/24/23 09:50 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Rx,Tx</a></td><td>Type_C USB+DP Internal cable Topology length updated</td><td>11/23/23 10:33 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.8</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Update MRTS Signal Group</td><td>09/06/24 08:27 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Added MRTS</td><td>09/06/24 07:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated signal namelist</td><td>02/27/24 01:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated signal name note</td><td>06/19/23 06:52 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Copy from LNL. Update trace spacing requirement. Add CPU buffer drive strength details. </td><td>06/16/23 08:02 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>2.2</td><td><a href="content.html#FC92A335-4425-48C8-9D8C-F6B1F2948EEF" target="contentwin">High Speed I/O - DP TCP</a></td><td>Updated reference plane guidelines</td><td>06/27/25 08:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>2.2</td><td><a href="content.html#FC92A335-4425-48C8-9D8C-F6B1F2948EEF" target="contentwin">High Speed I/O - DP TCP</a></td><td>updated conn guidelines</td><td>06/17/25 10:56 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>2.2</td><td><a href="content.html#FC92A335-4425-48C8-9D8C-F6B1F2948EEF" target="contentwin">High Speed I/O - DP TCP</a></td><td>updated ip config details</td><td>06/17/25 10:43 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#FCA93383-3034-4F9F-A1EE-7F6EACF22E83" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology -  Segment Lengths for Maximum 76.8MHz</a></td><td>Corrected 80MHz to 76.8MHz</td><td>12/18/24 05:06 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#FCA93383-3034-4F9F-A1EE-7F6EACF22E83" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology -  Segment Lengths for Maximum 76.8MHz</a></td><td>Corrected Segment length according to topology diagram</td><td>09/06/24 09:08 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#FCA93383-3034-4F9F-A1EE-7F6EACF22E83" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology -  Segment Lengths for Maximum 76.8MHz</a></td><td>Added 80MHz 3-load MAF topology segment length.</td><td>05/14/24 05:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.8</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>Max length notes are updated</td><td>09/04/24 11:42 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>eDP HBR3 Main Link CTLE Topology material type changed to None</td><td>07/23/24 08:46 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>rephrased the note on length support</td><td>05/20/24 02:56 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>rephrased the note on length support</td><td>05/20/24 02:56 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>updated max length note</td><td>12/19/23 09:59 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>updated max length note</td><td>12/19/23 09:53 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Tx</a></td><td>Changed Material to mid loss</td><td>11/24/23 06:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Pre channel material changed to none</td><td>07/23/24 09:22 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Update in max length limit</td><td>11/21/23 11:36 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Adding segment length for the Pre-channel</td><td>10/27/23 10:40 AM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Topology pre channel material changed to none</td><td>07/23/24 09:17 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Type-C TBT+USB+DP 40G Retimer Topology pre channel material changed to none</td><td>07/23/24 09:17 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>notes</td><td>01/09/24 05:49 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>notes</td><td>01/09/24 05:49 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update PML length</td><td>12/08/23 01:49 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update PML length</td><td>12/08/23 01:49 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>12/07/23 05:00 PM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>12/07/23 05:00 PM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>add PML length</td><td>12/07/23 04:26 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>add PML length</td><td>12/07/23 04:26 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>Changed material to mid loss</td><td>11/24/23 06:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5.1</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update notes</td><td>11/08/23 03:49 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5.1</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update notes</td><td>11/08/23 03:49 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/29/23 06:52 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/29/23 06:52 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/29/23 06:52 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/27/23 07:06 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/27/23 07:06 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>typo</td><td>09/27/23 07:06 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/20/23 03:20 PM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/20/23 03:20 PM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>update length</td><td>09/20/23 03:20 PM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:35 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:35 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:35 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>remove length</td><td>06/19/23 05:35 AM</td><td>Chew, Li Wern</td></tr><tr><td /><td>2.0</td><td><a href="content.html#FE0FE262-4234-4AC6-8765-6C754C9A8963" target="contentwin">High Speed I/O - PCIe Gen 5 - (Internal Validation) PCIe Gen5 CEM Topology - Thin PCB, Rx,Tx</a></td><td>adding thin stackup lengths</td><td>02/25/25 09:19 AM</td><td>Bhatt, Piyush</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#FE764042-6054-4D6D-A525-1808D567B4FF" target="contentwin">High Speed I/O - CSI CPHY - PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology - Premium Mid Loss (PML), Rx</a></td><td>Updated lengths for PML</td><td>08/26/25 08:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FE7E4783-E815-477A-AEBD-E1804DFF57B2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</a></td><td>Moved min length total info from notes section to specific min length section</td><td>03/20/24 08:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FE7E4783-E815-477A-AEBD-E1804DFF57B2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</a></td><td>update segment name and max length requirement</td><td>02/02/24 06:28 AM</td><td>Tan, Aik Hong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FE7E4783-E815-477A-AEBD-E1804DFF57B2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</a></td><td>Updated segment length table, max length total and max length total note</td><td>06/16/23 12:13 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>2.2</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Added dual reference power rail low noise requirement for PCIe gen1-3</td><td>06/26/25 04:53 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>fill missing info</td><td>11/30/23 10:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Updating the length matching table as per 2023WW45 PIF discussion</td><td>11/13/23 05:53 PM</td><td>Naik, Depavath Anil Kumar</td></tr><tr><td /><td>1.9</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:00 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>Update MRTS</td><td>03/20/24 01:25 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>Edit redundant info</td><td>02/19/24 05:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>Delete redundant via note</td><td>12/20/23 07:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>fill missing info</td><td>11/30/23 09:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>fill missing info</td><td>11/30/23 09:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology</a></td><td>MRTS update</td><td>04/18/24 03:21 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:35 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology</a></td><td>MRTS UPDATE</td><td>03/19/24 07:33 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 10:08 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C" target="contentwin">High Speed I/O - DP TCP - (Internal only) DP TCP UHBR20 Retimer Topology</a></td><td>updated max via count as per new schema </td><td>12/19/23 10:08 AM</td><td>C S, Supritha Rao</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in separate row and changed the S-ES and S-Non ES spacing</td><td>03/26/25 12:43 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Clarified that loss is for Microstrip</td><td>07/25/24 08:55 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Clarified that loss is for Microstrip</td><td>07/25/24 08:55 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Loss information for Type-C post channel at 10 and 12.8 Ghz</td><td>07/25/24 08:53 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Loss information for Type-C post channel at 10 and 12.8 Ghz</td><td>07/25/24 08:53 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in MS M* Segment Tline</td><td>06/11/24 08:19 PM</td><td>Ramalingam, Nithya</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in MS M* Segment Tline</td><td>06/11/24 08:19 PM</td><td>Ramalingam, Nithya</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>T3 10L 0.9mm stack-up Diff Tline spec numbers unfied (K values)</td><td>05/16/24 09:29 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>T3 10L 0.9mm stack-up Diff Tline spec numbers unfied (K values)</td><td>05/16/24 09:29 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Remove UFS tline spec move to internal validation</td><td>05/10/24 05:21 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Remove UFS tline spec move to internal validation</td><td>05/10/24 05:21 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio2 to MS BO and removed it from DSL L3/L4 layers in Tline spec of T3 10L 0.9mm stack-up</td><td>05/01/24 03:59 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio2 to MS BO and removed it from DSL L3/L4 layers in Tline spec of T3 10L 0.9mm stack-up</td><td>05/01/24 03:59 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Minor updates to A, K</td><td>04/29/24 03:10 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Minor updates to A, K</td><td>04/29/24 03:10 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Update diff CLK A, K value</td><td>04/29/24 06:59 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Update diff CLK A, K value</td><td>04/29/24 06:59 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Update PCIE4 SL P2P 230um</td><td>04/24/24 06:16 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Update PCIE4 SL P2P 230um</td><td>04/24/24 06:16 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated the Tline spec for HDMI TCP</td><td>03/15/24 04:34 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated the Tline spec for HDMI TCP</td><td>03/15/24 04:34 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated Kb numbers</td><td>02/20/24 09:20 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated Kb numbers</td><td>02/20/24 09:20 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>correcting K factor for reduce spacing for gen5</td><td>02/08/24 11:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>correcting K factor for reduce spacing for gen5</td><td>02/08/24 11:38 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated K parameters</td><td>02/06/24 03:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated K parameters</td><td>02/06/24 03:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Delete RCOMP tline</td><td>02/06/24 02:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Delete RCOMP tline</td><td>02/06/24 02:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>relaxing P2PS for Stripline for gen5.</td><td>01/11/24 09:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>relaxing P2PS for Stripline for gen5.</td><td>01/11/24 09:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>RCOMP rule</td><td>11/29/23 03:29 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>RCOMP rule</td><td>11/29/23 03:29 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>UFS rule</td><td>11/14/23 04:32 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>UFS rule</td><td>11/14/23 04:32 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T3 10L 0.9mm stack-up Diff Tline spec for Kb Kf parameters</td><td>10/29/23 04:45 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T3 10L 0.9mm stack-up Diff Tline spec for Kb Kf parameters</td><td>10/29/23 04:45 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Edited Z, A, K for BO segments</td><td>10/27/23 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Edited Z, A, K for BO segments</td><td>10/27/23 03:12 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added a note for CNVio3</td><td>10/27/23 09:46 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added a note for CNVio3</td><td>10/27/23 09:46 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 to the list</td><td>10/27/23 09:34 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 to the list</td><td>10/27/23 09:34 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed reference to HDMI DDI</td><td>10/27/23 05:53 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed reference to HDMI DDI</td><td>10/27/23 05:53 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>eDP MS routingP2PS spacing is updated</td><td>10/27/23 05:52 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>eDP MS routingP2PS spacing is updated</td><td>10/27/23 05:52 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>eDP MS P2PS spacing changed to 500u</td><td>10/26/23 05:50 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>eDP MS P2PS spacing changed to 500u</td><td>10/26/23 05:50 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Clarified CPHY routing guidelines</td><td>10/26/23 03:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Clarified CPHY routing guidelines</td><td>10/26/23 03:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY guidelines; Changed BO SL to 75on88</td><td>10/26/23 02:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY guidelines; Changed BO SL to 75on88</td><td>10/26/23 02:02 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY guidelines; Modified SL BO to 75/88 for all HSIO</td><td>10/26/23 01:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY guidelines; Modified SL BO to 75/88 for all HSIO</td><td>10/26/23 01:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated Tline Spec guidelines for DP TCP </td><td>10/25/23 11:03 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated Tline Spec guidelines for DP TCP </td><td>10/25/23 11:03 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added guidelines for L6 routing - same as L8</td><td>10/25/23 10:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added guidelines for L6 routing - same as L8</td><td>10/25/23 10:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</td><td>10/18/23 01:26 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</td><td>10/18/23 01:26 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>changed p2ps req for DP TCP from 300um to 500um</td><td>10/10/23 06:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>changed p2ps req for DP TCP from 300um to 500um</td><td>10/10/23 06:02 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>correcting CSI to CSI DPHY in tline sheet</td><td>09/06/23 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>correcting CSI to CSI DPHY in tline sheet</td><td>09/06/23 08:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update HSIO breakout trace width to 81um</td><td>08/18/23 04:48 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update HSIO breakout trace width to 81um</td><td>08/18/23 04:48 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td> change CNVIO to CNVIO2</td><td>07/19/23 05:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td> change CNVIO to CNVIO2</td><td>07/19/23 05:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>removed SATA, change DDI aux to TCP AUX and removed DDI DP and DDI HDMI.</td><td>07/19/23 05:15 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>removed SATA, change DDI aux to TCP AUX and removed DDI DP and DDI HDMI.</td><td>07/19/23 05:15 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated PCIe5 MS Tline spec updated </td><td>06/24/23 01:33 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated PCIe5 MS Tline spec updated </td><td>06/24/23 01:33 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>T3 10L 0.9mm stack-up Diff Tline spec updated with Impedance and loss (Kb Kf yet to be updated)</td><td>06/24/23 11:14 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>T3 10L 0.9mm stack-up Diff Tline spec updated with Impedance and loss (Kb Kf yet to be updated)</td><td>06/24/23 11:14 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add UFS tline spec for internal validation</td><td>05/10/24 05:20 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add UFS tline spec for internal validation</td><td>05/10/24 05:20 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>DDR5 MD NOTES UPDATED</td><td>05/22/24 09:03 AM</td><td>Yogita</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>DDR5 MD NOTES UPDATED</td><td>05/22/24 09:03 AM</td><td>Yogita</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>DDR Notes updated</td><td>05/22/24 08:32 AM</td><td>Yogita</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>DDR Notes updated</td><td>05/22/24 08:32 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K value updated</td><td>12/10/24 04:48 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K value updated</td><td>12/10/24 04:48 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Routing layer changed</td><td>12/10/24 04:21 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Routing layer changed</td><td>12/10/24 04:21 AM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>KB Values updated</td><td>07/25/24 02:49 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>KB Values updated</td><td>07/25/24 02:49 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>CLK Spacing updated</td><td>07/25/24 02:29 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>CLK Spacing updated</td><td>07/25/24 02:29 PM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K,DQS-DQ pair for BO1 updated</td><td>03/22/24 06:03 AM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K,DQS-DQ pair for BO1 updated</td><td>03/22/24 06:03 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K values updated</td><td>03/01/24 05:27 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K values updated</td><td>03/01/24 05:27 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Trace spacing updated</td><td>02/29/24 10:48 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Trace spacing updated</td><td>02/29/24 10:48 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Routing layer changed</td><td>12/10/24 04:20 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Routing layer changed</td><td>12/10/24 04:20 AM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>CLK Trace width/space updated</td><td>07/25/24 02:14 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>CLK Trace width/space updated</td><td>07/25/24 02:14 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>CLK Buffer Trace width/Space added</td><td>07/25/24 02:06 PM</td><td>Yogita</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>CLK Buffer Trace width/Space added</td><td>07/25/24 02:06 PM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BI L1 Trace width increases</td><td>03/22/24 05:02 AM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BI L1 Trace width increases</td><td>03/22/24 05:02 AM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BI Trace width updated</td><td>03/19/24 05:28 AM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BI Trace width updated</td><td>03/19/24 05:28 AM</td><td>Yogita</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>rename BI to BI1</td><td>03/13/24 03:47 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>rename BI to BI1</td><td>03/13/24 03:47 AM</td><td>Bin Ramlan, AdiX Iqbal</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Trace widths updtaed</td><td>02/29/24 10:27 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Trace widths updtaed</td><td>02/29/24 10:27 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Trace width for MD Updated</td><td>02/29/24 10:13 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Trace width for MD Updated</td><td>02/29/24 10:13 AM</td><td>Yogita</td></tr><tr><td /><td>1.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>typo error</td><td>10/14/24 01:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>typo error</td><td>10/14/24 01:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Update RCOMP requirements</td><td>02/29/24 01:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Update RCOMP requirements</td><td>02/29/24 01:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>DRAM RESET requirements moved to here</td><td>02/06/24 10:36 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>DRAM RESET requirements moved to here</td><td>02/06/24 10:36 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Updated RCOMP TW requirement </td><td>02/02/24 05:50 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Updated RCOMP TW requirement </td><td>02/02/24 05:50 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Notes Update</td><td>01/26/24 08:37 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Notes Update</td><td>01/26/24 08:37 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated DQ within byte/WCK/DQS to DQ K values</td><td>12/08/24 06:26 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated DQ within byte/WCK/DQS to DQ K values</td><td>12/08/24 06:26 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Spacing and K update</td><td>07/25/24 07:09 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Spacing and K update</td><td>07/25/24 07:09 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K values update</td><td>07/25/24 03:17 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K values update</td><td>07/25/24 03:17 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>CAMM Name change to LPCAMM2</td><td>05/24/24 07:07 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>CAMM Name change to LPCAMM2</td><td>05/24/24 07:07 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Camm Name Change</td><td>03/08/24 04:30 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Camm Name Change</td><td>03/08/24 04:30 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value update</td><td>03/01/24 02:21 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value update</td><td>03/01/24 02:21 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K values updated</td><td>03/01/24 02:07 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K values updated</td><td>03/01/24 02:07 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated K numbers</td><td>03/01/24 01:37 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated K numbers</td><td>03/01/24 01:37 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K byte to byte CAMM outer updated</td><td>03/01/24 12:53 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K byte to byte CAMM outer updated</td><td>03/01/24 12:53 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value updated for DQ inner SL</td><td>03/01/24 12:23 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value updated for DQ inner SL</td><td>03/01/24 12:23 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>updated byte to byte K for DQ SL outer</td><td>03/01/24 11:34 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>updated byte to byte K for DQ SL outer</td><td>03/01/24 11:34 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Kf numbers</td><td>02/16/24 11:50 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Kf numbers</td><td>02/16/24 11:50 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>TS and Kb,Kf update</td><td>01/25/24 10:26 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>TS and Kb,Kf update</td><td>01/25/24 10:26 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Kf/Kb numbers updated</td><td>01/25/24 12:46 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Kf/Kb numbers updated</td><td>01/25/24 12:46 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Spacing Updates for CA/DQ</td><td>12/20/23 01:07 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Spacing Updates for CA/DQ</td><td>12/20/23 01:07 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Spacings</td><td>06/20/23 09:16 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Spacings</td><td>06/20/23 09:16 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>CAMM Addition</td><td>06/19/23 01:29 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>CAMM Addition</td><td>06/19/23 01:29 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>LP5 T3 Spacing update</td><td>06/19/23 10:49 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>LP5 T3 Spacing update</td><td>06/19/23 10:49 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z and K update</td><td>07/25/24 07:03 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z and K update</td><td>07/25/24 07:03 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z and A Update</td><td>07/24/24 05:40 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z and A Update</td><td>07/24/24 05:40 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z and A update</td><td>07/24/24 05:31 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z and A update</td><td>07/24/24 05:31 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM Name change to LPCAMM2</td><td>05/24/24 07:06 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM Name change to LPCAMM2</td><td>05/24/24 07:06 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Camm Name Change</td><td>03/08/24 04:31 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Camm Name Change</td><td>03/08/24 04:31 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Changed Z/A value for DQ outer CAMM</td><td>03/01/24 12:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Changed Z/A value for DQ outer CAMM</td><td>03/01/24 12:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated DQ Z/A for outer DQ</td><td>03/01/24 11:32 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated DQ Z/A for outer DQ</td><td>03/01/24 11:32 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z/A value for CA updated for 10L CAMM</td><td>03/01/24 11:24 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z/A value for CA updated for 10L CAMM</td><td>03/01/24 11:24 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>A value for CA updated</td><td>03/01/24 11:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>A value for CA updated</td><td>03/01/24 11:20 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z value for CA updated</td><td>03/01/24 11:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z value for CA updated</td><td>03/01/24 11:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW Z changed for CLK..one typo was there</td><td>02/09/24 05:57 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW Z changed for CLK..one typo was there</td><td>02/09/24 05:57 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Split table for inner and Outer</td><td>02/06/24 09:30 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Split table for inner and Outer</td><td>02/06/24 09:30 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Moved RCOMP TW requirements to Notes</td><td>02/02/24 05:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Moved RCOMP TW requirements to Notes</td><td>02/02/24 05:52 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>DRAM RESET RCOMP Updated</td><td>01/26/24 10:23 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>DRAM RESET RCOMP Updated</td><td>01/26/24 10:23 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>RESET RCOMP Update</td><td>01/26/24 10:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>RESET RCOMP Update</td><td>01/26/24 10:19 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW,TS , Attenuation Updated</td><td>01/25/24 10:18 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW,TS , Attenuation Updated</td><td>01/25/24 10:18 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z update</td><td>01/25/24 12:24 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Z update</td><td>01/25/24 12:24 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>11/21/23 03:35 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>11/21/23 03:35 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>11/21/23 03:33 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>11/21/23 03:33 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff pair TW/TS Updation and Layer assignment correction</td><td>10/27/23 08:55 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff pair TW/TS Updation and Layer assignment correction</td><td>10/27/23 08:55 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update and Layer assignment correction</td><td>10/27/23 08:29 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update and Layer assignment correction</td><td>10/27/23 08:29 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>10/27/23 08:08 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>10/27/23 08:08 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated TW, TS and Z0</td><td>06/20/23 08:59 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated TW, TS and Z0</td><td>06/20/23 08:59 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM addition</td><td>06/19/23 01:23 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM addition</td><td>06/19/23 01:23 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Inner Outer combined table</td><td>06/19/23 07:26 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Inner Outer combined table</td><td>06/19/23 07:26 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Inner</td><td>06/19/23 06:22 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Inner</td><td>06/19/23 06:22 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Outer</td><td>06/19/23 06:21 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Outer</td><td>06/19/23 06:21 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Outer Trace width</td><td>06/19/23 06:16 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Outer Trace width</td><td>06/19/23 06:16 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Removed UFS Ref CLK guide</td><td>05/10/24 08:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Removed UFS Ref CLK guide</td><td>05/10/24 08:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>SE Tline spec BO geometry impedance updated for 10L T3 0.9mm stack-up</td><td>05/01/24 04:32 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>SE Tline spec BO geometry impedance updated for 10L T3 0.9mm stack-up</td><td>05/01/24 04:32 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated notes on CLK spacing relaxation</td><td>04/24/24 05:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated notes on CLK spacing relaxation</td><td>04/24/24 05:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Update eSPI TS to 250um</td><td>02/08/24 08:28 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Update eSPI TS to 250um</td><td>02/08/24 08:28 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Delete RCOMP tline</td><td>02/06/24 03:13 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Delete RCOMP tline</td><td>02/06/24 03:13 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>RCOMP rule</td><td>11/29/23 03:31 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>RCOMP rule</td><td>11/29/23 03:31 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated Tline Spec notes for relaxed CLK spacing</td><td>11/22/23 05:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated Tline Spec notes for relaxed CLK spacing</td><td>11/22/23 05:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated T3 10L 0.9mm stack-up EIO Tline spec for Kb Kf</td><td>10/29/23 05:05 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated T3 10L 0.9mm stack-up EIO Tline spec for Kb Kf</td><td>10/29/23 05:05 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added L6 SL guideline for BO,MR and updated BO trace spacing for SL and DSL from 75um to 88um. </td><td>10/26/23 09:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added L6 SL guideline for BO,MR and updated BO trace spacing for SL and DSL from 75um to 88um. </td><td>10/26/23 09:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove PECI and added UFS Reference Clock recommendation</td><td>10/09/23 05:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove PECI and added UFS Reference Clock recommendation</td><td>10/09/23 05:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>T3 10L 0.9mm stack-up SE Tline spec updated for Z and Loss (Kb kf yet to be updated)</td><td>06/24/23 11:25 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>T3 10L 0.9mm stack-up SE Tline spec updated for Z and Loss (Kb kf yet to be updated)</td><td>06/24/23 11:25 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended, Internal)</a></td><td>Archived tline spec for UFS Ref CLK since it is not POR</td><td>05/10/24 09:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended, Internal)</a></td><td>Archived tline spec for UFS Ref CLK since it is not POR</td><td>05/10/24 09:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in separate rows and changed the S-ES and S-Non ES spacing values</td><td>03/26/25 01:13 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Loss information at 10 and 12.8 Ghz for TBT post channel retimer</td><td>07/25/24 09:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in MS M* segment</td><td>06/13/24 12:04 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Made updates to L3 K values to match IPDS</td><td>06/06/24 06:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Update K,ES clk</td><td>06/05/24 03:46 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated 10L T4 stack-up Differential Tline spec for BO loss and K numbers</td><td>05/16/24 08:13 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Remove UFS tline spec to internal validation</td><td>05/10/24 05:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CNVio2 to MS BO in Tline spec for 10L 2-x-2+ stack-up</td><td>05/01/24 04:12 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Minor updates A, K number</td><td>04/29/24 03:09 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Update PCIE4 SL P2P 230um</td><td>04/24/24 06:19 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated pcie gen4/5, UFS breakout spacing to 70um from 60um as DR do not allow 60um spacing for impedance control. 70 um is min required.</td><td>04/12/24 06:00 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated the MS Tline SPec for HDMI TCP</td><td>03/15/24 04:35 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>PCIE4&amp;UFS Breakout to follow PCIE5</td><td>03/06/24 02:34 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>60on 60 yield to 81 ohms, correcting from 78ohm to 81 ohms. This is for breakout.</td><td>02/16/24 08:05 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>correcting K factor based on relaxed spacing.</td><td>02/08/24 12:00 PM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated K parameters</td><td>02/06/24 03:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Delete RCOMP tline</td><td>02/06/24 02:50 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Relaxed gen5 spacing.</td><td>02/05/24 08:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>RCOMP rule</td><td>11/29/23 03:32 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>UFS design rule</td><td>11/14/23 04:27 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added note on CNVio3</td><td>10/27/23 09:54 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>eDP MS P2PS tline spec is updated</td><td>10/27/23 05:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed reference to HDMI DDI</td><td>10/27/23 05:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CPHY routing guidelines</td><td>10/26/23 03:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated Tline Spec guidelines for DP TCP</td><td>10/25/23 11:07 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</td><td>10/18/23 01:28 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>added DP TCP to MR MS with 500um p2ps </td><td>10/10/23 06:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>correcting CSI to CSI DPHY </td><td>09/06/23 08:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>change CNVIO to CNVIO2</td><td>07/19/23 05:22 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>removed SATA, change DDI aux to TCP AUX and removed DDI DP and DDI HDMI.</td><td>07/19/23 05:13 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>T4 10L 2-x-2+ Diff Tline Spec Impedance and loss updated (Dk, Df not updated)</td><td>06/24/23 01:15 PM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add in UFS tline spec for internal validation</td><td>05/10/24 05:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.9</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>typo error</td><td>10/14/24 01:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Update RCOMP requirements</td><td>02/29/24 02:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Moved DRAM RESET to notes section</td><td>02/06/24 10:31 AM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Moved RCOMP to notes section</td><td>02/02/24 06:08 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Notes Update</td><td>01/26/24 08:39 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Corrected few typos</td><td>03/01/24 11:13 AM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated few K values</td><td>02/29/24 11:25 AM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated trace names channel to channel spacing to be in alignment with rest of the document</td><td>02/19/24 01:27 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>minor changes to text</td><td>02/09/24 04:05 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated trace section name to match with trace width table.</td><td>02/09/24 03:43 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Kb Kf values for T4 stackup</td><td>01/26/24 02:13 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Channel2channel spacing</td><td>06/19/23 10:14 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Inner Spacing</td><td>06/19/23 10:13 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Outer Spacing update</td><td>06/19/23 10:12 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Fixed few typos</td><td>02/29/24 11:16 AM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Changed BO1/BI1 to BO/BI respectively</td><td>02/06/24 07:39 AM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Splitted the trace width table into inner and outer channel to be in alignment with rest of the table</td><td>02/06/24 07:11 AM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Removed RCOMP from trace width table</td><td>02/02/24 06:07 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>DRAM_RESET and RCOMP update</td><td>01/26/24 02:56 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated attenuation for all signals</td><td>01/25/24 03:34 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Added attenuation for signals </td><td>01/25/24 02:44 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>DQ,DQS,CLK,CA TW/TS Update</td><td>12/25/23 01:45 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>trace width change for WCK</td><td>06/19/23 05:08 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Target impedance for SE and Diff pairs</td><td>06/19/23 04:41 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CLK Impedance change</td><td>06/19/23 04:03 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>HDI LP5 width</td><td>06/19/23 07:01 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Removed UFS Ref CLK guide</td><td>05/10/24 08:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated SE Tline spec of T4 2-x-2+ stack-up</td><td>05/01/24 05:11 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated notes on CLK spacing relaxation</td><td>04/24/24 05:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Update eSPI TS to 250um</td><td>02/08/24 08:29 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Delete RCOMP tline</td><td>02/06/24 03:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>RCOMP rule</td><td>11/29/23 03:34 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated Tline Spec notes for relaxed CLK spacing</td><td>11/22/23 05:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove PECI and added UFS Reference Clock recommendation</td><td>10/09/23 05:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>T4 10L 2-x-2+ 0.8mm SE Tline spec Impedance and loss updated (Dk, Df not updated)</td><td>06/24/23 01:25 PM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended, Internal)</a></td><td>Archived tline spec for UFS Ref CLK since it is not POR</td><td>05/10/24 09:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in separate row and changed the spacing values</td><td>03/26/25 01:48 AM</td><td>Ramalingam, Nithya</td></tr><tr><td>2.0.0</td><td>2.3.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated Tline spec with CPHY</td><td>08/26/25 09:44 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.5</td><td>2.0.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added CNVio3 as a separate row and changed the S-ES and S-Non ES spacing</td><td>03/26/25 12:23 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Clarified that post channel loss is for Microstrip</td><td>07/25/24 08:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated Loss information for Type-C post channel at 10 and 12.8 Ghz</td><td>07/25/24 08:51 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added CNVio3 in MS M* segment Tline </td><td>06/11/24 08:17 PM</td><td>Ramalingam, Nithya</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Update the K,S value CLK</td><td>06/05/24 03:40 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>T3 8L 0.8mm stack-up differential Tline spec on L4 DSL layer USB2.0 removed due to duplicity</td><td>05/16/24 09:15 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Delete UFS tline spec move to internal validation</td><td>05/10/24 05:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added USB2.0 for DSL L4 layer in Tline spec for T3 0.8mm stack-up</td><td>05/01/24 03:41 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Minor updates to A, K numbers</td><td>04/29/24 03:11 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>HDMI MS spacing is updated</td><td>04/29/24 01:21 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>update diff CLK A,K value</td><td>04/29/24 06:47 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>USB2 added for Layer4 </td><td>04/29/24 05:55 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Update PCIE4 P2P 230um</td><td>04/24/24 06:14 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Update DSL clk spacing</td><td>03/22/24 02:54 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>DSL touting spacings are updated</td><td>02/26/24 06:35 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>updated Layer 4 Breakout </td><td>02/26/24 05:02 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Corrected spacing for DSL routing layer L4 for gen 5</td><td>02/23/24 11:29 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>corrected Kses , round off error</td><td>02/20/24 09:16 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>corrected K factor for relaxed spacing.</td><td>02/08/24 11:32 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Delete RCOMP spec in Stackup</td><td>02/01/24 09:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>relaxing P2PS for Stripline for gen5.</td><td>01/11/24 09:43 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>RCOMP rule</td><td>11/29/23 03:23 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated 0.8mm 8L T3 stack-up Diff Tline K numbers for BO segments based on iPDS 0.5 feedback</td><td>11/22/23 05:49 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>updated TlineSpec for TCP AUX</td><td>11/17/23 06:52 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>DSL L4 and L3 min Ts updated to 88um ; corrected K eq and K non-eq numbers in Diff Tlince spec of T3 0.8mm stack-up</td><td>10/29/23 12:24 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Made minor correction to BO Z, A, K</td><td>10/27/23 10:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added a note for CNVio3</td><td>10/27/23 09:46 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Removed Main route Microstrip tline spec for CNVio3</td><td>10/27/23 09:38 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Modified BO Z, A, K values</td><td>10/27/23 06:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>HDMI post-channel requirement is deleted</td><td>10/27/23 05:53 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Update UFS Tline Spec, simulation shown UFS Spec need to same as PCIe4.</td><td>10/27/23 04:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>eDP MS routing P2PS spacing changed to 500u</td><td>10/26/23 05:49 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Changed BO SL from 75/75 to 75/88</td><td>10/26/23 02:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Changed BO MS from 75/88 to 81/88 for PCIe Gen4, TBT, USB</td><td>10/26/23 02:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>updated the design guideline for DP TCP </td><td>10/25/23 10:52 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Removed DSL Tline configuration for CNVio3</td><td>10/18/23 04:27 AM</td><td>Ramalingam, Nithya</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated T-Line Spec for CNVIo2 to be BO only SL and MR to MS/SL</td><td>10/18/23 01:25 AM</td><td>Tan, Cheng Yu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>removed duplicate entry for gen5</td><td>10/17/23 07:35 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>changed p2ps req for DP TCP from 300um to 500um</td><td>10/10/23 06:00 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>correcting CSI to CSI DPHY </td><td>09/06/23 08:01 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>corrected impedance for gen5 TW.</td><td>08/23/23 09:30 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>update HSIO breakout trace width to 81um for gen5</td><td>08/23/23 09:27 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Added CNVIO2/3 and Type-C Aux to 0.8mm 8L T3 Diff Tline spec sheet</td><td>08/20/23 02:21 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>Updated Differential Tline spec to reflect DSL layer change back to L3/L4. Also updated HSIO name corrections</td><td>08/20/23 02:12 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>updated trace width for HSIO to 81um for microstrip.</td><td>08/18/23 04:50 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>removed DSL pcie gen5 TWTS as Crosstalk and stub requirement not met there.</td><td>07/19/23 10:07 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td> change CNVIO to CNVIO2</td><td>07/19/23 05:24 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>removed SATA, change DDI aux to TCP AUX and removed DDI DP and DDI HDMI.</td><td>07/19/23 05:18 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>T3 8L 0.8mm PCIe5 Tline spec updated</td><td>06/24/23 01:38 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</a></td><td>T3 8L 0.8mm Diff Tline spec table updated with Zdif and Loss (Kb, Kf yet to update)</td><td>06/24/23 06:49 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</a></td><td>Add in internal validation tline spec</td><td>05/10/24 05:13 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</a></td><td>RVP stack up specific trace geometry.</td><td>08/24/23 10:23 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Update RCOMP requirements</td><td>02/29/24 01:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>DRAM RESET requirements moved here</td><td>02/06/24 10:35 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>RCOMP routing TW update in notes</td><td>02/02/24 05:40 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Notes Update</td><td>01/26/24 08:36 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.9.3</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Update to WCK/RDQS K values </td><td>12/08/24 05:55 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Route spacing update</td><td>07/24/24 04:36 AM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>CAMM name change to LPCAMM2</td><td>05/24/24 07:04 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Topology name update change</td><td>03/08/24 04:53 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Camm Name Change</td><td>03/08/24 04:28 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value updated inner byte to byte</td><td>03/01/24 12:55 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated cann byte to byte K for SL outer</td><td>03/01/24 11:29 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>updatde k value</td><td>03/01/24 10:56 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Kf numbers </td><td>02/16/24 04:51 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>TS, Kb, Kf value update</td><td>01/25/24 09:48 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Spacing and Kf Kb update</td><td>01/25/24 01:16 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updates in spacing</td><td>12/20/23 12:44 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Spacings</td><td>06/20/23 09:06 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>spacing updated</td><td>06/19/23 09:41 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>updated spacing</td><td>06/19/23 09:37 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>toplogy name upadte</td><td>06/19/23 01:16 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>ca-ca spacing update</td><td>06/19/23 01:15 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>CAMM Spacing update</td><td>06/19/23 11:52 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>InnerByte</td><td>06/19/23 10:42 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>OuterSpacing</td><td>06/19/23 10:38 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Values due to changes in routing</td><td>07/23/24 06:22 PM</td><td>Ravindran, Neethish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM name change to LPCAMM2</td><td>05/24/24 07:03 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM Name change</td><td>03/08/24 04:27 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Split Table for Inner and Outer</td><td>02/06/24 08:56 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Moved RCOMP TW requirements to notes</td><td>02/02/24 05:41 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Corrected SE Z values for DRAM RESET</td><td>02/02/24 05:38 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>RESET_RCOMP Updated</td><td>01/26/24 10:10 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW,Z and Attenuation update</td><td>01/25/24 09:42 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Minor TW changes</td><td>01/25/24 01:08 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>11/21/23 03:27 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff pairs TW/TS updation</td><td>11/21/23 03:23 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff Pair TW/TS Update</td><td>10/27/23 08:10 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Diff pair TW/TS update</td><td>10/27/23 08:01 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Change of TW/TS for Diff pairs</td><td>10/27/23 06:34 AM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated TW, TS and Z0</td><td>06/20/23 09:00 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated TW, TS and Z0</td><td>06/20/23 08:49 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>correct impedance </td><td>06/19/23 09:38 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Update Trace Width, Spacing and Impedance</td><td>06/19/23 08:38 PM</td><td>Dubey, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM 8L updated</td><td>06/19/23 01:06 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Impedance update</td><td>06/19/23 07:50 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Inner Outer combined table</td><td>06/19/23 07:16 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM Inner</td><td>06/19/23 06:48 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM Outer</td><td>06/19/23 06:47 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM Inner</td><td>06/19/23 06:46 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>CAMM outer</td><td>06/19/23 06:41 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Update RCOMP requirements</td><td>02/29/24 01:53 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Moved DRAM RESET to notes section</td><td>02/06/24 05:48 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Updated RCOM TW requirements in notes</td><td>02/02/24 05:44 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>reset updated </td><td>01/26/24 10:37 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Spec requirement added</td><td>01/19/24 04:15 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>BO2 Updated</td><td>03/01/24 05:15 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K values updated</td><td>02/16/24 06:48 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K for CA Ch-Ch updated</td><td>02/02/24 05:18 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>kf updated</td><td>01/26/24 10:36 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Kb updated</td><td>01/25/24 09:43 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>KB UPDATED</td><td>01/25/24 06:47 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Spaces updated</td><td>01/24/24 08:13 PM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>DDR5 Spacing Update</td><td>06/19/23 08:20 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BI Trace width updated</td><td>03/19/24 05:24 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Splitted CA/CS/CLK trace width table into two for better alignment with rest of the document</td><td>02/06/24 05:42 PM</td><td>Abraham, Alvin</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>moved RCOMP TW requirement to Notes</td><td>02/02/24 05:45 PM</td><td>Ravindran, Neethish</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A updated</td><td>01/26/24 03:39 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A added</td><td>01/26/24 10:59 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Reset and Rcomp added</td><td>01/26/24 10:53 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Trace width updated</td><td>01/26/24 08:42 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A updated</td><td>01/25/24 09:43 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A updated</td><td>01/25/24 09:35 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A updated</td><td>01/25/24 09:34 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>TRACE WIDTHS UPDATED</td><td>01/25/24 05:09 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>data updated</td><td>01/25/24 04:20 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Data updated</td><td>01/25/24 01:47 PM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Trace width updated</td><td>10/27/23 09:08 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Impedance update</td><td>06/19/23 04:29 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>DDR5 Width update</td><td>06/19/23 07:39 AM</td><td>Ranjan, Prabhat</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Removed UFS Ref CLK guide</td><td>05/10/24 08:08 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated notes on CLK spacing relaxation</td><td>04/24/24 05:00 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Update eSPI TS to 250um</td><td>02/08/24 08:27 AM</td><td>Ch'ng, Sheau Wei</td></tr><tr><td /><td>0.75</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Delete RCOMP spec in Stackup</td><td>02/01/24 09:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>RCOMP rule</td><td>11/29/23 03:26 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Add RCOMP</td><td>11/29/23 03:19 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated Tline Spec notes for relaxed CLK spacing</td><td>11/22/23 03:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated T3 0.8mm stack-up SE Tline spec for EIOs</td><td>10/29/23 03:09 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated BO trace spacing for DSL and SL routing from 75um to 88um.</td><td>10/26/23 09:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Remove PECI and added UFS Reference Clock recommendation</td><td>10/09/23 05:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>Updated 0.8mm T3 8L Tline spec with DSL layers L3/L4</td><td>08/20/23 03:12 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</a></td><td>T3 8L 0.8mm Stack-up SE Tline Spec updated for Z and loss (Kb, kf yet to update)</td><td>06/24/23 07:10 AM</td><td>Kl, Lejo</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended, Internal)</a></td><td>Archived tline spec for UFS Ref CLK since it is not POR</td><td>05/10/24 09:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev0.5</td><td>10/27/23 07:02 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev.5</td><td>10/27/23 06:38 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev.5</td><td>10/27/23 06:37 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>BoM Update</td><td>10/26/23 12:52 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>bom update</td><td>10/26/23 12:38 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA Updates</td><td>06/20/23 10:18 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Updates</td><td>06/20/23 07:06 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>SA Cap updates</td><td>06/16/23 10:33 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor</td><td>06/16/23 06:59 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Solution</td><td>06/16/23 06:30 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Solution</td><td>06/16/23 06:23 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Solution.</td><td>06/15/23 10:04 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Solution.</td><td>06/15/23 09:46 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Solution</td><td>06/15/23 09:36 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>REV0.5</td><td>10/27/23 06:54 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>BoM update</td><td>10/26/23 12:49 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA Updates</td><td>06/20/23 10:23 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA Updates</td><td>06/20/23 07:38 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Updates</td><td>06/20/23 07:28 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>SA Cap updates</td><td>06/16/23 10:36 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor</td><td>06/16/23 07:01 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI solution</td><td>06/16/23 06:29 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI solution</td><td>06/16/23 06:28 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>VCCSA PI Decoupling solution.</td><td>06/15/23 10:02 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:12 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:09 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>decap solution</td><td>10/27/23 09:50 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:44 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:38 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 02:44 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:12 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:10 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:08 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>caps solution</td><td>10/27/23 09:55 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:44 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:36 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 02:44 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/15/23 03:39 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/15/23 03:05 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Made changes according to PTLH</td><td>06/16/23 09:20 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Made changes according to PTL</td><td>06/16/23 09:23 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 03:56 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated cap details</td><td>06/20/23 05:22 PM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated cap details</td><td>06/20/23 05:22 PM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>BOM added</td><td>06/20/23 06:29 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>BOM added</td><td>06/20/23 06:29 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 04:01 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated cap details</td><td>06/20/23 06:07 PM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated cap details</td><td>06/20/23 06:07 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Caps updated</td><td>10/27/23 09:17 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Cap table updated</td><td>10/27/23 06:22 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Deleted reference image</td><td>10/27/23 02:29 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Cap updated</td><td>10/27/23 09:16 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Cap placement updated</td><td>10/27/23 06:23 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev.5</td><td>10/27/23 08:22 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Change Image Naming</td><td>10/27/23 07:39 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Remove all layer image</td><td>10/27/23 07:16 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Component Rearrangement, added VRm in TSC image</td><td>10/27/23 07:14 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updated Image</td><td>10/27/23 06:13 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM revision</td><td>10/27/23 05:48 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>diagram names  for decaps and layout are updated</td><td>06/20/23 10:09 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Reference Layout Diagram updated</td><td>06/20/23 09:58 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>notes for Decaps are changed</td><td>06/20/23 08:18 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Component placement and notes modified</td><td>06/20/23 08:04 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td> Diagrams for layout design and Decaps are updated</td><td>06/20/23 07:53 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Layout diagrams for Decoupling caps and power shapes updated</td><td>06/16/23 12:09 PM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Design and decoupling cap notes section modified</td><td>06/16/23 10:50 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor</td><td>06/16/23 06:55 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>decoupling cap solution changed</td><td>06/15/23 10:52 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PTL-UH VCCATOM DECAP SOLUTION FOR RVP KOZ</td><td>06/15/23 09:06 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev.5</td><td>10/27/23 08:28 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Change PIBOM and image for 0.5</td><td>10/27/23 07:44 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>digram names updated for Decap solution and layout </td><td>06/20/23 10:11 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Reference Layout diagrams names updated</td><td>06/20/23 10:04 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Layout design diagram updated</td><td>06/20/23 09:56 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Reference Layout design diagram updated</td><td>06/20/23 09:55 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Diagrams and notes for the layout and Decaps are updated</td><td>06/20/23 08:14 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Decap solution and Diagrams updated</td><td>06/16/23 12:13 PM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updated Decoupling cap solution and notes </td><td>06/15/23 11:07 AM</td><td>Kandpal, Himanshu</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>caps updated</td><td>10/27/23 09:20 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Cap table updated</td><td>10/27/23 06:11 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated cap details</td><td>06/20/23 05:21 PM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated cap details</td><td>06/20/23 05:21 PM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Added capacitor details</td><td>06/20/23 06:36 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Added capacitor details</td><td>06/20/23 06:36 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Deleted reference image</td><td>10/27/23 02:30 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>caps udated</td><td>10/27/23 09:18 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Cap table updated</td><td>10/27/23 06:10 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated capacitor details</td><td>06/20/23 06:00 PM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated capacitor details</td><td>06/20/23 06:00 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>.5</td><td>10/27/23 07:03 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Change to latest PDBOM</td><td>10/26/23 07:50 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Diagram update</td><td>06/20/23 08:44 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Diagram update</td><td>06/19/23 01:48 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updating diagrams</td><td>06/19/23 01:38 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updating diagram to show latest BRD</td><td>06/19/23 04:20 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor updates</td><td>06/16/23 10:33 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>reupload diagrams and added notes</td><td>06/16/23 07:38 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor</td><td>06/16/23 07:30 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor</td><td>06/16/23 06:52 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM update for PTL</td><td>06/15/23 05:39 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>.5</td><td>10/27/23 07:52 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>change to latest PDBOM</td><td>10/26/23 08:06 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updating diagrams</td><td>06/20/23 08:29 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Diagram update</td><td>06/19/23 01:50 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updating diagram to the latest BRD database</td><td>06/19/23 04:25 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor updates</td><td>06/16/23 10:40 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>added notes</td><td>06/16/23 07:41 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>cap update</td><td>06/16/23 07:33 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Small changes to placeholders for ISC and PPV</td><td>06/16/23 03:07 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM update for PTL</td><td>06/15/23 05:42 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Made changes according to PTL</td><td>06/16/23 09:33 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Made changes according to PTL</td><td>06/16/23 09:35 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 03:59 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 04:04 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 04:03 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>added notes</td><td>10/26/23 10:17 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev0.5</td><td>10/27/23 08:10 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>10/26/23 07:28 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>09/19/23 04:10 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>09/19/23 04:03 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:31 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:31 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:30 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:28 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:34 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:14 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:08 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:04 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 10:16 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 09:59 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 08:51 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 08:50 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 08:19 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 08:17 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>notes updates</td><td>06/16/23 06:49 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/15/23 08:27 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/15/23 08:14 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM update</td><td>06/15/23 07:55 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>rev0.5</td><td>10/27/23 08:13 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>10/26/23 07:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>10/26/23 07:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>09/19/23 04:15 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>09/19/23 04:05 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>07/07/23 06:36 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:32 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:29 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 06:27 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:44 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:16 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:09 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/20/23 03:03 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 10:15 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 10:01 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 08:52 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/16/23 08:23 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>minor change</td><td>06/16/23 08:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>PIBOM</td><td>06/15/23 08:34 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Update PIBOM</td><td>06/15/23 07:40 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Update PTLUP decoupling solution recommendation and diagrams</td><td>06/16/23 02:55 AM</td><td>Solikhudin, Ameera Wahida</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Updated decoupling solution for LC filter recommendation</td><td>06/16/23 02:00 AM</td><td>Solikhudin, Ameera Wahida</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Update decoupling solution recommendation and diagrams</td><td>06/15/23 06:06 AM</td><td>Solikhudin, Ameera Wahida</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>First update for decoupling</td><td>06/15/23 01:34 PM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Added component placement</td><td>06/14/23 11:16 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>First updates for decoupling solution and filter recommendation.</td><td>06/14/23 11:13 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>SKU Name Update</td><td>10/11/24 07:13 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>1.</td><td>05/14/24 07:00 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:05 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>snapshot update</td><td>03/15/24 10:39 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>03/15/24 09:16 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 07:18 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>pdn snapshot updates</td><td>12/21/23 05:18 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>Updated pdn screenshots.</td><td>12/20/23 04:47 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PDN Snapshot updates.</td><td>12/15/23 12:44 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>VCCSA PDN Layout update</td><td>12/14/23 03:08 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PI BoM Update</td><td>11/20/23 12:10 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PI BoM Update</td><td>11/20/23 12:10 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PI BoM Update</td><td>11/20/23 12:10 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PI BoM Update</td><td>11/20/23 12:10 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBoM Update</td><td>11/20/23 11:16 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBoM Update</td><td>11/20/23 11:16 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBoM Update</td><td>11/20/23 11:16 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBoM Update</td><td>11/20/23 11:16 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>1</td><td>04/29/24 02:07 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Placeholder cap correction</td><td>03/15/24 10:48 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>1</td><td>03/15/24 09:22 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PDN Snapshot updates</td><td>03/14/24 12:59 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>pdn snapshot updates</td><td>12/22/23 08:02 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>pdn snapshot updates</td><td>12/21/23 06:14 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PDN Snapshot updates</td><td>12/18/23 07:37 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PI BoM Update</td><td>11/20/23 12:12 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBoM Update.</td><td>11/20/23 11:32 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>new SKU naming</td><td>10/09/24 09:38 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>05/08/24 06:53 AM</td><td>Krishnan, Nalini</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>05/08/24 06:52 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:00 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:56 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:55 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:23 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Decap diagram and BOM update</td><td>03/15/24 08:00 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>update BOM</td><td>03/14/24 07:53 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Updating decoupling solution diagram.</td><td>12/20/23 09:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagrams and adding notes.</td><td>12/20/23 07:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagram filenames</td><td>12/19/23 03:58 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Updating decoupling solution recommendation and diagram</td><td>12/19/23 12:28 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Updating layout and decoupling solution diagrams.</td><td>12/15/23 01:07 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings</a></td><td>Updating the Layout diagram and Capacitor location diagrams</td><td>12/13/23 08:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>1</td><td>04/29/24 02:01 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>1</td><td>04/29/24 01:56 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Decap diagram update</td><td>03/15/24 09:26 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM and decap diagram update</td><td>03/15/24 08:30 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>BOM update</td><td>03/14/24 08:06 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Update decap solution diagram</td><td>02/07/24 09:09 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>.7</td><td>12/24/23 07:24 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>.7</td><td>12/24/23 07:23 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>rev0.7</td><td>12/22/23 06:52 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updating decoupling solution diagram.</td><td>12/20/23 09:17 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updating reference layout and decoupling solution diagrams, decoupling solution, and adding notes.</td><td>12/20/23 07:38 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updating reference layout and decoupling solution diagram filenames</td><td>12/19/23 04:01 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updating decoupling solution recommendation and diagram.</td><td>12/19/23 12:30 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updating the layout and decoupling solution diagrams.</td><td>12/15/23 06:32 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings</a></td><td>Typo</td><td>04/23/24 09:51 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings</a></td><td>Added general notes for cap</td><td>02/27/24 08:37 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings</a></td><td>Updated layout diagram label</td><td>12/20/23 08:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings</a></td><td>typo</td><td>12/20/23 08:06 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</a></td><td>Added general notes for cap.</td><td>02/27/24 08:37 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</a></td><td>Update design note</td><td>01/16/24 01:33 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</a></td><td>Updated layout diagram label</td><td>12/20/23 08:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</a></td><td>typo</td><td>12/20/23 08:06 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-4_PCB) - Settings (Internal)</a></td><td>Updated design notes &amp; layout diagrams</td><td>12/20/23 07:52 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>Changing naming (15W to H404)</td><td>10/11/24 06:34 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>4.1</td><td>05/14/24 07:28 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:18 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 08:01 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>Updated diagrams and notes</td><td>12/21/23 04:08 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>Updated diagram orignal orientation </td><td>12/19/23 10:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings</a></td><td>Diagrams and Reference Design Caption</td><td>12/19/23 09:20 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>1</td><td>04/29/24 02:18 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Remove 'compensation caps' notes for TSC_0805</td><td>03/19/24 05:33 PM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Changed Diagram 2</td><td>03/19/24 05:22 PM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated Decoupling Solution table</td><td>03/15/24 09:32 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated form factor</td><td>03/15/24 09:19 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated ISC/PPV cap</td><td>03/15/24 03:28 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated Diagram</td><td>02/09/24 10:02 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Update decoupling solution</td><td>02/07/24 07:47 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>.7</td><td>12/22/23 08:13 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated diagram and notes</td><td>12/21/23 04:18 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated Diagram Naming</td><td>12/19/23 10:08 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated original diagram orientation</td><td>12/19/23 09:59 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Updated 2,3 Diagram</td><td>12/19/23 09:14 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Reference Layout Design</td><td>12/19/23 09:06 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Decoupling Solution</td><td>12/19/23 09:00 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>Diagram</td><td>12/19/23 08:57 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>Updated the snapshots</td><td>01/29/25 08:22 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>Updated VCCPRIM_IO_FLTR_CAP relation information</td><td>01/29/25 08:05 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>reference design updated</td><td>04/30/24 03:49 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>diagram changes</td><td>04/30/24 03:42 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>placeholder removal</td><td>04/30/24 03:38 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>decoupling diagram replacement</td><td>04/26/24 04:32 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>Added general notes for cap.</td><td>02/27/24 08:51 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>typo</td><td>02/26/24 01:23 PM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>added decoupling diagram</td><td>02/26/24 01:21 PM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>Design note updated</td><td>02/05/24 11:11 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings</a></td><td>Reference layout design changes</td><td>12/19/23 07:59 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>Updated the VCCPRIM_IO_CAP_FLTR information</td><td>01/29/25 08:33 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>diagram updated</td><td>04/30/24 03:53 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>reference deisgn changes</td><td>04/12/24 03:35 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>Added general notes for cap.</td><td>02/27/24 08:51 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>Design note updated</td><td>02/05/24 11:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>DCR value</td><td>12/19/23 08:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-4 PCB) - Settings (Internal)</a></td><td>Reference layout design</td><td>12/19/23 08:08 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2) - Settings</a></td><td>VDDQ SNAPSHOTS UPDATED</td><td>01/24/24 07:21 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2) - Settings</a></td><td>VDDQ Snapshot updated</td><td>01/23/24 05:46 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 10L PCB LPCAMM2) - Settings</a></td><td>Vddq data updated</td><td>01/23/24 04:00 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>Added general notes for cap.</td><td>02/27/24 08:09 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>cap name change</td><td>02/23/24 06:17 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated screenshots</td><td>12/19/23 06:05 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated screenshots</td><td>12/19/23 06:03 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>Added routing guidelines and decoupling solutions along with their corresponding images.</td><td>11/21/23 09:10 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>Added general notes for cap.</td><td>02/27/24 08:11 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>cap name change</td><td>02/23/24 06:24 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated screenshots</td><td>12/19/23 06:07 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>Added routing guidelines and decoupling solutions with corresponding reference images</td><td>11/21/23 09:22 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>update naming to H12Xe</td><td>10/07/24 02:42 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>3.4</td><td>05/14/24 07:25 AM</td><td>Vanga, Geetha</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>05/09/24 02:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:14 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>minor</td><td>03/15/24 08:21 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>03/15/24 08:11 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>03/13/24 02:06 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 07:57 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:31 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 12:10 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 10:39 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 09:36 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>SKU Name update</td><td>10/11/24 07:26 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>1.</td><td>05/14/24 07:02 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:09 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>snapshot update</td><td>03/15/24 10:42 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>03/15/24 09:17 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 07:51 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>pdn snapshot updates.</td><td>12/21/23 05:50 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.9mm PCB) - Settings</a></td><td>PDN Snapshot updates</td><td>12/18/23 05:18 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Change naming 28W to H12Xe</td><td>10/11/24 06:46 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>4.2</td><td>05/14/24 07:28 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:17 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updated Diagram_2</td><td>03/15/24 08:35 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updated Diagrams</td><td>03/15/24 07:48 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Update Image_3</td><td>01/18/24 01:43 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 08:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updated diagrams and notes</td><td>12/21/23 04:21 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Diagrams and reference design</td><td>12/19/23 09:31 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings</a></td><td>Snapshots updated</td><td>01/23/24 07:40 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings</a></td><td>Design notes and snapshots updated</td><td>01/19/24 10:07 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings</a></td><td>Design notes and snapshots added</td><td>01/18/24 07:07 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</a></td><td>Snapshot updated</td><td>12/19/23 06:40 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</a></td><td>Snapshot updated</td><td>12/19/23 06:40 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</a></td><td>Snapshot updated</td><td>12/19/23 06:40 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</a></td><td>Decoupling solution diagram added</td><td>12/19/23 06:24 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</a></td><td>Decoupling solution diagram added</td><td>12/19/23 06:24 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 PCB) - Settings (Internal)</a></td><td>Decoupling solution diagram added</td><td>12/19/23 06:24 AM</td><td>Pavithra</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Change 28W to H12Xe</td><td>10/11/24 06:49 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>4.3</td><td>05/14/24 07:29 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:17 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updated Diagram_3</td><td>03/15/24 08:37 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updated Diagrams</td><td>03/15/24 07:47 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 08:10 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updated diagram and notes</td><td>12/21/23 04:14 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Diagram 2 update</td><td>12/19/23 09:34 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Diagram and Reference Design</td><td>12/19/23 09:33 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>update naming to H484</td><td>10/07/24 02:44 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>3.3</td><td>05/14/24 07:26 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:14 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>minor</td><td>03/15/24 08:25 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>03/15/24 08:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>03/13/24 02:15 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Update PI BOM diagram</td><td>02/08/24 01:24 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/22/23 09:07 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/21/23 10:24 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/21/23 05:34 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 07:59 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:29 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 12:11 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 10:36 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 09:41 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>notes updated </td><td>05/09/25 03:04 AM</td><td>Prerna</td></tr><tr><td /><td>2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated design note</td><td>04/30/25 06:32 AM</td><td>Prerna</td></tr><tr><td /><td>1.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updating Rpath+Rdson </td><td>07/23/24 09:50 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated routing guidelines</td><td>12/20/23 07:08 AM</td><td>Prerna</td></tr><tr><td /><td>2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated notes</td><td>05/09/25 03:05 AM</td><td>Prerna</td></tr><tr><td /><td>2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated design note</td><td>04/30/25 06:31 AM</td><td>Prerna</td></tr><tr><td /><td>1.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated Rpath+Rdson</td><td>07/23/24 09:52 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated routing guidelines</td><td>12/20/23 07:11 AM</td><td>Prerna</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5EF31C41-471B-43D2-9F9D-55BBB3D01C91~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 10L PCB LPCAMM2) - Settings</a></td><td>snapshots updated</td><td>01/23/24 07:44 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5EF31C41-471B-43D2-9F9D-55BBB3D01C91~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 10L PCB LPCAMM2) - Settings</a></td><td>Design notes and snapshots added</td><td>01/19/24 09:12 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32) - Settings</a></td><td>VDDQ Snapshot updated</td><td>01/24/24 07:13 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type4 LP5x32) - Settings (Internal)</a></td><td>Decap snapshot added</td><td>12/20/23 07:12 AM</td><td>Yogita</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Change 45W to H484</td><td>10/11/24 06:51 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>4.4</td><td>05/14/24 07:30 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:16 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Updated Diagram 1 and 3</td><td>03/15/24 09:18 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 08:12 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Updated diagram and notes</td><td>12/21/23 04:18 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Upaded original diagram orientation</td><td>12/19/23 10:14 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Diagram and Reference Design</td><td>12/19/23 09:39 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Add Image</td><td>11/21/23 08:12 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Add Image</td><td>11/21/23 08:12 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Add Image</td><td>11/21/23 08:12 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Add Image</td><td>11/21/23 08:12 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Added Image</td><td>11/21/23 08:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Added Image</td><td>11/21/23 08:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Added Image</td><td>11/21/23 08:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>Added Image</td><td>11/21/23 08:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>minor</td><td>11/21/23 08:02 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>minor</td><td>11/21/23 08:02 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>minor</td><td>11/21/23 08:02 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>minor</td><td>11/21/23 08:02 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>rev0.5</td><td>11/20/23 01:16 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>rev0.5</td><td>11/20/23 01:16 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>rev0.5</td><td>11/20/23 01:16 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings</a></td><td>rev0.5</td><td>11/20/23 01:16 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings (Internal)</a></td><td>Add Image</td><td>11/21/23 08:12 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H484/T3/0.9mm PCB) - Settings (Internal)</a></td><td>rev0.6</td><td>11/21/23 08:06 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings</a></td><td>VDDQ Reference image updated</td><td>02/19/24 05:59 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings</a></td><td>VDDQ Snapshots added</td><td>01/23/24 06:03 PM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings</a></td><td>VDDQ data updated</td><td>01/22/24 02:47 PM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings (Internal)</a></td><td>Decap snapshot added</td><td>12/20/23 07:09 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings (Internal)</a></td><td>Decap snapshot added</td><td>12/20/23 07:09 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type 3-PCB) - Settings (Internal)</a></td><td>Decap snapshot added</td><td>12/20/23 07:09 AM</td><td>Yogita</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PI Snapshot update</td><td>11/13/24 09:22 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>SKU Name update</td><td>10/11/24 07:17 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1.</td><td>05/14/24 07:01 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:06 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>snapshot update</td><td>03/15/24 10:40 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>03/15/24 09:16 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 07:28 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>snapshot updates.</td><td>12/21/23 04:53 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>snapshot updates</td><td>12/21/23 03:53 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>VCCSA PDN Snapshot updates</td><td>12/15/23 12:36 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>new naming SKU</td><td>10/09/24 09:49 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>1.</td><td>05/14/24 07:00 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:59 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>PIBOM layout update</td><td>03/15/24 08:39 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>BOM update</td><td>03/14/24 08:42 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>BOM update</td><td>03/14/24 07:57 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating decoupling solution diagram.</td><td>12/20/23 09:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating decoupling solution diagram.</td><td>12/20/23 09:09 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagrams, and adding notes.</td><td>12/20/23 08:00 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagram filenames</td><td>12/19/23 04:03 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating decoupling solution recommendation and diagram.</td><td>12/19/23 12:44 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating decoupling solution recommendation and diagram.</td><td>12/19/23 12:34 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H484/T3/0.9mm PCB) - Settings</a></td><td>Updating layout and decoupling solution diagrams.</td><td>12/15/23 01:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2) - Settings</a></td><td>Comments added for vddq</td><td>01/24/24 10:17 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ (Type-3 8L PCB LPCAMM2) - Settings</a></td><td>VDDQ SNAPSHOTS ADDED</td><td>01/24/24 10:08 AM</td><td>Yogita</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Added general notes for cap.</td><td>02/27/24 08:16 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>cap name change</td><td>02/23/24 06:16 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Made changes to an image</td><td>12/20/23 09:42 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated screenshots</td><td>12/19/23 06:21 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated screenshots</td><td>12/19/23 06:21 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Added routing guidelines and decoupling solutions with their corresponding images</td><td>11/21/23 11:06 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Added routing guidelines and decoupling solutions with their corresponding images</td><td>11/21/23 11:06 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>Added general notes for cap.</td><td>02/27/24 08:17 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>cap name change</td><td>02/23/24 06:23 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>Made changes to an image</td><td>12/20/23 09:43 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated screenshots</td><td>12/19/23 06:19 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated screenshots</td><td>12/19/23 06:19 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>Added routing guidelines and decoupling solutions along with their corresponding images </td><td>11/21/23 11:12 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>Added routing guidelines and decoupling solutions along with their corresponding images </td><td>11/21/23 11:12 AM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</a></td><td>Snapshots updated</td><td>01/23/24 07:38 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</a></td><td>Reference design snapshot updated</td><td>01/19/24 09:25 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</a></td><td>Reference design snapshots updated</td><td>01/19/24 06:49 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings</a></td><td>Design notes and snapshots added</td><td>01/18/24 04:48 PM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (Type-3 PCB) - Settings (Internal)</a></td><td>Decoupling solution diagram added</td><td>12/19/23 06:39 AM</td><td>Pavithra</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>new SKU naming</td><td>10/09/24 09:47 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1.</td><td>05/14/24 06:59 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:00 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:58 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PIBOM diagram update</td><td>03/15/24 08:49 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>BOM and layout diagram update</td><td>03/14/24 10:41 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updating decoupling solution diagram.</td><td>12/20/23 09:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updating reference layout diagrams and adding notes.</td><td>12/20/23 08:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagram filenames</td><td>12/19/23 04:06 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updating decoupling solution recommendation and diagram.</td><td>12/19/23 12:33 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>Updating the layout and decoupling solution diagrams.</td><td>12/13/23 02:27 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Layout Diagram updates</td><td>11/14/24 07:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>new SKU naming</td><td>10/09/24 09:44 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>05/08/24 06:55 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:58 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 01:57 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM diagram update</td><td>03/15/24 08:44 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating layout diagrams and PIBOM</td><td>03/15/24 07:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>BOM update</td><td>03/14/24 09:26 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating layout design diagram.</td><td>02/01/24 09:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating decoupling solution diagram.</td><td>12/20/23 09:08 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagrams, and adding notes.</td><td>12/20/23 08:07 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating reference layout and decoupling solution diagram filenames</td><td>12/19/23 04:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating decoupling solution recommendation and diagram.</td><td>12/19/23 12:32 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>Updating Layout diagram and Decoupling Solution diagrams.</td><td>12/13/23 02:03 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>update naming to H12Xe</td><td>10/07/24 02:38 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>3.2</td><td>05/14/24 07:24 AM</td><td>Vanga, Geetha</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>05/07/24 05:04 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:13 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>minor</td><td>03/15/24 08:19 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>03/15/24 08:09 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>03/13/24 01:48 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 07:53 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:39 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:32 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 12:06 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 10:37 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H12Xe/T3/0.9mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 09:35 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Added general notes for cap.</td><td>02/27/24 08:36 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Updated layout diagram label</td><td>12/20/23 08:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Updated design notes &amp; layout diagrams</td><td>12/20/23 08:00 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>0.7</td><td>12/18/23 11:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>0.7</td><td>12/18/23 11:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>typo</td><td>12/18/23 10:27 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>typo</td><td>12/18/23 10:27 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>typo</td><td>12/16/23 09:32 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>typo</td><td>12/16/23 09:32 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Updated design notes</td><td>12/16/23 09:22 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Updated design notes</td><td>12/16/23 09:22 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Updated design notes</td><td>12/16/23 08:49 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings</a></td><td>Updated design notes</td><td>12/16/23 08:49 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Added general notes for cap</td><td>02/27/24 08:36 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Update the design note</td><td>01/16/24 01:32 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updated layout diagram label</td><td>12/20/23 08:16 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updated design notes &amp; layout diagrams</td><td>12/20/23 07:34 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/18/23 11:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/18/23 11:26 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/18/23 11:25 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/18/23 11:25 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/18/23 11:18 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/18/23 11:18 AM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>typo</td><td>12/16/23 09:32 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>typo</td><td>12/16/23 09:32 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updated design notes</td><td>12/16/23 09:22 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updated design notes</td><td>12/16/23 09:22 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:23 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:23 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:21 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:21 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:19 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:19 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:12 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Typo</td><td>12/16/23 08:12 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updated design notes</td><td>12/16/23 08:08 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updated design notes</td><td>12/16/23 08:08 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/16/23 07:30 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>0.7</td><td>12/16/23 07:30 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Notes update for bulk cap and mlcc cap for PD requirement</td><td>12/15/23 07:06 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Notes update for bulk cap and mlcc cap for PD requirement</td><td>12/15/23 07:06 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updating a design notes, filtering scheme diagram and decoupling explanation</td><td>11/17/23 06:55 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON_(Type-3_PCB) - Settings (Internal)</a></td><td>Updating a design notes, filtering scheme diagram and decoupling explanation</td><td>11/17/23 06:55 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>update naming to H404</td><td>10/07/24 02:35 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>05/08/24 06:57 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:11 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>03/15/24 08:04 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>minor</td><td>03/15/24 07:18 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>03/13/24 01:25 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 07:48 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 01:36 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/20/23 12:13 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 11:58 PM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 10:34 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 09:47 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings</a></td><td>PIBOM</td><td>12/19/23 09:24 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>1</td><td>04/29/24 02:12 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>minor</td><td>03/15/24 08:17 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>03/15/24 08:07 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>03/13/24 03:16 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>03/13/24 03:02 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>update PH PI BOM</td><td>02/07/24 09:33 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>update PIBOM placeholder</td><td>02/07/24 08:39 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>.7</td><td>12/24/23 07:30 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/22/23 09:41 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/21/23 10:30 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/21/23 08:56 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/20/23 07:50 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/20/23 03:53 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/20/23 01:25 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/20/23 01:15 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/20/23 01:03 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/20/23 12:00 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/19/23 10:32 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/19/23 09:50 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE(H404/T3/0.8mm PCB) - Settings (Internal)</a></td><td>PIBOM</td><td>12/19/23 09:31 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Change diagram naming </td><td>04/12/24 01:48 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Added general notes for cap.</td><td>02/27/24 08:04 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Added general Notes for cap.</td><td>02/27/24 07:58 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Changed 1uF form factor from 0402 / 0201 to only 0201</td><td>02/27/24 03:42 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Changed 22uF form factor from 0402/0201 to 0603</td><td>02/21/24 06:29 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Correction on power rail naming</td><td>01/16/24 09:30 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Correction on cap count and power rail naming</td><td>01/16/24 09:28 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Added reference layout design note and diagram.</td><td>12/06/23 12:11 PM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Updates decoupling picture</td><td>12/06/23 10:48 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>updated layout snapshots</td><td>11/21/23 06:29 PM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Updates reference design</td><td>11/21/23 03:56 PM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Changed BOM count. Updated with diagram for component placement.</td><td>11/21/23 03:53 PM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>remove "spacebar"</td><td>04/12/24 01:56 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Changed decoupling diagrams name. (Image contents same)</td><td>04/12/24 01:53 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Added general notes for cap.</td><td>02/27/24 08:03 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Changed 1uF form factor from 0402 / 0201 to 0201</td><td>02/27/24 03:42 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Changed 22uF form factor from 0402 to 0603</td><td>02/21/24 06:30 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Correction on cap count and power rail naming</td><td>01/16/24 09:32 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Added reference layout design note and diagram.</td><td>12/06/23 12:11 PM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Updates decoupling picture</td><td>12/06/23 10:52 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Changed BOM. Updated diagram for component placement guideline. </td><td>11/21/23 04:05 PM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type4 LP5x32) - Settings</a></td><td>updated the design notes and snapshots</td><td>01/23/24 07:49 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type4 LP5x32) - Settings (Internal)</a></td><td>Decoupling diagram and notes updated</td><td>12/19/23 06:51 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2) - Settings</a></td><td>Snapshots updated</td><td>01/23/24 07:41 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2) - Settings</a></td><td>Design notes and snapshots updated</td><td>01/19/24 09:45 AM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 (Type-3 8L PCB LPCAMM2) - Settings</a></td><td>Design notes and snapshots added</td><td>01/18/24 09:30 AM</td><td>Pavithra</td></tr><tr><td /><td>1.9</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>SKU Name update</td><td>10/11/24 07:20 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.7</td><td>1.2.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1.</td><td>05/14/24 07:02 AM</td><td>Vanga, Geetha</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1</td><td>04/29/24 02:08 PM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>snapshot update</td><td>03/15/24 10:41 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>1</td><td>03/15/24 09:17 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>P_T4 Brd pdn snapshot updates</td><td>02/19/24 10:33 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>.7</td><td>12/22/23 07:35 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>rev0.7</td><td>12/22/23 07:03 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>pdn snapshot updates</td><td>12/21/23 05:29 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</a></td><td>PDN Snapshot updates.</td><td>12/15/23 01:11 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Updated the snapshots</td><td>01/29/25 08:25 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Updated the VCCPRIM_IO_FLTR_CAP information</td><td>01/29/25 08:02 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>diagram changes</td><td>04/30/24 03:45 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>placeholder removal</td><td>04/30/24 03:39 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Decoupling diagram replacement</td><td>04/26/24 04:33 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Reference Design changes</td><td>04/12/24 02:28 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Added general notes for cap.</td><td>02/27/24 08:50 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>typo</td><td>02/26/24 01:24 PM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Added decoupling diagram</td><td>02/26/24 01:16 PM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>reference diagram updated</td><td>02/05/24 11:20 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Reference layout design notes updated</td><td>02/05/24 11:08 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Layout diagram</td><td>12/19/23 07:58 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>diagram update</td><td>12/19/23 07:54 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Reference layout design</td><td>12/19/23 07:46 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>reference layout diagram</td><td>12/19/23 07:33 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>changes in description</td><td>12/19/23 05:22 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>reference layout design update</td><td>12/19/23 12:56 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>VCCIO reference layout design</td><td>12/19/23 12:54 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Reference layout design update</td><td>11/21/23 08:22 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Reference layout design update</td><td>11/21/23 08:22 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>reference layout design update</td><td>11/21/23 03:59 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>reference layout design update</td><td>11/21/23 03:59 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Include reference diagram</td><td>11/20/23 07:44 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings</a></td><td>Include reference diagram</td><td>11/20/23 07:44 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Updated snapshots</td><td>01/29/25 08:35 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.9.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Updated VCCPRIM_IO_FLTR_CAP information</td><td>01/29/25 08:26 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>reference design updated</td><td>04/30/24 03:51 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Reference design changes</td><td>04/12/24 03:28 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Added general notes for cap.</td><td>02/27/24 08:45 AM</td><td>Chuah, Jia Yun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>DCR value</td><td>12/19/23 08:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Reference layout design</td><td>12/19/23 08:03 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>typo</td><td>11/21/23 08:58 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>typo</td><td>11/21/23 08:58 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>typo</td><td>11/21/23 08:53 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>typo</td><td>11/21/23 08:53 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Reference layout design update</td><td>11/21/23 08:24 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Reference layout design update</td><td>11/21/23 08:24 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Include reference diagram</td><td>11/20/23 07:53 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO(Type-3 PCB) - Settings (Internal)</a></td><td>Include reference diagram</td><td>11/20/23 07:53 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 03:57 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Old data deleted</td><td>06/20/23 06:33 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>old data deleted</td><td>06/20/23 06:32 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Deleted old data</td><td>06/20/23 06:25 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>updated decap value and count</td><td>10/27/23 04:02 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:11 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>caps placeholder</td><td>10/27/23 09:41 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>caps placement</td><td>10/27/23 09:38 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Inductor placement and stuff additional 2x0402 10uF</td><td>10/26/23 09:18 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>07/25/23 03:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>07/25/23 03:11 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:45 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:27 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:26 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:21 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 02:38 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>changes in note</td><td>10/27/23 10:11 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>placeholder caps</td><td>10/27/23 09:55 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>caps placeholder</td><td>10/27/23 09:40 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>Inductor placement and stuffed 2x0402 10uF</td><td>10/26/23 09:19 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>07/25/23 03:15 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>07/25/23 03:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:28 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:23 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:21 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:18 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 07:14 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/16/23 02:37 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails</a></td><td>1</td><td>06/15/23 03:42 AM</td><td>Mah, Chee Hoong</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>1</td><td>11/29/24 10:12 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>1.9.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>1</td><td>11/29/24 10:09 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Document Mapping updated for Type4</td><td>02/06/24 05:32 PM</td><td>Pavithra</td></tr><tr><td /><td>0.75</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Memory power rails are mapped as per system configuration</td><td>02/06/24 05:51 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>0.7</td><td>12/20/23 08:23 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>0.7 IO</td><td>12/16/23 05:08 PM</td><td>Gunasegran, Krishnaganth A</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>rev0.7</td><td>12/15/23 08:49 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Rev0.7 HC</td><td>12/11/23 03:58 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Rev0.7 HC</td><td>12/11/23 03:56 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>REV0.7</td><td>12/07/23 09:50 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>PTL-UH Rev0.6</td><td>11/21/23 07:47 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>PTL-U T3</td><td>11/21/23 04:51 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~BFF3EFA1-3165-420F-B117-A14AB9388D70~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Length Matching</a></td><td>DDR5 length matching in new format</td><td>11/21/23 01:12 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~F1B7836F-EC8C-4599-B50C-D3052DF61A61~Length Matching" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Length Matching</a></td><td>can delete whole table and hence adding one </td><td>07/25/24 12:19 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>1.5</td><td><a href="content.html#System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~F1B7836F-EC8C-4599-B50C-D3052DF61A61~Length Matching" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Length Matching</a></td><td>Not able to put the correct table and hence putting the picture </td><td>07/25/24 12:16 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~F1B7836F-EC8C-4599-B50C-D3052DF61A61~Length Matching" target="contentwin">System Memory - DDR5 - MD 1Rx16 - Length Matching</a></td><td>MD length matching table in new format</td><td>11/21/23 01:28 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~2683787A-ABE5-43C3-B165-D357C5C78D0E~Length Matching" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Length Matching</a></td><td>Signal Name update</td><td>12/20/23 08:04 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~2683787A-ABE5-43C3-B165-D357C5C78D0E~Length Matching" target="contentwin">System Memory - LPDDR5/x - LPCAMM2 x128 Type-3 - Length Matching</a></td><td>Length Matching table in new format</td><td>11/21/23 12:54 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~7617A5CC-15F0-4A1D-9FCF-86EE3002FADD~Length Matching" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Length Matching</a></td><td>Signal Name Update</td><td>12/20/23 08:04 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~7617A5CC-15F0-4A1D-9FCF-86EE3002FADD~Length Matching" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Length Matching</a></td><td>LP5 Length matching table in new format</td><td>11/21/23 12:52 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.7</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Length Matching</a></td><td>signal name update </td><td>12/20/23 08:01 AM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Length Matching</a></td><td>Length Matching table update</td><td>11/21/23 12:52 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Length Matching</a></td><td>LP5 Length matching table in new format</td><td>11/21/23 12:43 PM</td><td>Ranjan, Prabhat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Length Matching</a></td><td>New format</td><td>11/21/23 08:30 AM</td><td>Ranjan, Prabhat</td></tr></table><section id="ED374D75-018A-4899-BC41-CA74793E86DC"><h2>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 10</p><p>Category: Thin PCB</p><p>Material: Mid Loss (ML)</p><p>Variant: For LPDDR5/x Memory Down (internal Only - mRVP)</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML), For LPDDR5/x Memory Down (internal Only - mRVP)</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.013</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>50</td><td /><td>3.6</td><td>0.013</td></tr><tr><td>3</td><td>Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.013</td></tr><tr><td>4</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>50</td><td /><td>3.6</td><td>0.013</td></tr><tr><td>5</td><td>BO, Main Route, Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.013</td></tr><tr><td>6</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>50</td><td /><td>3.6</td><td>0.013</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.013</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>50</td><td /><td>3.6</td><td>0.013</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.013</td></tr><tr><td>10</td><td>BO, Main Route, Power</td><td>MS</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 60um for pre-peg and 50um for core has been chosen specifically on SL layers to ensure enhanced POR memory speed target of 9600. Stack-up with thicker dielectrics may not be able to meet 9600MT/s speed bin due to higher cross talk co-efficients than those specified in memory Tline spec</td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.06</td><td>0.31</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.14</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI TCP, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.13</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 4</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.09</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>DP TCP, Type-C TBT+USB+DP</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.09</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>USB3.2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.83</td><td>0.19</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.73</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>78</td><td>-0.83</td><td>0.11</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.75</td><td>0.59</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.76</td><td>2.67</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 4</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>87</td><td>-0.75</td><td>0.013</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio2, CSI DPHY, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.35</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.21</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI TCP, PCIe Gen 4, eDP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.071</td><td>0.05</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DP TCP, Type-C TBT+USB+DP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>USB3.2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CNVio2, CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>80</td><td>130</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>130</td><td>300</td><td>375</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>80</td><td>130</td><td>500</td><td>760</td><td>80</td><td>-0.8</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>130</td><td>230</td><td>500</td><td>80</td><td>-0.8</td><td>0.11</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>USB3.2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.002</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>100</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>PCIe Gen 4</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>PCIe Gen 5</td><td>100</td><td>120</td><td>500</td><td>500</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>DP TCP, Type-C TBT+USB+DP</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>USB3.2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CSI CPHY</td><td>82</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.8</td><td>0.351</td><td>0.001</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>91</td><td>-0.95</td><td>0.692</td><td>0.181</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CSI CPHY</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.73</td><td>0.03</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3</td><td>120</td><td>90</td><td>375</td><td>750</td><td>80</td><td>-0.92</td><td>-0.2</td><td>0.04</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CNVio3</td><td>80</td><td>130</td><td>375</td><td>750</td><td>80</td><td>-1.03</td><td>0.002</td><td>0</td></tr></table><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</td></tr><tr><td>For CNVio3 signal spacing and sequence, Refer the "CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation" Diagram in CNVio3 Section</td></tr><tr><td>For Hayden Bridge/Gothic Bridge and Barlow Ridge post retimer channel, expected losses for Microstrip in dB/inch are (i) at 10 Ghz: -1.62 [Typical] - 1.96[Maximum] (ii) at 12.8 Ghz: -2 [Typical] -2.42 [Maximum] </td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>58</td><td /><td /><td>-0.25</td><td>-1.18</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>58</td><td /><td /><td>-0.25</td><td>-1.18</td><td>-1.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>59</td><td /><td /><td>-0.25</td><td>-2.13</td><td>-0.14</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>43</td><td /><td /><td>-0.26</td><td>3.72</td><td>0.68</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>43</td><td /><td /><td>-0.26</td><td>3.72</td><td>3.72</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>43</td><td /><td /><td>-0.26</td><td>0.68</td><td>0.68</td></tr><tr><td>B*</td><td>SL</td><td>8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>43</td><td /><td /><td>-0.26</td><td>0.42</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>50</td><td /><td /><td>-0.23</td><td>6.4</td><td>2</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>50</td><td /><td /><td>-0.23</td><td>6.4</td><td>6.4</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.23</td><td>2</td><td>2</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>51</td><td /><td /><td>-0.23</td><td>1.44</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>165</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.5</td><td>-1.7</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>165</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.31</td><td>-2.31</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>165</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.5</td><td>-2.5</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.7</td><td>-1.7</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>SPI0 Flash, eSPI</td><td>165</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.31</td><td>-1.7</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>165</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.53</td><td>-0.073</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.7</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.15</td><td>0.15</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CPU Sideband</td><td>85</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.7</td><td>1.7</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>Imaging Clock, SUSCLK</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>SPI0 Flash, eSPI</td><td>85</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.15</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>8</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.4</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>120</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.22</td><td>0.14</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.64</td><td>0.64</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CPU Sideband</td><td>120</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.22</td><td>3.22</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Imaging Clock, SUSCLK</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.14</td><td>0.14</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>SPI0 Flash, eSPI</td><td>120</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.64</td><td>0.14</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>1.21</td><td>0.006</td></tr></table><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for; 	
1) CLK to DATA signals on similar signaling group 	
2) CLK to DATA signals from other signaling group
3) CLK to CLK signals from other signaling group   

For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement.  

Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</td></tr></table></section><section id="B7629B27-5FC7-404B-AD1D-F2BF5EB777EB"><h2>DDR5</h2><p>Interface: DDR5</p></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Memory)~B7629B27-5FC7-404B-AD1D-F2BF5EB777EB~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) DDR5 Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L1,L3 &amp; L5 and the spacing requirement is minimum 250um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Memory)~B7629B27-5FC7-404B-AD1D-F2BF5EB777EB~Trace Width"><h2>Trace Width</h2><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) DDR5 MD 1Rx16 CH-0, CH-1, CH-2, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>165</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>77</td><td /><td>-0.4066</td></tr></table><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-3</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) DDR5 MD 1Rx16 CH-0, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>TL1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL2</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL3</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>165</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr></table><p>Topology: MD 1Rx16</p><p>Channel: CH-1, CH-2</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) DDR5 MD 1Rx16 CH-1, CH-2 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>TL1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL2</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL3</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>CA/CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>165</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.4579</td><td /></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Memory)~B7629B27-5FC7-404B-AD1D-F2BF5EB777EB~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) DDR5 MD 1Rx16 CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>Signal Groups</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>DQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS pair to DQ of same byte (%)</th></tr><tr><td>BO1</td><td>1</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>190</td><td>-1.902</td><td>2.595</td><td>-1.902</td><td>-1.91</td><td>2.6</td></tr><tr><td>BO2</td><td>3, 5, 7</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>3.683</td><td>3.548</td><td>3.683</td><td>3.688</td><td>3.548</td></tr><tr><td>M</td><td>3, 5</td><td /><td>265</td><td>500</td><td>265</td><td>315</td><td>265</td><td>500</td><td>0.108</td><td>0.001</td><td>0.11</td><td>0.043</td><td>0.103</td></tr><tr><td>M</td><td>8</td><td>CA/CS, CLK</td><td>350</td><td>500</td><td /><td>500</td><td /><td /><td>0.024</td><td>0.001</td><td /><td>0.043</td><td /></tr><tr><td>BI1</td><td>1</td><td /><td>250</td><td>250</td><td>250</td><td>250</td><td>250</td><td>500</td><td>-2.453</td><td>-1.173</td><td>-2.451</td><td>-2.44</td><td>-1.148</td></tr><tr><td>BI2</td><td>3, 5</td><td>CA/CS, CLK</td><td>250</td><td>250</td><td /><td /><td /><td>500</td><td>-2.12</td><td>-1.48</td><td /><td /><td /></tr><tr><td>BI2</td><td>7</td><td>CA/CS, CLK</td><td>200</td><td>500</td><td /><td /><td /><td>500</td><td>1</td><td>0.01</td><td /><td /><td /></tr><tr><td>TL1</td><td>1</td><td>CLK</td><td /><td>500</td><td /><td /><td /><td /><td>-2.453</td><td>-1.173</td><td /><td /><td /></tr><tr><td>TL2</td><td>1</td><td>CLK</td><td /><td>500</td><td /><td /><td /><td /><td>-2.453</td><td>-1.173</td><td /><td /><td /></tr><tr><td>TL3</td><td>3, 5, 7</td><td>CLK</td><td /><td>500</td><td /><td /><td /><td /><td>0.162</td><td>0.001</td><td /><td /><td /></tr></table><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) DDR5 MD 1Rx16 CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO1</td><td>250</td><td>250</td></tr><tr><td>BO2</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td></tr></table></section><section id="01879865-1F03-499E-AF1F-29085ABD07CB"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Memory)~01879865-1F03-499E-AF1F-29085ABD07CB~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 5 and distance to other nets (spacing requirement) is minimum 250um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Memory)~01879865-1F03-499E-AF1F-29085ABD07CB~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.396</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.353</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.415</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>39</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.359</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>95.5</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>95.5</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>400</td><td /><td>83</td><td /><td>-0.356</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79.5</td><td /><td>-0.41</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.371</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>75</td><td /><td>43</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.396</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.353</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>42.5</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>39</td><td /><td>-0.402</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.39</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.385</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.359</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>82.5</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>400</td><td /><td>83.5</td><td /><td>-0.356</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.397</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.393</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.357</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.415</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>39</td><td /><td>-0.399</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.404</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>500</td><td /><td>84</td><td /><td>-0.357</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BO3</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>M</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.371</td><td /></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>75</td><td /><td>42</td><td /><td>-0.411</td><td /></tr><tr><td>BO3</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>M</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.357</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>43</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>39</td><td /><td>-0.404</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.404</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>82</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>500</td><td /><td>84</td><td /><td>-0.357</td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Memory)~01879865-1F03-499E-AF1F-29085ABD07CB~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>1.451</td><td>2.6</td><td>-1.474</td><td>-1.708</td><td>2.605</td><td>2.604</td><td>0.838</td></tr><tr><td>BO2</td><td>100</td><td>115</td><td>100</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.678</td><td>1.938</td><td>2.726</td><td>0.058</td><td>0.374</td><td>0.362</td><td>0.176</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.997</td><td>0.361</td><td>0.554</td><td>0.013</td><td>0.053</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>125</td><td>150</td><td>180</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.634</td><td>0.969</td><td>0.536</td><td>0.012</td><td>0.369</td><td>0.351</td><td>0.172</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.507</td><td>-1.168</td><td>-1.431</td><td>-1.497</td><td>-1.174</td><td>-1.196</td><td>-0.503</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.45</td><td>-1.476</td><td>-2.419</td><td>-2.387</td><td>-1.575</td><td>-1.6</td><td>-0.647</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>3.605</td><td>3.47</td><td>3.727</td><td>2.651</td><td>3.569</td><td>3.573</td><td>1.722</td></tr><tr><td>BO3</td><td>100</td><td>120</td><td>170</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.679</td><td>1.758</td><td>0.688</td><td>0.058</td><td>0.379</td><td>0.356</td><td>0.176</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.997</td><td>0.361</td><td>0.554</td><td>0.013</td><td>0.053</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>125</td><td>150</td><td>180</td><td>200</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.634</td><td>0.969</td><td>0.555</td><td>0.373</td><td>0.368</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.507</td><td>-1.168</td><td>-1.431</td><td>-1.497</td><td>-1.174</td><td>-1.196</td><td>-0.503</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>-1.451</td><td>2.6</td><td>-1.474</td><td>-1.708</td><td>2.605</td><td>2.604</td><td>0.838</td></tr><tr><td>BO2</td><td>120</td><td>200</td><td>140</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>1.806</td><td>0.36</td><td>1.236</td><td>0.058</td><td>0.377</td><td>0.359</td><td>0.176</td></tr><tr><td>M</td><td>180</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.551</td><td>0.362</td><td>0.376</td><td>0.013</td><td>0.052</td><td>0.049</td><td>0.024</td></tr><tr><td>BI1</td><td>200</td><td>200</td><td>200</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>0.372</td><td>0.363</td><td>0.363</td><td>0.012</td><td>0.369</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.122</td><td>-0.924</td><td>-1.067</td><td>-1.119</td><td>-0.933</td><td>-0.943</td><td>-0.411</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.45</td><td>-1.476</td><td>-2.419</td><td>-2.387</td><td>-1.575</td><td>-1.6</td><td>-0.647</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>3.42</td><td>3.25</td><td>3.727</td><td>2.651</td><td>3.569</td><td>3.573</td><td>1.722</td></tr><tr><td>BO3</td><td>130</td><td>200</td><td>180</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>1.371</td><td>0.323</td><td>0.567</td><td>0.058</td><td>0.378</td><td>0.361</td><td>0.176</td></tr><tr><td>M</td><td>180</td><td>300</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.502</td><td>0.04</td><td>0.37</td><td>0.013</td><td>0.052</td><td>0.049</td><td>0.024</td></tr><tr><td>BI1</td><td>130</td><td>200</td><td>200</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.371</td><td>0.323</td><td>0.363</td><td>0.012</td><td>0.369</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.122</td><td>-0.924</td><td>-1.067</td><td>-1.119</td><td>-0.933</td><td>-0.943</td><td>-0.411</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td></tr><tr><td>BO2</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>BO3</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td></tr><tr><td>BO2</td><td>150</td><td>300</td><td>500</td><td>500</td></tr><tr><td>BO3</td><td>300</td><td>300</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>UFS</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>UFS</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>UFS</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr></table></section><section id="PCB Stack-up~ED374D75-018A-4899-BC41-CA74793E86DC~Tline Spec (Single Ended, Internal)"><h2>Tline Spec (Single Ended, Internal)</h2><table><caption>Type-3, 0.8mm, 10L, Thin PCB, Mid Loss (ML) Tline Spec (Single Ended, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default)</th><th>Z (Min)</th><th>Z (Max)</th><th>A</th><th>K, Data - Any</th><th>K, Clock - Any</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>43</td><td /><td /><td>-0.26</td><td>0.68</td><td>0.68</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.23</td><td>2</td><td>2</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS Reference Clock</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.7</td><td>-1.7</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>UFS Reference Clock</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>UFS Reference Clock</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.14</td><td>0.14</td></tr></table></section><section id="F0E3E802-16D3-4529-B2D5-AB2766608834"><h2>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 8</p><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Variant: For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Main Route, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>2</td><td>GND, Power</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.012</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>4</td><td>BO, Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>180</td><td /><td>3.8</td><td>0.012</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>6</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.012</td></tr><tr><td>7</td><td>GND, Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.5</td><td>0.012</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 64um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficients are equal to or less than those specified in memory Tline spec</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>94</td><td>-0.98</td><td>-0.12</td><td>0.31</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>94</td><td>-0.98</td><td>-0.15</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>94</td><td>-0.98</td><td>-0.18</td><td>0.17</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>PCIe Gen 4</td><td>81</td><td>88</td><td>375</td><td>375</td><td>91</td><td>-0.97</td><td>-0.16</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>PCIe Gen 5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>91</td><td>-0.97</td><td>-0.108</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>81</td><td>88</td><td>500</td><td>500</td><td>91</td><td>-0.97</td><td>-0.11</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>USB3.2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>91</td><td>-0.97</td><td>-0.19</td><td>0.31</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.9</td><td>0.19</td><td>0.026</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.9</td><td>0.006</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.9</td><td>1.71</td><td>0.026</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>78</td><td>-0.9</td><td>0.1</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.9</td><td>0.006</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.9</td><td>0.026</td><td>0.026</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.83</td><td>0.81</td><td>0.31</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.83</td><td>0.16</td><td>0.05</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.83</td><td>2.92</td><td>0.31</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 4</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.83</td><td>0.16</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>87</td><td>-0.83</td><td>0.05</td><td>0.05</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.83</td><td>0.16</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.83</td><td>0.31</td><td>0.31</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>99</td><td>-0.73</td><td>1.53</td><td>0.65</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>99</td><td>-0.72</td><td>0.34</td><td>0.12</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>99</td><td>-0.75</td><td>4.25</td><td>0.65</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>PCIe Gen 4</td><td>75</td><td>88</td><td>375</td><td>375</td><td>99</td><td>-0.72</td><td>0.34</td><td>0.34</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>99</td><td>-0.72</td><td>0.34</td><td>0.34</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>99</td><td>-0.78</td><td>0.65</td><td>0.65</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CNVio2, CSI DPHY, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0</td><td>115</td><td>95</td><td>300</td><td>300</td><td>80</td><td>-0.91</td><td>-0.28</td><td>0.35</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen3 and below support)</td><td>115</td><td>95</td><td>300</td><td>375</td><td>80</td><td>-0.91</td><td>-0.28</td><td>0.21</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>115</td><td>95</td><td>500</td><td>760</td><td>80</td><td>-0.91</td><td>-0.15</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>HDMI TCP, PCIe Gen 4, eDP</td><td>115</td><td>95</td><td>500</td><td>500</td><td>80</td><td>-0.91</td><td>-0.15</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>PCIe Gen 5</td><td>130</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.87</td><td>-0.07</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>115</td><td>95</td><td>500</td><td>500</td><td>80</td><td>-0.91</td><td>-0.15</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>USB3.2</td><td>115</td><td>95</td><td>750</td><td>500</td><td>80</td><td>-0.91</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>CNVio2, CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>80</td><td>140</td><td>300</td><td>300</td><td>80</td><td>-0.88</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>140</td><td>300</td><td>375</td><td>80</td><td>-0.88</td><td>0.03</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>80</td><td>140</td><td>500</td><td>760</td><td>80</td><td>-0.88</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>140</td><td>230</td><td>500</td><td>80</td><td>-0.88</td><td>0.106</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>DP TCP, Type-C TBT+USB+DP</td><td>80</td><td>140</td><td>375</td><td>375</td><td>80</td><td>-0.88</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>USB3.2</td><td>80</td><td>140</td><td>450</td><td>500</td><td>80</td><td>-0.88</td><td>0.001</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CSI DPHY, PCIe Gen 1-3, Type-C AUX, USB2.0</td><td>105</td><td>115</td><td>300</td><td>300</td><td>80</td><td>-0.78</td><td>0.34</td><td>0.34</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen3 and below support)</td><td>105</td><td>115</td><td>300</td><td>375</td><td>80</td><td>-0.78</td><td>0.34</td><td>0.17</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>105</td><td>115</td><td>500</td><td>760</td><td>80</td><td>-0.78</td><td>0.06</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>PCIe Gen 4</td><td>105</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.17</td><td>0.17</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>PCIe Gen 5</td><td>105</td><td>115</td><td>375</td><td>500</td><td>80</td><td>-0.78</td><td>0.17</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>DP TCP, Type-C TBT+USB+DP, HDMI TCP, Type-C USB, Type-C USB+DP, eDP</td><td>105</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.17</td><td>0.17</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>USB3.2</td><td>105</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.09</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CSI DPHY, PCIe Gen 1-3, Type-C AUX, USB2.0</td><td>140</td><td>85</td><td>300</td><td>300</td><td>80</td><td>-0.66</td><td>0.61</td><td>0.61</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>DP TCP, HDMI TCP, Type-C TBT+USB+DP, Type-C USB, Type-C USB+DP, eDP</td><td>140</td><td>85</td><td>375</td><td>500</td><td>80</td><td>-0.66</td><td>0.32</td><td>0.11</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen3 and below support)</td><td>140</td><td>85</td><td>375</td><td>375</td><td>80</td><td>-0.66</td><td>0.32</td><td>0.32</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>140</td><td>85</td><td>540</td><td>760</td><td>80</td><td>-0.66</td><td>0.08</td><td>0.015</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>PCIe Gen 4</td><td>140</td><td>85</td><td>375</td><td>375</td><td>80</td><td>-0.66</td><td>0.32</td><td>0.32</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>PCIe Gen 5</td><td>140</td><td>85</td><td>600</td><td>760</td><td>80</td><td>-0.66</td><td>0.048</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>USB3.2</td><td>140</td><td>85</td><td>450</td><td>500</td><td>80</td><td>-0.66</td><td>0.17</td><td>0.11</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>PCIe Gen 5</td><td>88</td><td>88</td><td>500</td><td>500</td><td>95</td><td>-0.702</td><td>0.119</td><td>0.119</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CNVio3</td><td>115</td><td>95</td><td>375</td><td>750</td><td>80</td><td>-0.91</td><td>-0.22</td><td>0.04</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>CNVio3</td><td>80</td><td>140</td><td>375</td><td>750</td><td>80</td><td>-0.94</td><td>0.006</td><td>0</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>91</td><td>-1.002</td><td>0.519</td><td>0.176</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>CSI CPHY</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.916</td><td>1.713</td><td>0.027</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>CSI CPHY</td><td>85</td><td>170</td><td>170</td><td>500</td><td>78</td><td>-0.886</td><td>0.341</td><td>0.001</td></tr></table><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>For CNVio3 signal spacing and sequence, Refer the "CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation" Diagram in CNVio3 Section</td></tr><tr><td>For Hayden Bridge/Gothic Bridge and Barlow Ridge post retimer channel, expected losses for Microstrip in dB/inch are (i) at 10 Ghz: -1.7 [Typical] -2.06 [Maximum] (ii) at 12.8 Ghz: -2.1[Typical] -2.56 [Maximum] </td></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>57</td><td /><td /><td>-0.26</td><td>-1.67</td><td>-2.41</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>57</td><td /><td /><td>-0.26</td><td>-1.67</td><td>-1.67</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>57</td><td /><td /><td>-0.26</td><td>-2.41</td><td>-2.41</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>57</td><td /><td /><td>-0.26</td><td>-2.4</td><td>-0.14</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>42</td><td /><td /><td>-0.28</td><td>3.7</td><td>0.7</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>42</td><td /><td /><td>-0.28</td><td>3.7</td><td>3.7</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>42</td><td /><td /><td>-0.28</td><td>0.7</td><td>0.7</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>42</td><td /><td /><td>-0.28</td><td>0.42</td><td>0.01</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>52</td><td /><td /><td>-0.24</td><td>7.8</td><td>3.07</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>52</td><td /><td /><td>-0.24</td><td>7.8</td><td>7.8</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>52</td><td /><td /><td>-0.24</td><td>3.07</td><td>3.07</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>52</td><td /><td /><td>-0.24</td><td>2.4</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>67</td><td /><td /><td>-0.19</td><td>12.2</td><td>5.71</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>67</td><td /><td /><td>-0.19</td><td>12.2</td><td>12.2</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>67</td><td /><td /><td>-0.19</td><td>5.71</td><td>5.71</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>67</td><td /><td /><td>-0.19</td><td>4.61</td><td>0.002</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>160</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.89</td><td>-1.77</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CNVi BRI and RGI</td><td>160</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.5</td><td>-2.5</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>CPU Sideband</td><td>160</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.89</td><td>-2.89</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>Imaging Clock, SUSCLK</td><td>160</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-1.77</td><td>-1.77</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>SPI0 Flash, eSPI</td><td>160</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.5</td><td>-1.77</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>XTAL, RTC</td><td>160</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-2.77</td><td>-0.08</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>1.68</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>0.15</td><td>0.15</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CPU Sideband</td><td>85</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>1.68</td><td>1.68</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>SPI0 Flash, eSPI</td><td>85</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>0.15</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>0.39</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>135</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>4.33</td><td>0.43</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CNVi BRI and RGI</td><td>135</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>1.29</td><td>1.29</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>CPU Sideband</td><td>135</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>4.33</td><td>4.33</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>Imaging Clock, SUSCLK</td><td>135</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>0.43</td><td>0.43</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>SPI0 Flash, eSPI</td><td>135</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>1.29</td><td>0.43</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>XTAL, RTC</td><td>135</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>2.05</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>235</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>5.84</td><td>0.69</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CNVi BRI and RGI</td><td>235</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>1.98</td><td>1.98</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>CPU Sideband</td><td>235</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>5.84</td><td>5.84</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>Imaging Clock, SUSCLK</td><td>235</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>0.69</td><td>0.69</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>SPI0 Flash, eSPI</td><td>235</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>1.98</td><td>0.69</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>XTAL, RTC</td><td>235</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>3.04</td><td>0.002</td></tr></table><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for; 	
1) CLK to DATA signals on similar signaling group 	
2) CLK to DATA signals from other signaling group
3) CLK to CLK signals from other signaling group   

For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement.  

Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</td></tr></table></section><section id="308098B5-A72F-41A2-A87F-4210B2EBDBFA"><h2>DDR5</h2><p>Interface: DDR5</p></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L3 &amp; L7 and the spacing requirement is minimum 250um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,8. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width"><h2>Trace Width</h2><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1, CH-2, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>DQ</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>77</td><td /><td>-0.4066</td></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>85</td><td /><td>-0.43405</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>CLK</td><td>All</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.41847</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>50</td><td /><td>-0.41988</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>CA/CS</td><td>All</td><td>125</td><td /><td>40</td><td /><td>-0.40383</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-1, CH-2</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-1, CH-2 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 7</td><td>CA/CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>Signal Groups</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>DQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS pair to DQ of same byte (%)</th></tr><tr><td>BO1</td><td>1</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>190</td><td>-1.902</td><td>2.246</td><td>-1.902</td><td>-1.91</td><td>2.246</td></tr><tr><td>BO2</td><td>3, 7</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>3.683</td><td>3.548</td><td>3.683</td><td>3.688</td><td>3.548</td></tr><tr><td>BO2</td><td>5</td><td>CA/CS, CLK</td><td>88</td><td>88</td><td /><td /><td /><td /><td>7.162</td><td>6.437</td><td /><td /><td /></tr><tr><td>M</td><td>3, 7</td><td /><td>265</td><td>500</td><td>265</td><td>315</td><td>265</td><td>500</td><td>0.108</td><td>0.001</td><td>0.11</td><td>0.043</td><td>0.103</td></tr><tr><td>M</td><td>5</td><td>CA/CS, CLK</td><td>350</td><td>500</td><td /><td>500</td><td /><td /><td>0.279</td><td>0.046</td><td /><td>0.0448</td><td /></tr><tr><td>BI</td><td>1</td><td /><td>250</td><td>250</td><td>250</td><td>250</td><td>250</td><td>500</td><td>-2.453</td><td>-1.173</td><td>-2.451</td><td>-2.44</td><td>-1.148</td></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO1</td><td>130</td><td>128</td></tr><tr><td>BO2</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI</td><td>500</td><td>500</td></tr></table></section><section id="2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 5 and distance to other nets (spacing requirement) is minimum 250um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,8. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width"><h2>Trace Width</h2><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>94.3</td><td /><td>-0.457</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>77.9</td><td /><td>-0.445</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.442</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.442</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>500</td><td /><td>88.6</td><td /><td>-0.391</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>57</td><td /><td>-0.446</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>42</td><td /><td>-0.441</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.433</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.432</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>44.8</td><td /><td>-0.387</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>57</td><td /><td>-0.439</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>38.8</td><td /><td>-0.43</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.429</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.436</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>44.9</td><td /><td>-0.39</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>94</td><td /><td>-0.462</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.441</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.44</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.441</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>500</td><td /><td>89</td><td /><td>-0.391</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>94</td><td /><td>-0.462</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>69.4</td><td /><td>-0.434</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.43</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.431</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>500</td><td /><td>82.12</td><td /><td>-0.386</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>87</td><td /><td>-0.39</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>85.6</td><td /><td>-0.396</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>90</td><td>88</td><td /><td>81.7</td><td /><td>-0.391</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.384</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>CLK</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.384</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>500</td><td /><td>88.6</td><td /><td>-0.391</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>44.6</td><td /><td>-0.399</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>80</td><td /><td>49.5</td><td /><td>-0.387</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>88</td><td /><td>47.5</td><td /><td>-0.384</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>125</td><td /><td>40</td><td /><td>-0.364</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>CA/CS</td><td>Inner</td><td>125</td><td /><td>40</td><td /><td>-0.359</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>44.8</td><td /><td>-0.387</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>44.7</td><td /><td>-0.389</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>41.4</td><td /><td>-0.441</td><td /></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>38.2</td><td /><td>-0.442</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.436</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.441</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>44.9</td><td /><td>-0.39</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>86.8</td><td /><td>-0.39</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.449</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.445</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.444</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.445</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>85.7</td><td /><td>-0.395</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>105</td><td>88</td><td /><td>75</td><td /><td>-0.383</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>500</td><td /><td>88.6</td><td /><td>-0.391</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>80.5</td><td /><td>-0.385</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.449</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>68.7</td><td /><td>-0.439</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.435</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.436</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>500</td><td /><td>82.1</td><td /><td>-0.386</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>300</td><td>88</td><td>88</td><td>-1.902</td><td>2.246</td><td>-1.861</td><td>-2.131</td><td>2.23</td><td>2.242</td><td>0.709</td></tr><tr><td>BO2</td><td>88</td><td>150</td><td>140</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>3.688</td><td>1.044</td><td>1.223</td><td>0.057</td><td>0.372</td><td>0.354</td><td>0.174</td></tr><tr><td>M</td><td>110</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>2.255</td><td>0.377</td><td>0.371</td><td>0.017</td><td>0.051</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>120</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>200</td><td>1.854</td><td>0.374</td><td>0.359</td><td>0.017</td><td>0.051</td><td>0.051</td><td>0.17</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.183</td><td>-0.978</td><td>-1.128</td><td>-1.18</td><td>-0.987</td><td>-0.998</td><td>-0.435</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.776</td><td>-1.773</td><td>-2.67</td><td>-2.637</td><td>-1.796</td><td>-1.819</td><td>-0.744</td></tr><tr><td>BO2</td><td>88</td><td>150</td><td>88</td><td>140</td><td>88</td><td>300</td><td>88</td><td>88</td><td>7.023</td><td>6.339</td><td>3.455</td><td>1.795</td><td>3.314</td><td>3.314</td><td>1.604</td></tr><tr><td>BO3</td><td>100</td><td>160</td><td>180</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>6.807</td><td>4.086</td><td>0.493</td><td>0.048</td><td>0.327</td><td>0.31</td><td>0.152</td></tr><tr><td>M</td><td>235</td><td>250</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>4.511</td><td>1.436</td><td>0.322</td><td>0.012</td><td>0.043</td><td>0.04</td><td>0.019</td></tr><tr><td>BI1</td><td>160</td><td>250</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>200</td><td>3.134</td><td>2.95</td><td>0.312</td><td>0.011</td><td>0.318</td><td>0.307</td><td>0.15</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.183</td><td>-0.978</td><td>-1.128</td><td>-1.18</td><td>-0.987</td><td>-0.998</td><td>-0.435</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>300</td><td>300</td></tr><tr><td>BO2</td><td>200</td><td>300</td><td>300</td><td>300</td></tr><tr><td>BO3</td><td>200</td><td>500</td><td>300</td><td>300</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>M*</td><td>SL</td><td>12</td><td>PCIe Gen 5</td><td>94</td><td>90</td><td>500</td><td>500</td><td>80</td><td /><td /><td /></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>UFS</td><td>115</td><td>95</td><td>500</td><td>500</td><td>80</td><td>-0.91</td><td>-0.15</td><td>0.11</td></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>UFS</td><td>81</td><td>88</td><td>375</td><td>375</td><td>91</td><td>-0.97</td><td>-0.16</td><td>0.18</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.83</td><td>0.16</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>99</td><td>-0.72</td><td>0.34</td><td>0.34</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>UFS</td><td>105</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.17</td><td>0.17</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>UFS</td><td>140</td><td>85</td><td>375</td><td>375</td><td>80</td><td>-0.66</td><td>0.32</td><td>0.32</td></tr><tr><td>B*</td><td>SL</td><td>3, 6</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.9</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6</td><td>UFS</td><td>80</td><td>140</td><td>375</td><td>375</td><td>80</td><td>-0.88</td><td>0.006</td><td>0.006</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended, Internal)"><h2>Tline Spec (Single Ended, Internal)</h2><table><caption>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default)</th><th>Z (Min)</th><th>Z (Max)</th><th>A</th><th>K, Data - Any</th><th>K, Clock - Any</th></tr><tr><td>B*</td><td>MS</td><td>1, 8</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>57</td><td /><td /><td>-0.26</td><td>-2.41</td><td>-2.41</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>42</td><td /><td /><td>-0.28</td><td>0.7</td><td>0.7</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>52</td><td /><td /><td>-0.24</td><td>3.07</td><td>3.07</td></tr><tr><td>B*</td><td>DSL</td><td>4</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>67</td><td /><td /><td>-0.19</td><td>5.71</td><td>5.71</td></tr><tr><td>M*</td><td>MS</td><td>1, 8</td><td>UFS Reference Clock</td><td>160</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>-1.77</td><td>-1.77</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>UFS Reference Clock</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.27</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>DSL</td><td>3</td><td>UFS Reference Clock</td><td>135</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.23</td><td>0.43</td><td>0.43</td></tr><tr><td>M*</td><td>DSL</td><td>4</td><td>UFS Reference Clock</td><td>235</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.15</td><td>0.69</td><td>0.69</td></tr></table></section><section id="0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67"><h2>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.9mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 Memory Down ; LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>4</td><td>Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>6</td><td>Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>10</td><td>GND, Power, Main Route</td><td>MS</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 64um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficients are equal to or less than those specified in memory Tline spec</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.06</td><td>0.31</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.14</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI TCP, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.13</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 4</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.09</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>DP TCP, Type-C TBT+USB+DP</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.09</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>USB3.2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.83</td><td>0.19</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.73</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>78</td><td>-0.83</td><td>0.11</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.75</td><td>0.59</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.76</td><td>2.67</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 4</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>87</td><td>-0.75</td><td>0.013</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio2, CSI DPHY, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.35</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.21</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI TCP, PCIe Gen 4, eDP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.071</td><td>0.05</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DP TCP, Type-C TBT+USB+DP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>USB3.2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CNVio2, CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>80</td><td>130</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>130</td><td>300</td><td>375</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>80</td><td>130</td><td>500</td><td>760</td><td>80</td><td>-0.8</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>130</td><td>230</td><td>500</td><td>80</td><td>-0.8</td><td>0.11</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>USB3.2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.002</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>100</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>PCIe Gen 4</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>PCIe Gen 5</td><td>100</td><td>120</td><td>500</td><td>500</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>DP TCP, Type-C TBT+USB+DP</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>USB3.2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CSI CPHY</td><td>82</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.8</td><td>0.351</td><td>0.001</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>91</td><td>-0.95</td><td>0.692</td><td>0.181</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CSI CPHY</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.73</td><td>0.03</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3</td><td>120</td><td>90</td><td>375</td><td>750</td><td>80</td><td>-0.86</td><td>0.2</td><td>0.04</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CNVio3</td><td>80</td><td>130</td><td>375</td><td>750</td><td>80</td><td>-0.86</td><td>0.006</td><td>0</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</td></tr><tr><td>For CNVio3 signal spacing and sequence, Refer the "CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation" Diagram in CNVio3 Section</td></tr><tr><td>For Hayden Bridge/Gothic Bridge and Barlow Ridge post retimer channel, expected losses for Microstrip in dB/inch are (i) at 10 Ghz: -1.62 [Typical] - 1.96[Maximum] (ii) at 12.8 Ghz: -2 [Typical] -2.42 [Maximum] </td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>58</td><td /><td /><td>-0.25</td><td>-1.18</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>58</td><td /><td /><td>-0.25</td><td>-1.18</td><td>-1.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>59</td><td /><td /><td>-0.25</td><td>-2.13</td><td>-0.14</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>43</td><td /><td /><td>-0.26</td><td>3.72</td><td>0.68</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>43</td><td /><td /><td>-0.26</td><td>3.72</td><td>3.72</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>43</td><td /><td /><td>-0.26</td><td>0.68</td><td>0.68</td></tr><tr><td>B*</td><td>SL</td><td>8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>43</td><td /><td /><td>-0.26</td><td>0.42</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>75</td><td>88</td><td>175</td><td>50</td><td /><td /><td>-0.23</td><td>6.4</td><td>2</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>50</td><td /><td /><td>-0.23</td><td>6.4</td><td>6.4</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.23</td><td>2</td><td>2</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>51</td><td /><td /><td>-0.23</td><td>1.44</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>165</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.5</td><td>-1.7</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>165</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.31</td><td>-2.31</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>165</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.5</td><td>-2.5</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.7</td><td>-1.7</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>SPI0 Flash, eSPI</td><td>165</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.31</td><td>-1.7</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>165</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.53</td><td>-0.073</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.7</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.15</td><td>0.15</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>CPU Sideband</td><td>85</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.7</td><td>1.7</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>Imaging Clock, SUSCLK</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>SPI0 Flash, eSPI</td><td>85</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.15</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>8</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.4</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>120</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.22</td><td>0.14</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.64</td><td>0.64</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CPU Sideband</td><td>120</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.22</td><td>3.22</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Imaging Clock, SUSCLK</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.14</td><td>0.14</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>SPI0 Flash, eSPI</td><td>120</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.64</td><td>0.14</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>1.21</td><td>0.006</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for; 	
1) CLK to DATA signals on similar signaling group 	
2) CLK to DATA signals from other signaling group
3) CLK to CLK signals from other signaling group   

For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement.  

Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</td></tr></table></section><section id="AFC348CF-6EE6-48F4-A337-6119E9E1CAE3"><h2>DDR5</h2><p>Interface: DDR5</p></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Notes"><h2>Notes</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L1,L3 &amp; L5 and the spacing requirement is minimum 250um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Width"><h2>Trace Width</h2><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 MD 1Rx16 CH-0, CH-1, CH-2, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>165</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>77</td><td /><td>-0.4066</td></tr></table><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 MD 1Rx16 CH-0, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>TL1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL2</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL3</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>165</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr></table><p>Topology: MD 1Rx16</p><p>Channel: CH-1, CH-2</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 MD 1Rx16 CH-1, CH-2 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.4642</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>77</td><td /><td>-0.46913</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.46652</td></tr><tr><td>TL1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL2</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>TL3</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>125</td><td /><td>77</td><td /><td>-0.4066</td></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>200</td><td>88</td><td /><td>45</td><td /><td>-0.383</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42493</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.47015</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>CA/CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4579</td><td /></tr><tr><td>BI1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>165</td><td /><td>40</td><td /><td>-0.39844</td><td /></tr><tr><td>BI2</td><td>SL</td><td>3, 5, 7</td><td>CA/CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.4579</td><td /></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~AFC348CF-6EE6-48F4-A337-6119E9E1CAE3~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 MD 1Rx16 CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>Signal Groups</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>DQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS pair to DQ of same byte (%)</th></tr><tr><td>BO1</td><td>1</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>190</td><td>-1.902</td><td>2.595</td><td>-1.902</td><td>-1.91</td><td>2.6</td></tr><tr><td>BO2</td><td>3, 5, 7</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>3.683</td><td>3.548</td><td>3.683</td><td>3.688</td><td>3.548</td></tr><tr><td>M</td><td>3, 5</td><td /><td>265</td><td>500</td><td>265</td><td>315</td><td>265</td><td>500</td><td>0.108</td><td>0.001</td><td>0.11</td><td>0.043</td><td>0.103</td></tr><tr><td>M</td><td>8</td><td>CA/CS, CLK</td><td>350</td><td>500</td><td /><td>500</td><td /><td /><td>0.024</td><td>0.001</td><td /><td>0.043</td><td /></tr><tr><td>BI1</td><td>1</td><td /><td>250</td><td>250</td><td>250</td><td>250</td><td>250</td><td>500</td><td>-2.453</td><td>-1.173</td><td>-2.451</td><td>-2.44</td><td>-1.148</td></tr><tr><td>BI2</td><td>3, 5</td><td>CA/CS, CLK</td><td>250</td><td>250</td><td /><td /><td /><td>500</td><td>-2.12</td><td>-1.48</td><td /><td /><td /></tr><tr><td>BI2</td><td>7</td><td>CA/CS, CLK</td><td>200</td><td>500</td><td /><td /><td /><td>500</td><td>1</td><td>0.01</td><td /><td /><td /></tr><tr><td>TL1</td><td>1</td><td>CLK</td><td /><td>500</td><td /><td /><td /><td /><td>-2.453</td><td>-1.173</td><td /><td /><td /></tr><tr><td>TL2</td><td>1</td><td>CLK</td><td /><td>500</td><td /><td /><td /><td /><td>-2.453</td><td>-1.173</td><td /><td /><td /></tr><tr><td>TL3</td><td>3, 5, 7</td><td>CLK</td><td /><td>500</td><td /><td /><td /><td /><td>0.162</td><td>0.001</td><td /><td /><td /></tr></table><p>Topology: MD 1Rx16</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 MD 1Rx16 CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO1</td><td>250</td><td>250</td></tr><tr><td>BO2</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td></tr></table></section><section id="DEA5DEDE-B6A1-42DF-8536-28C9D8456F46"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Notes"><h2>Notes</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 5 and distance to other nets (spacing requirement) is minimum 250um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.396</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.353</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.415</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>39</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.359</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>95.5</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>95.5</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>400</td><td /><td>83</td><td /><td>-0.356</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79.5</td><td /><td>-0.41</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.371</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>75</td><td /><td>43</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.398</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.396</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.353</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>42.5</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>39</td><td /><td>-0.402</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.39</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.385</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.359</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>400</td><td /><td>90</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>82.5</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>400</td><td /><td>83.5</td><td /><td>-0.356</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.397</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA/CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.393</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.357</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.415</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>39</td><td /><td>-0.399</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.404</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>500</td><td /><td>84</td><td /><td>-0.357</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x LPCAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BO3</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>M</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.371</td><td /></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>75</td><td /><td>42</td><td /><td>-0.411</td><td /></tr><tr><td>BO3</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>M</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.357</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>75</td><td /><td>43</td><td /><td>-0.405</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>39</td><td /><td>-0.404</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.404</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>300</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BO3</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.405</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>500</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>300</td><td /><td>82</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>500</td><td /><td>84</td><td /><td>-0.357</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Memory)~DEA5DEDE-B6A1-42DF-8536-28C9D8456F46~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>1.451</td><td>2.6</td><td>-1.474</td><td>-1.708</td><td>2.605</td><td>2.604</td><td>0.838</td></tr><tr><td>BO2</td><td>100</td><td>115</td><td>100</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.678</td><td>1.938</td><td>2.726</td><td>0.058</td><td>0.374</td><td>0.362</td><td>0.176</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.997</td><td>0.361</td><td>0.554</td><td>0.013</td><td>0.053</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>125</td><td>150</td><td>180</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.634</td><td>0.969</td><td>0.536</td><td>0.012</td><td>0.369</td><td>0.351</td><td>0.172</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.507</td><td>-1.168</td><td>-1.431</td><td>-1.497</td><td>-1.174</td><td>-1.196</td><td>-0.503</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.45</td><td>-1.476</td><td>-2.419</td><td>-2.387</td><td>-1.575</td><td>-1.6</td><td>-0.647</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>3.605</td><td>3.47</td><td>3.727</td><td>2.651</td><td>3.569</td><td>3.573</td><td>1.722</td></tr><tr><td>BO3</td><td>100</td><td>120</td><td>170</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>2.679</td><td>1.758</td><td>0.688</td><td>0.058</td><td>0.379</td><td>0.356</td><td>0.176</td></tr><tr><td>M</td><td>150</td><td>200</td><td>180</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.997</td><td>0.361</td><td>0.554</td><td>0.013</td><td>0.053</td><td>0.048</td><td>0.024</td></tr><tr><td>BI1</td><td>125</td><td>150</td><td>180</td><td>200</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.634</td><td>0.969</td><td>0.555</td><td>0.373</td><td>0.368</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>400</td><td>-1.507</td><td>-1.168</td><td>-1.431</td><td>-1.497</td><td>-1.174</td><td>-1.196</td><td>-0.503</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>-1.451</td><td>2.6</td><td>-1.474</td><td>-1.708</td><td>2.605</td><td>2.604</td><td>0.838</td></tr><tr><td>BO2</td><td>120</td><td>200</td><td>140</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>1.806</td><td>0.36</td><td>1.236</td><td>0.058</td><td>0.377</td><td>0.359</td><td>0.176</td></tr><tr><td>M</td><td>180</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.551</td><td>0.362</td><td>0.376</td><td>0.013</td><td>0.052</td><td>0.049</td><td>0.024</td></tr><tr><td>BI1</td><td>200</td><td>200</td><td>200</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>0.372</td><td>0.363</td><td>0.363</td><td>0.012</td><td>0.369</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.122</td><td>-0.924</td><td>-1.067</td><td>-1.119</td><td>-0.933</td><td>-0.943</td><td>-0.411</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x LPCAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.45</td><td>-1.476</td><td>-2.419</td><td>-2.387</td><td>-1.575</td><td>-1.6</td><td>-0.647</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>3.42</td><td>3.25</td><td>3.727</td><td>2.651</td><td>3.569</td><td>3.573</td><td>1.722</td></tr><tr><td>BO3</td><td>130</td><td>200</td><td>180</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>1.371</td><td>0.323</td><td>0.567</td><td>0.058</td><td>0.378</td><td>0.361</td><td>0.176</td></tr><tr><td>M</td><td>180</td><td>300</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>0.502</td><td>0.04</td><td>0.37</td><td>0.013</td><td>0.052</td><td>0.049</td><td>0.024</td></tr><tr><td>BI1</td><td>130</td><td>200</td><td>200</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>1.371</td><td>0.323</td><td>0.363</td><td>0.012</td><td>0.369</td><td>0.348</td><td>0.172</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.122</td><td>-0.924</td><td>-1.067</td><td>-1.119</td><td>-0.933</td><td>-0.943</td><td>-0.411</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td></tr><tr><td>BO2</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>BO3</td><td>220</td><td>300</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table><p>Topology: LPCAMM2 x128 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x LPCAMM2 x128 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td></tr><tr><td>BO2</td><td>150</td><td>300</td><td>500</td><td>500</td></tr><tr><td>BO3</td><td>300</td><td>300</td><td>500</td><td>500</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>UFS</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>DSL</td><td>3</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>UFS</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>UFS</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>UFS</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr></table></section><section id="PCB Stack-up~0B3FCBA9-5C4C-4F53-8BF2-7A80348BAB67~Tline Spec (Single Ended, Internal)"><h2>Tline Spec (Single Ended, Internal)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default)</th><th>Z (Min)</th><th>Z (Max)</th><th>A</th><th>K, Data - Any</th><th>K, Clock - Any</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>43</td><td /><td /><td>-0.26</td><td>0.68</td><td>0.68</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>UFS Reference Clock</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.23</td><td>2</td><td>2</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS Reference Clock</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.7</td><td>-1.7</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>UFS Reference Clock</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>UFS Reference Clock</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.14</td><td>0.14</td></tr></table></section><section id="C8F0D554-BD51-4F46-B8E9-570F46FE9A87"><h2>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</h2><p>Pcb Type: Type-4 2-x-2+</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For LPDDR5/x Memory Down</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>Power, Main Route</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>BO, Main Route, Power</td><td>SL</td><td>20</td><td>6.7</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>25</td><td>8.2</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>4</td><td>GND, Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>15</td><td>5.3</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.008</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>75</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>6</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.008</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>15</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route, Power</td><td>SL</td><td>25</td><td>8.2</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>20</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>10</td><td>Power, Main Route</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Thinner dielectric thickness has been chosen specifically on SL layers to ensure POR memory speeds can be met. Customers following thicker dielectrics from POR stack-up will need to ensure cross talk co-efficients are equal to or less than those specified in memory Tline spec</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.88</td><td>0.11</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.88</td><td>0.002</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.88</td><td>1.3</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>60</td><td>70</td><td>200</td><td>375</td><td>83</td><td>-0.916</td><td>0.113</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.88</td><td>0.002</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.88</td><td>0.012</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CNVio2, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>80</td><td>-0.8</td><td>0.24</td><td>0.04</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CSI DPHY, HDMI TCP, Type-C AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>80</td><td>-0.8</td><td>1.93</td><td>0.04</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>70</td><td>75</td><td>200</td><td>375</td><td>80</td><td>-0.83</td><td>0.24</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>88</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.04</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio2, CSI DPHY, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0</td><td>110</td><td>100</td><td>300</td><td>300</td><td>80</td><td>-0.89</td><td>-0.26</td><td>0.32</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support)</td><td>110</td><td>100</td><td>300</td><td>375</td><td>80</td><td>-0.89</td><td>-0.26</td><td>0.19</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>110</td><td>100</td><td>500</td><td>760</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI TCP, PCIe Gen 4, eDP</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.1</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>PCIe Gen 5</td><td>120</td><td>130</td><td>800</td><td>800</td><td>80</td><td>-0.86</td><td>-0.06</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DP TCP, Type-C TBT+USB+DP</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.1</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>USB3.2</td><td>110</td><td>100</td><td>750</td><td>500</td><td>80</td><td>-0.89</td><td>-0.06</td><td>0.1</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVio2, CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>75</td><td>115</td><td>300</td><td>300</td><td>80</td><td>-0.87</td><td>0.012</td><td>0.012</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen3 and below support)</td><td>75</td><td>115</td><td>300</td><td>375</td><td>80</td><td>-0.87</td><td>0.012</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>75</td><td>115</td><td>500</td><td>760</td><td>80</td><td>-0.87</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>PCIe Gen 4, PCIe Gen 5</td><td>75</td><td>115</td><td>230</td><td>500</td><td>80</td><td>-0.87</td><td>0.056</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>DP TCP, Type-C TBT+USB+DP</td><td>75</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.87</td><td>0.002</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>USB3.2</td><td>75</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.87</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVio2, CSI DPHY, HDMI TCP, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>80</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.78</td><td>0.04</td><td>0.04</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.78</td><td>0.04</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Differential Clock (Gen4 and Gen5 support)</td><td>80</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.78</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>PCIe Gen 4, PCIe Gen 5</td><td>80</td><td>120</td><td>230</td><td>500</td><td>80</td><td>-0.78</td><td>0.141</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>DP TCP, Type-C TBT+USB+DP</td><td>80</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>USB3.2</td><td>80</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.003</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CSI CPHY</td><td>85</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.77</td><td>0.425</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI CPHY</td><td>80</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.86</td><td>0.213</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CSI CPHY</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.88</td><td>1.3</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CSI CPHY</td><td>75</td><td>88</td><td>88</td><td>300</td><td>80</td><td>-0.8</td><td>1.93</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3</td><td>110</td><td>100</td><td>375</td><td>750</td><td>80</td><td>-0.89</td><td>-0.2</td><td>0.035</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVio3</td><td>75</td><td>115</td><td>375</td><td>750</td><td>80</td><td>-0.93</td><td>0.002</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVio3</td><td>80</td><td>120</td><td>375</td><td>750</td><td>80</td><td>-0.84</td><td>0.01</td><td>0</td></tr></table><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</td></tr><tr><td>For CNVio3 signal spacing and sequence, Refer the "CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation" Diagram in CNVio3 Section</td></tr><tr><td>For Hayden Bridge/Gothic Bridge and Barlow Ridge post retimer channel, expected losses for Microstrip in dB/inch are (i) at 10 Ghz: -1.67 [Typical] -2 [Maximum] (ii) at 12.8 Ghz: -2.05 [Typical] -2.46 [Maximum] </td></tr><tr><td>For Hayden Bridge/Gothic Bridge and Barlow Ridge post retimer channel, expected losses for L3/L8 Stripline in dB/inch are (i) at 10 Ghz: -1.54 [Typical] -1.86 [Maximum] (ii) at 12.8 Ghz: -1.87 [Typical] -2.22 [Maximum] </td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>60</td><td>75</td><td>175</td><td>46</td><td /><td /><td>-0.28</td><td>4.1</td><td>0.44</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU Sideband</td><td>60</td><td>75</td><td>75</td><td>46</td><td /><td /><td>-0.28</td><td>4.1</td><td>4.1</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>60</td><td>175</td><td>175</td><td>47</td><td /><td /><td>-0.27</td><td>0.44</td><td>0.44</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>XTAL, RTC</td><td>60</td><td>200</td><td>1270</td><td>47</td><td /><td /><td>-0.27</td><td>0.26</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>70</td><td>75</td><td>175</td><td>45</td><td /><td /><td>-0.25</td><td>5.5</td><td>0.87</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CPU Sideband</td><td>70</td><td>75</td><td>75</td><td>45</td><td /><td /><td>-0.25</td><td>5.5</td><td>5.5</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK</td><td>70</td><td>175</td><td>175</td><td>45</td><td /><td /><td>-0.25</td><td>0.87</td><td>0.87</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>70</td><td>200</td><td>1270</td><td>45</td><td /><td /><td>-0.25</td><td>0.55</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>120</td><td>125</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-2.48</td><td>-1.55</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-2.22</td><td>-2.22</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>120</td><td>125</td><td>125</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-2.48</td><td>-2.48</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>120</td><td>375</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-1.55</td><td>-1.55</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>SPI0 Flash, eSPI</td><td>120</td><td>250</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-2.22</td><td>-1.55</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-2.45</td><td>-0.063</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>60</td><td>125</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>1.34</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>60</td><td>250</td><td>250</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>0.09</td><td>0.09</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU Sideband</td><td>60</td><td>125</td><td>125</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>1.34</td><td>1.34</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>60</td><td>375</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>0.011</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>SPI0 Flash, eSPI</td><td>60</td><td>250</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>0.09</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>XTAL, RTC</td><td>60</td><td>200</td><td>1775</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>0.26</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</td><td>70</td><td>125</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>2.18</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVi BRI and RGI</td><td>70</td><td>250</td><td>250</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>0.22</td><td>0.22</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CPU Sideband</td><td>70</td><td>125</td><td>125</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>2.18</td><td>2.18</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK</td><td>70</td><td>375</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>SPI0 Flash, eSPI</td><td>70</td><td>250</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>0.22</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>70</td><td>200</td><td>1775</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>0.54</td><td>0.01</td></tr></table><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for; 	
1) CLK to DATA signals on similar signaling group 	
2) CLK to DATA signals from other signaling group
3) CLK to CLK signals from other signaling group   

For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement.  

Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</td></tr></table></section><section id="A2C37B9A-5089-4932-8B2E-E44F70A02E2E"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Notes"><h2>Notes</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L2, L4 &amp; L10 and the spacing requirement is minimum 250um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.51</td><td /></tr><tr><td>M</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.51</td><td /></tr><tr><td>BI</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.51</td><td /></tr><tr><td>BO</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.51</td></tr><tr><td>M</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.51</td></tr><tr><td>BI</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.51</td></tr><tr><td>BO</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>90</td><td>60</td><td /><td>70</td><td /><td>-0.5</td></tr><tr><td>M</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>105</td><td>75</td><td /><td>65</td><td /><td>-0.5</td></tr><tr><td>BI</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>105</td><td>75</td><td /><td>65</td><td /><td>-0.5</td></tr><tr><td>BO</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.47</td></tr><tr><td>M</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.47</td></tr><tr><td>BI</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.47</td></tr><tr><td>BO</td><td>SL</td><td>8</td><td>CA/CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr><tr><td>M</td><td>SL</td><td>8</td><td>CA/CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr><tr><td>BI</td><td>SL</td><td>8</td><td>CA/CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr><tr><td>BO</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.49</td><td /></tr><tr><td>M</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.49</td><td /></tr><tr><td>BI</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.49</td><td /></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.47</td><td /></tr><tr><td>M</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.47</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.47</td><td /></tr><tr><td>BO</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.49</td></tr><tr><td>M</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.49</td></tr><tr><td>BI</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.49</td></tr><tr><td>BO</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>90</td><td>60</td><td /><td>70</td><td /><td>-0.48</td></tr><tr><td>M</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>110</td><td>75</td><td /><td>65</td><td /><td>-0.48</td></tr><tr><td>BI</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>110</td><td>75</td><td /><td>65</td><td /><td>-0.48</td></tr><tr><td>BO</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.43</td></tr><tr><td>M</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.43</td></tr><tr><td>BI</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.43</td></tr><tr><td>BO</td><td>SL</td><td>6</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>M</td><td>SL</td><td>6</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>BI</td><td>SL</td><td>6</td><td>CA/CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>BO</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.49</td><td /></tr><tr><td>M</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.49</td><td /></tr><tr><td>BI</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.49</td><td /></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Memory)~A2C37B9A-5089-4932-8B2E-E44F70A02E2E~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO</td><td>88</td><td>110</td><td>88</td><td>88</td><td>100</td><td>88</td><td>88</td><td>120</td><td>2.6</td><td>1.6</td><td>2.1</td><td>2.1</td><td>1.7</td><td>2.09</td><td>0.501</td></tr><tr><td>M</td><td>180</td><td>300</td><td>180</td><td>200</td><td>200</td><td>500</td><td>300</td><td>300</td><td>0.34</td><td>0.024</td><td>0.26</td><td>0.16</td><td>0.17</td><td>0.17</td><td>0.008</td></tr><tr><td>BI</td><td>180</td><td>150</td><td>180</td><td>200</td><td>200</td><td>88</td><td>300</td><td>300</td><td>0.34</td><td>0.67</td><td>0.26</td><td>0.16</td><td>0.17</td><td>0.17</td><td>0.008</td></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO</td><td>88</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>88</td><td>88</td><td>3.9</td><td>4</td><td>2.07</td><td>2.07</td><td>1.6</td><td>2</td><td>0.98</td></tr><tr><td>M</td><td>180</td><td>300</td><td>180</td><td>200</td><td>200</td><td>500</td><td>300</td><td>300</td><td>0.73</td><td>0.08</td><td>0.25</td><td>0.15</td><td>0.16</td><td>0.16</td><td>0.007</td></tr><tr><td>BI</td><td>180</td><td>150</td><td>180</td><td>200</td><td>200</td><td>88</td><td>300</td><td>300</td><td>0.73</td><td>1.2</td><td>0.25</td><td>0.15</td><td>0.16</td><td>0.16</td><td>0.007</td></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO</td><td>200</td><td>250</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.1</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>UFS</td><td>60</td><td>70</td><td>200</td><td>375</td><td>81</td><td>-0.916</td><td>0.113</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>UFS</td><td>70</td><td>75</td><td>200</td><td>375</td><td>80</td><td>-0.83</td><td>0.24</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>UFS</td><td>75</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.87</td><td>0.002</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>UFS</td><td>80</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.01</td><td>0.01</td></tr></table></section><section id="PCB Stack-up~C8F0D554-BD51-4F46-B8E9-570F46FE9A87~Tline Spec (Single Ended, Internal)"><h2>Tline Spec (Single Ended, Internal)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default)</th><th>Z (Min)</th><th>Z (Max)</th><th>A</th><th>K, Data - Any</th><th>K, Clock - Any</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>UFS Reference Clock</td><td>60</td><td>175</td><td>175</td><td>47</td><td /><td /><td>-0.27</td><td>0.44</td><td>0.44</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>UFS Reference Clock</td><td>70</td><td>175</td><td>175</td><td>45</td><td /><td /><td>-0.25</td><td>0.87</td><td>0.87</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>UFS Reference Clock</td><td>120</td><td>375</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>-1.55</td><td>-1.55</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>UFS Reference Clock</td><td>60</td><td>375</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.27</td><td>0.011</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>UFS Reference Clock</td><td>70</td><td>375</td><td>375</td><td>45</td><td>40</td><td>50</td><td>-0.24</td><td>0.03</td><td>0.03</td></tr></table></section><section id="5FC870FE-8133-454C-B1C7-A3C89BF96C00"><h2>CNVio2</h2><table><caption>CNVio2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm
Total length mismatch: 0.381 mm</td></tr><tr><td>Length matching between Data and CLK lanes</td><td>&lt; 1.27 mm</td></tr><tr><td>Impedance of differential channel</td><td>For a differential channel transmission line impedance of 80 - 85 .</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads, for example AC caps as well as connector pads to optimize the impedance matching in the channel.</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Max via stub length</td><td>&lt; 900 um</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#: 726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads, for example AC caps as well as connector pads to optimize the impedance matching in the channel.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is recommended to void reference plane for all component pads, for example AC caps as well as connector pads to optimize the impedance matching in the channel.</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>It is recomended to use 0402 or smaller component sizes.</td></tr><tr><td>Discrete component part size for thin stackup</td><td>It is required to use 0201 component size.</td></tr></table><table><caption>CNVio2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1.27</td></tr></table></section><section id="AFC22A08-A7F0-402E-B899-F91D1A9E8F3A"><h2>CNVio Device Down Topology</h2><div><div>CNVio Device Down Topology Diagram</div><image src="assets/images/0462F987-A4C7-4A14-8379-08A9989E6CB2.png" class="contentImage" /></div><table><caption>CNVio Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WR_D0_DN, CNV_WR_D0_DP, CNV_WR_D1_DN, CNV_WR_D1_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP, CNV_WT_D0_DN, CNV_WT_D0_DP, CNV_WT_D1_DN, CNV_WT_D1_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="04452100-CE14-4151-8743-5C85EC7F2522"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, SL</td><td /><td>BO+M1+M2+M3 &lt;= 254 mm</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max Length = BO + M1 + M2 + M3</p></section><section id="33310A96-F5A0-45DB-B24A-DD26E9A7176A"><h2>CNVio Module Down Topology</h2><div><div>CNVio Module Down Topology Diagram</div><image src="assets/images/E52701CA-C370-49C6-B6E0-74FC1EFFA2C2.png" class="contentImage" /></div><table><caption>CNVio Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WR_D0_DN, CNV_WR_D0_DP, CNV_WR_D1_DN, CNV_WR_D1_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP, CNV_WT_D0_DN, CNV_WT_D0_DP, CNV_WT_D1_DN, CNV_WT_D1_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Module</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Module</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="F857FAD5-ED1C-46A0-9742-67C6E07A710E"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio Module Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, SL</td><td /><td>BO+M1+M2+M3 &lt;= 254 mm</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max Length = BO + M1 + M2 + M3</p></section><section id="287D0CC5-510D-4A22-A17F-8D7AC2802245"><h2>CNVio M.2 Topology</h2><div><div>CNVio M.2 Topology Diagram</div><image src="assets/images/E8327C8F-DACE-4878-A7E2-FE822FB8C732.png" class="contentImage" /></div><table><caption>CNVio M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WR_D0_DN, CNV_WR_D0_DP, CNV_WR_D1_DN, CNV_WR_D1_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP, CNV_WT_D0_DN, CNV_WT_D0_DP, CNV_WT_D1_DN, CNV_WT_D1_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="17814499-D9B0-45D9-A23E-D690E3C26C40"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, SL</td><td /><td>BO+M1+M2+M3 &lt;= 254 mm</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max Length = BO + M1 + M2 + M3</p></section><section id="6C36C07B-639C-43E5-94E3-FC7D23CF2E8E"><h2>CNVio3</h2><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVIO3 in product design guidelines. CNVIO3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states.  The current version of CNVIO3 has a data transfer rate of 12gbps to support the Intel WIFI7 integrated solution. CNVIO3 runs over same traces as CNVIO2 clock lanes (1 Tx clock and 1 Rx Clock). CNVIO3 along with rest of CNVIO2 interface operates as combo solution, allowing customers to use legacy WIFI6 products, or new WIFI7 modules.  Reflections and crosstalk are the primary performance limiters and hence CNVIO3 requires a very clean channels.</p><div><div>CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation</div><image src="assets/images/50D34AAB-7262-4041-BF3E-2677AD35A01F.png" class="contentImage" /></div><div><div>CNVio CLK Breakout and Break-in Guideline</div><image src="assets/images/358DEE57-876C-4B01-9640-F391C6F4497B.png" class="contentImage" /></div><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/7F8722AF-B9A5-4B9B-8446-BAABCBBC1DAD.png" class="contentImage" /></div><div><div>M.2 Connector Pad Voiding Recommendation</div><image src="assets/images/B9C44964-BB44-4F9D-B61E-3CDFC60A9BA6.png" class="contentImage" /></div><div><div>Void above and below buried vias PTH pads</div><image src="assets/images/BE56EA44-F9AF-4DE6-95B4-476706AFE500.png" class="contentImage" /></div><table><caption>CNVio3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.178 mm
Total length mismatch: 0.127 mm</td></tr><tr><td>Single ended equivalent impedance of differential channel</td><td>For a differential channel transmission line impedance of 80, the equivalent required single ended transmission line impedance should be 40 .</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads such as M.2 Connector pads/Module pads to optimize the impedance matching in the channel.
Recommended voiding depth:
-For M.2 connector pads:   &gt;= 230 um to the closest ground reference layer
-For module pads:  &gt;= 150 um to the closet ground reference layer</td></tr><tr><td>Number of vias allowed </td><td>Max 2 vias.</td></tr><tr><td>Max via stub length for Type 3 PTH Vias</td><td>Max PTH via stub length is 0.215 mm.</td></tr><tr><td>Reference plane</td><td>Dual continuous GND is required.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CNVio signal sequence and CLK-to-CLK-spacing</td><td>It is recommended to route CNVio CLK in between the data lanes.When not possible, extra CLK-to-CLK spacing is required. Refer to CNVio Signal Routing Sequence and CLK Spacing Guideline.</td></tr><tr><td>CNVio CLK BI routing guide</td><td>CNVio CLK break-in (BI) at the device requires the same impedance as main route.  No neckdown into pin field.  Refer to CNVio CLK BI at Device Guideline for more details.</td></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4mm x 0.6mm.  Refer to the Module Down Pad Dimension and Voiding Requirements diagram. 
</td></tr><tr><td>WiFi Speed</td><td>For designs supporting both WiFi6 and WiFi7, the CLK signals must follow the CNVio3 guideline.  Data signals also need to follow CNVio3 guideline as much as possible for consistency.  CLK and Data of the same direction must be routed on the same layer and length matching requirement between CLK and Data must also be met.</td></tr><tr><td>Essential guidelines for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Do not route CNVio3 traces on any layer of the PCB under phase nodes, Inductor and DrMOS.</td></tr><tr><td>Differential Via optimization</td><td>Differential Impedance of a via should be centered around the characteristic impedance of the channel (+/- 10ohms tolerance) for Optimum performance.(#777155) 
</td></tr><tr><td>Maximum via stub for Type 4 Buried PTH Via</td><td>0.085mm</td></tr><tr><td>Voiding for Type4 buried PTH vias</td><td>Need to provide void above and below buried via's PTH pads. Voids need to be 75um more in radius than pad radius. Void is required as shapes over big pads cause a capacitive dip in impedance which results in lower margins. Please refer to the image provided as a reference.</td></tr><tr><td>RCOMP for CNVio3</td><td>CNV_RCOMP need to connect to external resistor (200ohm 1%) even if design is using CNVio3 and is not using CNVi2 interface.</td></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP.  Clock signals of CNVio2 interface will be used for CNVio3, data lanes will be silent.</td></tr><tr><td>DC Resistance</td><td>Max DC resistance for CNVio bus is TBD Ohm. It is recommended to route the differential lines in a layer as thick as possible to achieve minimum DC resistance.
</td></tr><tr><td>CNVio3 Insertion Loss Specification</td><td>-8dB @6GHz</td></tr></table><table><caption>CNVio3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.178</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1.27</td></tr></table></section><section id="5D0DB3BA-26C1-41F8-BA31-821DB4952D93"><h2>CNVio3 Device Down Topology</h2><div><div>CNVio3 Device Down Topology Diagram</div><image src="assets/images/88F30B3C-E1B6-42B4-B4C0-670EBAF744F0.png" class="contentImage" /></div><table><caption>CNVio3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub allowed for Type3 PTH via</td><td>215um</td></tr><tr><td>Signal names</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr><tr><td>Maximum via stub allowed for Type4 buried PTH via</td><td>85um</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CRF Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CRF Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="9034F6E6-1D4E-441F-9844-9CF82F6B6300"><h2>Mainstream, Mid Loss (ML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Device Down Topology Mainstream, Mid Loss (ML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="934BB690-362D-471A-B2B5-C660B929D95E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 203</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="5CF190AC-E6F4-4921-90C9-9B13EC3C360C"><h2>CNVio3 Module Down Topology</h2><div><div>CNVio3 Module Down Topology Diagram</div><image src="assets/images/584EF52E-3360-4360-AAEA-1149417EA334.png" class="contentImage" /></div><div><div>Module Pad Dimension and Voiding Requirements</div><image src="assets/images/302E9C67-3FA7-4AED-BB85-CE0636A6355D.png" class="contentImage" /></div><table><caption>CNVio3 Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Module pad dimension</td><td> Module pad dimension is 0.4mm x 0.6mm.  Refer to the Module Down Pad Dimension and Voiding Requirements diagram. </td></tr><tr><td>Signal names/list</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr><tr><td>Maximum Via stub allowed for Type 3 PTH vias</td><td>215um</td></tr><tr><td>Maximum Via stub allowed for Type4 Buried PTH Vias</td><td>85um.Via Optimization is needed for higher via stub requirements</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="BDAF27F9-ABFA-466A-985C-0259ADBFC2E8"><h2>Mainstream, Mid Loss (ML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Module Down Topology Mainstream, Mid Loss (ML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="3BCBDEC6-A729-44A9-AEBB-DD371CBF2968"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Module Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 203</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="7C0818B6-D920-4D68-B8C1-A016227E3907"><h2>CNVio3 M.2 Topology</h2><div><div>CNVio3 M.2 Topology Diagram</div><image src="assets/images/C3C4B89F-6D5E-4055-8B9F-728E74531C6D.png" class="contentImage" /></div><div><div>Ground_Plane_Voiding_Under_M.2_Connector pads</div><image src="assets/images/C5A5EADB-8B6E-4625-B423-CE54FC39DDF0.png" class="contentImage" /></div><div><div>Mp2_Connector_Pin_Assignment</div><image src="assets/images/6AAD6F2B-EA82-4B98-83C9-0D78B81F6303.png" class="contentImage" /></div><table><caption>CNVio3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal names/list</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr><tr><td>Maximum Via stub allowed for Type3 PTH Via</td><td>215um</td></tr><tr><td>M.2 Connector pin 18</td><td>Pin 18 of the M.2 connector must be grounded on the motherboard side to prevent common mode coupling from the BRI signal onto CNVio3 signals, possibly resulting in functional failure of the CNVio3 bus.</td></tr><tr><td>Maximum via stub allowed for Type 4 Buried PTH via</td><td>85um. Via optimization is needed for higher via stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="66A05B37-5F8C-46F8-9AC2-0D49B2626686"><h2>Mainstream, Mid Loss (ML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 M.2 Topology Mainstream, Mid Loss (ML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="2A98C206-0B16-49DA-B355-36E19762466F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 203</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="AD37DD15-5A50-4930-8259-4A27DC34049B"><h2>CSI DPHY</h2><table><caption>CSI DPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>DPHY configuration routing recommendation </td><td>Recommend each DPHY configuration (example: X4) to be routed on the same layer.</td></tr><tr><td>CSI_RCOMP</td><td>200  +/- 1% pull down to VSS.  Provide good noise isolation.  Platform Rdc &lt; 0.1 , board capacitance &lt;1.5 pF.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor.</td></tr><tr><td>Port connectivity</td><td>It is recommended that CSI A be one of the used ports if all ports are not used. </td></tr><tr><td>Loss numbers</td><td>1. PCB Loss number assumed: -0.36dB/inch (worst case) at 1.25 GHz
2. FPC cable loss number assumed: -0.316dB/inch (worst case) at 1.25 GHz
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss. Ex. 40 AWG cable has loss: -0.15dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables. </td></tr><tr><td>Reference plane</td><td>
Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>CSI DPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1</td></tr></table></section><section id="B1B361F4-13DE-48B7-953A-5B6848132A90"><h2>CSI DPHY Main Link Up To 1.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.0 Gbps Topology Diagram</div><image src="assets/images/F8497A29-5EDD-4AFA-A4BF-8E8FC269ADEC.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>510 mm cable assembly</td><td>Recommend 100  +/- 10% including tolerances. 
Return loss &lt; -15 dB @  1.25 GHz. Crosstalk &lt; -50 dB @  1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Mcable)</td><td>For  1.0 Gbps: up to -10 dB @1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="09633FF3-D074-421A-A97B-B999678E036C"><h2>Mainstream, Rx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Mainstream, Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="46D16E1B-25C5-4D55-9997-71E375C17ABF"><h2>CSI DPHY Main Link Up To 1.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.5 Gbps Topology Diagram</div><image src="assets/images/47D3BC50-EA47-480C-96B5-E71393EEB1F6.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>305 mm cable assembly</td><td>Recommend 100  +/- 10% including tolerances. 
Return loss &lt; -15 dB @  1.25 GHz. Crosstalk &lt; -50 dB @  1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Mcable)</td><td>For  1.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Solution boundary</td><td>Length limited by DPHY v1.1 sensors that do not support skew calibration.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="A7B8379C-2741-4204-BC59-E66A52A13943"><h2>Mainstream, Rx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Mainstream, Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="2FA4030B-3E4C-4770-804F-45658AD7FAA4"><h2>CSI DPHY Main Link Up To 2.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.0 Gbps Topology Diagram</div><image src="assets/images/2DD5CB5D-14D8-4A68-8151-C63DC0656FA3.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>305 mm cable assembly</td><td>Recommend 100  +/- 10% including tolerances. 
Return loss &lt; -15 dB @  1.25 GHz. Crosstalk &lt; -50 dB @  1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Mcable)</td><td>For  2.0 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="C9B08E14-BC4F-4C60-8A42-5E2190E0C2B0"><h2>Mainstream, Rx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Mainstream, Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="F8240F38-C0D2-4D50-B01F-8865ED93866C"><h2>CSI DPHY Main Link Up To 2.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.5 Gbps Topology Diagram</div><image src="assets/images/5E02A29A-EEC7-4504-B282-4E731A1BC191.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>305 mm cable assembly</td><td>Recommend 100  +/- 10% including tolerances. 
Return loss &lt; -15 dB @  1.25 GHz. Crosstalk &lt; -50 dB @  1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Mcable)</td><td>For  2.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="AA4FE83D-A0B5-48CA-B460-BAF4F75C25C8"><h2>Mainstream, Rx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Mainstream, Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="9C1BB3C1-7911-483D-ABC2-DF41143512D4"><h2>Differential Clock</h2><table><caption>Differential Clock General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a differential pair</td><td>PCIe1- PCIe4 - within same layer mismatch :0.254mm
PCIe5 - within same layer mismatch : 0.127 mm
PCIe1-PCIe5 - Total length mismatch : 0.127 mm</td></tr></table><table><caption>Differential Clock Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="73E4696B-3C3B-4CB3-898C-50EF7E417180"><h2>PCIe Gen1-3 Add-in Card Clock Topology</h2><div><div>PCIe Gen1-3 Add-in Card Clock Topology Diagram</div><image src="assets/images/66C0E648-5364-4F57-884A-E13FC040B8C6.png" class="contentImage" /></div><table><caption>PCIe Gen1-3 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="D00772F4-4EA5-4F20-88C6-E43A233E8352"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1-3 Add-in Card Clock Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL= BO + M1 + M2 + M3</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3: 76 mm to 229 mm</p></section><section id="EF8F5A6C-6ACE-4639-929C-DE2C34EEB679"><h2>PCIe Gen1-3 Device Down Clock Topology</h2><div><div>PCIe Gen1-3 Device Down Clock Topology Diagram</div><image src="assets/images/1EC0026B-9FD7-4DD5-A395-69CD588FB910.png" class="contentImage" /></div><table><caption>PCIe Gen1-3 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>EndDevice</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C081959B-E858-412C-9688-00FD089174A6"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1-3 Device Down Clock Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section><section id="96B23D09-EA06-44ED-B4A5-88EC56254CA3"><h2>PCIe Gen4 Add-in Card Clock Topology</h2><div><div>PCIe Gen4 Add-in Card Clock Topology Diagram</div><image src="assets/images/DF2BA198-282B-4E97-B9F8-4090EDF53D38.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/6BD79174-4F82-4D08-8DD5-C20D45CEB240.png" class="contentImage" /></div><table><caption>PCIe Gen4 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm (30 mils) isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm (20 mils).</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="40710E2F-4930-4446-9CBB-820B12BB0A40"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Add-in Card Clock Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3: 76 mm</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3: 76 mm to 229 mm</p></section><section id="7D39ACD3-19E0-4954-97C3-B820775583DE"><h2>PCIe Gen4 Device Down Clock Topology</h2><div><div>PCIe Gen4 Device Down Clock Topology Diagram</div><image src="assets/images/97333C10-2B31-4C2A-9936-BDD32041BE24.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/28663C5D-F4CA-4FB1-8A3E-AA103E03F9F8.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm (30 mils) isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm (20 mils).</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>EndDevice</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="6CB9F1E0-F211-4D83-87C0-08DE14B0069C"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Clock Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section><section id="98E8F77C-1BCC-45A8-ADB9-AF8FC44B1B1F"><h2>PCIe Gen5 Add-in Card Clock Topology</h2><div><div>PCIe Gen5 Add-in Card Clock Topology Diagram</div><image src="assets/images/5EC28815-B488-4CC5-9F71-5EA63CDAD218.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/9BA0341D-9DD3-40CA-BE6C-38ABB8C15FEE.png" class="contentImage" /></div><table><caption>PCIe Gen5 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm (30 mils) isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm (20 mils).</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 4x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A8FEFED0-3062-4FA3-BE2D-D53694A27E5F"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Add-in Card Clock Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 : 50.8</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3: 50.8 mm to 178 mm (assuming 76 mm add-in card length)</p></section><section id="C89ECEED-3C5F-4ECF-A379-0004843837FB"><h2>PCIe Gen5 Device Down Clock Topology</h2><div><div>PCIe Gen5 Device Down Clock Topology Diagram</div><image src="assets/images/94B4ED96-8309-4928-BE9D-31B3EF42EAA2.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/3570C8C4-8955-4A83-8963-4630049459F6.png" class="contentImage" /></div><table><caption>PCIe Gen5 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm (30 mils) isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm (20 mils).</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 4x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>EndDevice</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="E022BDBF-6F97-48AD-AE49-1726F3881530"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Device Down Clock Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section><section id="13B529E0-CCC7-47E9-9D15-90BE95DA754F"><h2>Differential Clock RCOMP</h2><p>Description: CLK_S_RCOMP guidelines.</p><div><div>CLK_S_RCOMP Topology Diagram</div><image src="assets/images/0AA257C5-7B2D-4BF1-8AFD-9F8865DFC9FB.jpg" class="contentImage" /></div><div><div>CLK_S_RCOMP Shielding Guideline Diagram</div><image src="assets/images/22EA90FE-9DD9-4A25-A2B2-23B72BE3F6E8.jpg" class="contentImage" /></div><table><caption>Differential Clock RCOMP Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace width / DC-resistance</td><td>No requirement for trace width and isolation spacing as long as DC-resistance of &lt;0.1 Ohm is met, but typically the guidelines for a 50 Ohm single-ended signal can be used.</td></tr><tr><td>Resistor value</td><td>180 Ohm +/- 1% tolerance 
(178 Ohm +/- 1% tolerance is also acceptable) </td></tr><tr><td>Length</td><td>No requirement as long as the below are met : 
1) DC-resistance &lt;0.1 Ohm 
2) Parasitic capacitance of &lt;1.5 pF (in order to avoid instability)
 
As a reference, the external resistor should be placed as close as possible to the CPU (within 1" or 25.4 mm). </td></tr><tr><td>Other routing guidelines and shielding requirements</td><td>1) Should be referenced to GND.
2) Noisy or switching references should be avoided.
3) As board space allows, it is recommended to add a GND shield at least 0.2 mm wide between the signal and other adjacent IO (especially high-speed IO). This is not required if the adjacent signal is another COMP signal. 
4) PTH vias are required to be punched from this GND shield to the referenced GND plane.
Example of shielding is provided in the shielding guidelines diagram.</td></tr><tr><td>Unused pins</td><td>Unused RCOMP can be left as not connected.</td></tr></table></section><section id="D59E2264-9D63-47C4-B628-0EBD37822D90"><h2>Type-C AUX</h2><table><caption>Type-C AUX Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="252ECFF4-D619-4EC6-A487-BEE7915F05BF"><h2>TYPE-C AUX Retimer Topology</h2><div><div>Type-C AUX With Retimer Topology Diagram</div><image src="assets/images/796A67EC-7562-4247-AB56-F0307B12F672.png" class="contentImage" /></div><table><caption>TYPE-C AUX Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to USB4 ESD approved list in BR HR collateral.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).AC Cap is needed for Barlow Ridge, and not for Gothic Bridge/Hayden Bridge retimer. </td></tr><tr><td>Retimer</td><td>Applies to Barlow ridge,Gothic Bridge and Hayden bridge topology. Consult retimer datasheet for exact Aux channel implementation requirements.</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr><tr><td>Pull-up voltage for DP_AUX_N</td><td>3.3v. </td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>GND</td><td>1</td><td>Ground</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td>2</td><td>Ground</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>DP-PWR</td><td /><td>Rail</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td /><td>Ground</td><td>15</td><td>-1</td></tr></table></section><section id="65A59785-9792-444F-A391-27F2A01B2BD3"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>TYPE-C AUX Retimer Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="EF23344A-9C60-4C51-99ED-2532E42D5468"><h2>Type-C AUX Cascaded Retimer Topology</h2><div><div>Type-C AUX Cascaded Retimer Topology Diagram</div><image src="assets/images/30E6E062-6BDC-4319-80F6-9585BEB426D6.png" class="contentImage" /></div><table><caption>Type-C AUX Cascaded Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to USB4 ESD approved list in BR HR collateral.   </td></tr><tr><td>Retimer</td><td>Hyden Bridge and Gothic Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="7652F244-163F-4F93-B64A-718D5F129574"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX Cascaded Retimer Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note: M1+M2+M3+M4+M5 &lt;= 450 mm</p></section><section id="1C031889-1737-469F-A3A5-29D350B6F855"><h2>Type-C AUX MUX With Retimer Topology</h2><div><div>Type-C AUX MUX With Retimer Topology Diagram</div><image src="assets/images/6F2EFF12-4055-40C3-B02F-5060C48049A3.png" class="contentImage" /></div><table><caption>Type-C AUX MUX With Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to USB4 ESD approved list in BR HR collateral.</td></tr><tr><td>Retimer</td><td>Barlow Ridge</td></tr><tr><td>MUX</td><td>MUX retimer should be vesa compliant.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Pull-up voltage for DP_AUX_N</td><td>3.3V</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="8C88E92D-B8F4-4948-8626-DCFD09F9FA5E"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX MUX With Retimer Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="D9BFEEDF-EEDF-45AF-BC57-536AFC907B80"><h2>Type-C AUX No Retimer Topology (Internal Only)</h2><div><div>Type-C AUX No Retimer Topology Diagram</div><image src="assets/images/C009D671-DE66-43DB-9EA1-33390DF87A2C.jpg" class="contentImage" /></div><table><caption>Type-C AUX No Retimer Topology (Internal Only) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Recommend placeholder. Component must be stuffed if EMC tests fail</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="38529EA0-E838-4342-BBAB-998950D0E5CD"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX No Retimer Topology (Internal Only) Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="4E6BD16F-523F-449D-AA70-B5F0EF4C78C1"><h2>Type-C AUX No Retimer Internal Cable Topology (Internal Only)</h2><div><div>Type-C AUX No Retimer Internal Cable Topology Diagram</div><image src="assets/images/5F4F726D-48DD-4893-B229-ED5A6143E63E.jpg" class="contentImage" /></div><table><caption>Type-C AUX No Retimer Internal Cable Topology (Internal Only) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100  including tolerance. Insertion loss  -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Recommend placeholder. Component must be stuffed if EMC tests fail</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="9FCFB511-EB37-40E0-9BD0-1B2241C492A1"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX No Retimer Internal Cable Topology (Internal Only) Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3+M4</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="93A2175C-B729-4CBF-89B7-92B03CD1FD50"><h2>Type-C AUX With Retimer Internal Cable Topology</h2><div><div>Type-C AUX With Retimer Internal Cable Topology Diagram</div><image src="assets/images/32CCE933-508B-4694-97DB-B0313B60B2AC.jpg" class="contentImage" /></div><table><caption>Type-C AUX With Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100  including tolerance. Insertion loss  -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD / EOS</td><td>Refer to USB4 ESD approved list in BR HR collateral.   </td></tr><tr><td>Retimer</td><td>Hayden Bridge and Gothic Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table></section><section id="75B671E4-DD7A-441B-9971-C43B6C4A9E0E"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX With Retimer Internal Cable Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>127</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4"><h2>DP AUX Dual Mode Protection Circuit</h2><div><div>DP AUX Dual Mode Protection Circuit</div><image src="assets/images/9322C183-A006-4C90-9945-E61B5363E475.png" class="contentImage" /></div><table><caption>DP AUX Dual Mode Protection Circuit Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>Inverter voltage rails</td><td>Powered from suspend rails.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1</td><td>I2C Voltage Level Translator, TCA9406 or equivalent.</td></tr><tr><td>Pass gate FET</td><td>Ensure the body diode of the FETs are connected as shown in the figure.</td></tr><tr><td>Pass gate FET alternative</td><td>Devices such as a TTL compatible FET multiplexer/ demultiplexer.</td></tr><tr><td>R1 resistor</td><td>Optional, 2.7 k  5%.</td></tr><tr><td>Rterm</td><td>10 k for TCA9406. Rterm value is part dependent.</td></tr><tr><td>R2 resistor value</td><td>2.7 k  5%. This is with the assumption of Rterm = 10 k for U1, to achieve 2.2 k of effective parallel resistance.  </td></tr><tr><td>Effective parallel resistance of Rterm and R2</td><td>2.2 k  10%.</td></tr><tr><td>Inverter leakage current</td><td>Minimize leakage current of inverter closest to DP connector to maintain input voltage level due to 1 Mohm pulldown resistor.</td></tr><tr><td>C1 cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="10AF85B9-DC8F-4C2A-A090-9222953D319F"><h2>DP Hot Plug Detect Implementation</h2><div><div>DP Hot Plug Detect Implementation Diagram</div><image src="assets/images/D322B0DE-5819-4784-A53E-992D53250ADF.jpg" class="contentImage" /></div><table><caption>DP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45  nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 k  5%</td></tr><tr><td>R2</td><td>100 k  5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 3.3 V tolerant.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th><th>Target Pin</th><th>Transistor Pin Map</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>1</td><td>D</td><td>Drain</td></tr><tr><td>Q1</td><td>Transistor</td><td>1</td><td>G</td><td>2</td><td /><td>Gate</td></tr><tr><td>Q1</td><td>Transistor</td><td>1</td><td>S</td><td>6</td><td /><td>Source</td></tr><tr><td>ESD</td><td>Device</td><td>3</td><td /><td>4</td><td /><td /></tr><tr><td>DP Connector</td><td>Device</td><td>4</td><td /><td>-1</td><td /><td /></tr><tr><td>GND</td><td>Ground</td><td>6</td><td /><td>-1</td><td /><td /></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td /><td>6</td><td /><td /></tr><tr><td>placeholder</td><td>Device</td><td>2</td><td /><td>5</td><td /><td /></tr><tr><td>placeholder</td><td>Device</td><td>2</td><td /><td>3</td><td /><td /></tr><tr><td>R1</td><td>Resistor</td><td>7</td><td /><td>8</td><td /><td /></tr><tr><td>VCC</td><td>Rail</td><td>8</td><td /><td>-1</td><td /><td /></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>7</td><td /><td /></tr></table></section><section id="A15A0651-F5F2-47ED-831A-63C7D3872660"><h2>Barlow Ridge Type-C and DP Aux Topology (Internal Only)</h2><div><div>Barlow Ridge Type-C AUX Topology Diagram</div><image src="assets/images/BD03F50F-8B9D-44F2-A1C8-A668439C4EE6.jpg" class="contentImage" /></div><table><caption>Barlow Ridge Type-C and DP Aux Topology (Internal Only) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>EOS</td><td>Refer to Barlow Ridge Design Guide for parts recommendation (#736855).</td></tr><tr><td>Cs cap value</td><td>Edge rate control, 47 pF nominal. Optional.</td></tr><tr><td>C1, C2 cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Type-C AC coupling and termination </td><td>For Type-C ports Barlow Ridge integrates the aux pull-up, pull-down and AC coupling capacitor.  For DP port aux channel discrete parts are required as shown in the topology diagram. </td></tr></table></section><section id="74316F0E-1E4F-46CD-ABE8-019FDF07CB67"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Barlow Ridge Type-C and DP Aux Topology (Internal Only) Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="FC92A335-4425-48C8-9D8C-F6B1F2948EEF"><h2>DP TCP</h2><table><caption>DP TCP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Connector</td><td>No native DP connector topologies are supported.</td></tr><tr><td>Reference plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>DP TCP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="85A48FEB-A6C2-4FBA-AD84-01E63CAB50B5"><h2>DP TCP UHBR20 Barlow Ridge Topology</h2><div><div>DP TCP UHBR20 Barlow Ridge Topology Diagram</div><image src="assets/images/F978C68C-B79B-4ABC-986B-A436F631B0CD.jpg" class="contentImage" /></div><table><caption>DP TCP UHBR20 Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Total insertion loss budget from CPU pins to Barlow Ridge pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>via2</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M2</td><td>Trace</td><td>9</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BARLOW RIDGE</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="7670AB98-E8EB-45C7-AD2B-2352472D6300"><h2>Mainstream, Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>DP TCP UHBR20 Barlow Ridge Topology Mainstream, Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>Refer to Barlow Ridge guidelines.</td></tr></table><p>Max Length Total Note: Refer to Barlow Ridge guidelines</p></section><section id="5B02D158-D20C-4DA9-AD53-FB39F6D8563C"><h2>Mainstream, Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>DP TCP UHBR20 Barlow Ridge Topology Mainstream, Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: Max length can be increased up to 220mm (M1+M2 = 212mm), if more than 90% of the channel is routed as stripline.</p></section><section id="48FEEAB0-CA89-4045-9757-8D33C27FCA50"><h2>DP TCP UHBR20 Cascaded Retimer/Mux topology</h2><div><div>DP TCP UHBR20 Cascaded Retimer_ Mux topology</div><image src="assets/images/197C7F3D-BCE4-4E3C-A81F-6C544C1E64CB.jpg" class="contentImage" /></div><table><caption>DP TCP UHBR20 Cascaded Retimer/Mux topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer/MUX pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td> RETIMER</td><td>Barlow ridge and Parade mux/retimer. Retimer Rx should meet VESA spec requirements. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>8</td></tr><tr><td>AC CAP1</td><td>Capacitor</td><td>8</td><td>10</td></tr><tr><td>M2</td><td>Trace</td><td>10</td><td>14</td></tr><tr><td>retimer/mux</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>M3</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>BARLOW RIDGE</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="C80547CD-3301-4BBF-A878-23D86934ED29"><h2>Mainstream, Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>DP TCP UHBR20 Cascaded Retimer/Mux topology Mainstream, Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>Refer to Barlow Ridge guidelines.</td></tr></table><p>Max Length Total Note: Refer to Barlow Ridge guidelines</p></section><section id="381F6CB9-5C63-410B-9B0C-7706C1D75FC5"><h2>Mainstream, Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>DP TCP UHBR20 Cascaded Retimer/Mux topology Mainstream, Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 205</p></section><section id="8090423A-75EE-415D-BFAF-776E9E724D6E"><h2>Mainstream, Tx, Pre-Channel 2</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><table><caption>DP TCP UHBR20 Cascaded Retimer/Mux topology Mainstream, Tx, Pre-Channel 2 Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS</td><td>0</td><td>0</td></tr></table><p>Max Length Total Note: Depends on retimer/mux vendor recommendations.</p></section><section id="FF8AD3D3-2E89-4263-8E47-5B47A00FCC8C"><h2>(Internal only) DP TCP UHBR20 Retimer Topology</h2><div><div>DP TCP UHBR20 Retimer Topology Diagram</div><image src="assets/images/9AA07A75-FAE1-4FDE-837A-C75397F64D8D.jpg" class="contentImage" /></div><table><caption>(Internal only) DP TCP UHBR20 Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Stripline strongly recommended to reduce RFI/ EMI. If microstrip routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Retimer</td><td>Assumed DP spec reference CTLE+DFE EQ.</td></tr><tr><td>Length from retimer to DP connector</td><td>Superseded by retimer vendor recommendations.</td></tr><tr><td>Connector</td><td>Enhanced mDP connector</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC CAP1</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>VIA1</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>VIA2</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>ESD</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>ENHANCED mDP CONNECTOR</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="54E7176D-7987-475C-867D-46C88E9CA12B"><h2>Mainstream, Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal only) DP TCP UHBR20 Retimer Topology Mainstream, Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>30</td><td /></tr></table><p>Max Length Total (mm): 30</p></section><section id="75C4FFF0-BC25-48DA-B386-E9F1D034C997"><h2>Mainstream, Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal only) DP TCP UHBR20 Retimer Topology Mainstream, Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>10</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 205</p></section><section id="10DC5904-A4AC-44EB-AEB8-C116B9E21298"><h2>eDP</h2><p>Description: Guidelines are same for eDP DDI and TCP</p><table><caption>eDP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias, and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Reference planes</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>eDP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="FB4CAE03-A4CC-4F51-9221-995EE8638791"><h2>eDP Auxiliary Main Link Topology</h2><div><div>eDP Auxilary Main Link Topology Diagram</div><image src="assets/images/35761E20-9BCC-45D5-B464-93BA5BC88803.png" class="contentImage" /></div><table><caption>eDP Auxiliary Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>AC cap value</td><td> 75 nF to 200 nF including tolerance.</td></tr><tr><td>Cable assembly</td><td>75 - 100  including tolerance. Insertion loss  -1.0 dB @ 1 MHz.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="57C3F3BC-9A32-44AB-9080-B64774930CA1"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP Auxiliary Main Link Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="3CE5C9EB-E677-45FE-BFCE-D07010443320"><h2>eDP HBR3 Main Link CTLE Topology</h2><div><div>eDP HBR3 Main Link CTLE Topology Diagram</div><image src="assets/images/F68B402D-6443-47EE-9A3D-5048459A2C4F.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 GHz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 GHz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 Main Link Topology max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FCC9EEF7-0A6C-458B-A0DF-A770113A57F6"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M2+M3+M4</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 max length. 3) Above mentioned table is for mid-loss, for T3 premium mid-loss Length of 10mm can be increased for CTLE</p></section><section id="4F5B513D-ABF5-4B14-A835-F2660EE40FAC"><h2>eDP HBR3 Main Link CTLE+DFE Topology</h2><div><div>eDP HBR3 Main Link CTLE+DFE Topology Diagram</div><image src="assets/images/19230651-CD1A-4355-BB3C-C567790C013A.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 GHz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 GHz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Main Link topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="2E51C6F5-AA1B-4B07-88FB-B080E88813CE"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M2+M3+M4</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 300</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization. 3)  Above table is for Mid-loss, for T3 premium mid-loss 10mm length can be increased for CTLE+DFE.</p></section><section id="CA36BC03-9793-4301-A27B-79BEB50D76EB"><h2>eDP HBR3 MUX CTLE Topology</h2><div><div>eDP HBR3 MUX CTLE Topology Diagram</div><image src="assets/images/7780D75E-0033-4359-A955-5B472A927B65.png" class="contentImage" /></div><table><caption>eDP HBR3 MUX CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 GHz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 GHz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" Document 644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="0689BBCE-A30C-43FC-A993-870FFA98BB64"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 MUX CTLE Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>140</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 140</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</p></section><section id="ABB5DEAC-42CA-4874-BB0F-385637FADA17"><h2>eDP HBR3 MUX CTLE+DFE Topology</h2><div><div>eDP HBR3 MUX CTLE+DFE Topology Diagram</div><image src="assets/images/D060D1FC-4431-4816-997A-FE990A802C43.png" class="contentImage" /></div><table><caption>eDP HBR3 MUX CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB
</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 GHz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 GHz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Mux topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="6AB2B474-190C-4A83-928E-6A7B67EF6D6A"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 MUX CTLE+DFE Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>250</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 250</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization.</p></section><section id="C8CBD2A9-325D-4C08-8E69-F0B54A8E05B5"><h2>eDP Hot Plug Detect Implementation</h2><div><div>eDP Hot Plug Detect Implementation Diagram</div><image src="assets/images/51C9D328-8538-4462-B5AC-1E42FFCB4324.jpg" class="contentImage" /></div><table><caption>eDP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45  nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.25 V</td></tr><tr><td>R1</td><td>100 k  5%</td></tr><tr><td>R2</td><td>100 k  5%</td></tr><tr><td>Q1</td><td>For panel implementing eDP HPD: 
BSS138p or equivalent (0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF)

For panel implementing eDP LVHPD: 
RU1J002YN or equivalent (0.35 V &lt; VGS &lt; 0.8 V, input capacitance &lt; 1 nF)</td></tr><tr><td>Connectivity</td><td>Follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr></table></section><section id="EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE"><h2>HDMI TCP</h2><table><caption>HDMI TCP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between pair to pair (inter pair)</td><td>Within 13 mm (HDMI 2.1); 25 mm (HDMI 1.4).</td></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave notes</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Reference plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>HDMI TCP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>13</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="7EF0ABE3-A615-439A-A0B7-6D7E12F37A22"><h2>HDMI TCP Re-timer 12G Topology</h2><div><div>HDMI TCP Re-timer 12G Topology Diagram</div><image src="assets/images/B3A9DBDE-6CC6-43B1-9C95-07A00ECBCB6F.png" class="contentImage" /></div><table><caption>HDMI TCP Re-timer 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional if Retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Re-timer</td><td>Re-timer Rx must be spec compliable for HDMI 2.1a FRL source requirements at TP2_EQ</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the Approved Category 3 Connector list defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="9A00C2A2-D7F2-46FC-86F3-0B102949100B"><h2>Mainstream, Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>HDMI TCP Re-timer 12G Topology Mainstream, Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>Refer Vendor Guidelines</td></tr></table><p>Max Length Total Note: Refer Vendor Guidelines</p></section><section id="BCE1DE2E-76BE-40F1-9113-DFCAF3F67DDD"><h2>Mainstream, Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>HDMI TCP Re-timer 12G Topology Mainstream, Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>275</td></tr></table><p>Max Length Total (mm): 275</p></section><section id="74B8E96F-1BA3-43CB-919C-EBA54B917616"><h2>HDMI TCP Re-driver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/908C2988-B778-4806-9CE8-DD48B4F72F82.png" class="contentImage" /></div><table><caption>HDMI TCP Re-driver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional if Retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Redriver</td><td>Re-driver Equalization should be selected accordingly to compensate the pre-channel loss, PS8219 Re-driver</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the Approved Category 3 Connector list defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>1</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Re-driver</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="D4B220B1-6DE1-4CC4-B882-9333E874D4DC"><h2>Mainstream, Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>HDMI TCP Re-driver 12G Topology Mainstream, Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="24292568-4C1A-46F0-B8EF-81F8804AEEA4"><h2>Mainstream, Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>HDMI TCP Re-driver 12G Topology Mainstream, Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>170</td></tr></table><p>Max Length Total (mm): 170</p></section><section id="C2216803-E953-4074-B09E-736F56EB2FC6"><h2>(Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology</h2><div><div>HDMI TCP Redriver 12G M.2 connector Topology Diagram</div><image src="assets/images/A3D06F28-17F5-456A-853D-D302EDD1AC97.png" class="contentImage" /></div><table><caption>(Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional if Retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Redriver</td><td>Re-driver Equalization should be selected accordingly to compensate the pre-channel loss</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the Approved Category 3 Connector list defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="3933CFB5-6A23-49D5-9B31-5DFDE47A24BE"><h2>Mainstream, Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology Mainstream, Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="AB3FD2DA-986B-42C6-BF23-533D2D1E890F"><h2>Mainstream, Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) HDMI TCP Re-driver 12G M.2 Connector Topology Mainstream, Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>130</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 160</p></section><section id="63A43473-DEA4-45A0-9070-E758CD04ABB9"><h2>HDMI Hot Plug Detect Implementation</h2><div><div>HDMI Hot Plug Detect Implementation Diagram</div><image src="assets/images/0627D1D1-771E-4468-9C49-156A7F504056.jpg" class="contentImage" /></div><table><caption>HDMI Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45  nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 k 5%</td></tr><tr><td>R2</td><td>100 k 5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 5 V tolerant.</td></tr></table></section><section id="35E54A14-E0E1-4903-9DD6-BDF6F337E482"><h2>HDMI TCP DDC Topology</h2><div><div>HDMI DDC Direct Connect Topology Diagram</div><image src="assets/images/DF463609-32EF-41A8-8C21-2E4D5ACDF58D.jpg" class="contentImage" /></div><div><div>HDMI  DDC Buffered Topology Diagram</div><image src="assets/images/94508295-8759-4987-8FFD-3D74A416D587.jpg" class="contentImage" /></div><table><caption>HDMI TCP DDC Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Total length from driver to HDMI connector is limited by spec capacitance limit of 50 pF including trace capacitance and discrete. Please refer to I2C section for calculation details.</td></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-B</td><td>5 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1 </td><td>I2C Voltage Level Translator, TCA9509 or equivalent.</td></tr><tr><td>R1 resistor</td><td>10 k  5%</td></tr><tr><td>R2 resistor</td><td>1.5 k  5%</td></tr><tr><td>Back drive current protection</td><td>Max capacitance for back drive current protection Schottky diode is 10 pF.  Must use diode of Schottky type to minimize voltage drop.</td></tr><tr><td>I2C guidance</td><td>DDC signals follow I2C guidelines.</td></tr><tr><td>Alternative implementations </td><td>Depending on the Active Level Shifter implemented the DDC implementation may vary.  Please refer to the vendors requirements for any changes in implementation.</td></tr><tr><td>Active level shifter part</td><td>Follow Active Level Shifter datasheet recommendation as SDA/SCL signals may be optional depending on the part requirements. Component may be removed from the topology diagram if SDA/SCL connections are not required.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="0AED488B-7AE3-442A-BB55-311164B7CD9E"><h2>Mainstream, Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>HDMI TCP DDC Topology Mainstream, Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>38</td></tr><tr><td>Cable</td><td>Cable</td><td>254</td></tr></table><p>Max Length Total (mm): 254</p><table><caption>HDMI TCP DDC Topology Mainstream, Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>MS</td><td>DSL, MS, SL</td><td>25</td></tr></table></section><section id="FF127B40-1B74-40D6-ACBE-731F2B887A2A"><h2>PCIe Gen 1-3</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/87753366-6E31-44FB-892F-DD301E81E2C6.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/12E545E4-FC52-4B40-A0CC-C62C4554FAA2.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/FEA24EEC-6B14-40DB-8278-D65A6F780C05.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/5635ADFF-24DC-4F7C-916C-6D81D92BDA79.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/367F2452-D48C-4A52-93FB-A287E3A617F0.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/8922C8E6-D909-4100-89F0-810D95344A83.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/19040D50-7CD1-4A5F-AF6D-BD569C2E1BDA.png" class="contentImage" /></div><table><caption>PCIe Gen 1-3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleave requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 max via stub length</td><td>&lt; 900 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads reference plane needs to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr></table><table><caption>PCIe Gen 1-3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="66A6DC17-6C30-475F-A2DD-AF0C6E70E634"><h2>PCIe Gen1 Device Down Topology</h2><div><div>PCIe Gen1 Device Down Topology Diagram</div><image src="assets/images/06B4A77F-0E84-48FE-8EBF-BF6AC66EAFD5.png" class="contentImage" /></div><table><caption>PCIe Gen1 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF 
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The maximum total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td><td>GEN1 (not counting microvia under package)</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8C5CB015-273B-4DBA-8CC1-1879DBD383C0"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 356 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 356</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 356 mm</p></section><section id="F2992AB9-3C6E-4486-9FB4-175EA2E33B93"><h2>PCIe Gen1 Internal Cable Topology</h2><div><div>PCIe Gen1 Internal Cable Topology Diagram</div><image src="assets/images/468D3823-DBF9-44AD-833A-DE1D66221CF7.png" class="contentImage" /></div><table><caption>PCIe Gen1 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>GEN1 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>GEN1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter card/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="90073288-A5AD-4FB6-814A-09C6C0F3F8BF"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA"><h2>PCIe Gen1 M.2 Topology</h2><div><div>PCIe Gen1 M.2 Topology Diagram</div><image src="assets/images/C11F7301-1CB5-4CCA-B839-D70E711BE6C7.png" class="contentImage" /></div><table><caption>PCIe Gen1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>GEN1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5B2ECDE1-F0F8-4544-9303-39758B2B9116"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 330 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 330 mm</p></section><section id="FF449F99-201C-4282-BFAC-07BB1A4AE08E"><h2>PCIe Gen2 Device Down Topology</h2><div><div>PCIe Gen2 Device Down Topology Diagram</div><image src="assets/images/5621B496-F141-48F2-9F3C-089CFEE5ED51.png" class="contentImage" /></div><table><caption>PCIe Gen2 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="DE50538F-93CE-4B65-A07B-BEA9CE7DB445"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 279 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 279</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 279 mm</p></section><section id="A7075297-F26D-4918-8E91-EB572AA62914"><h2>PCIe Gen2 Internal Cable Topology</h2><div><div>PCIe Gen2 Internal Cable Topology Diagram</div><image src="assets/images/062BCC12-A79E-46EB-98E7-CA4BEC3CB252.png" class="contentImage" /></div><table><caption>PCIe Gen2 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter card/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE"><h2>PCIe Gen2 M.2 Topology</h2><div><div>PCIe Gen2 M.2 Topology Diagram</div><image src="assets/images/623108AF-4FDF-468D-AC0D-70FE5B8E44EF.png" class="contentImage" /></div><table><caption>PCIe Gen2 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="271A0F24-3D36-4924-A535-5F783E6BC549"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="B61119BE-0F06-4579-B99A-33A184678230"><h2>PCIe Gen3 Device Down Topology</h2><div><div>PCIe Gen3 Device Down Topology Diagram</div><image src="assets/images/3F49A20E-3B4B-452E-912E-F761188AAB4B.png" class="contentImage" /></div><table><caption>PCIe Gen3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="FB8F5DD4-623D-42AE-BC31-0F82A333E0F7"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 355 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 355</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 355 mm</p></section><section id="A4691249-C206-4D02-8AEA-C5162E4F7A17"><h2>PCIe Gen3 Internal Cable Topology</h2><div><div>PCIe Gen3 Internal Cable Topology Diagram</div><image src="assets/images/16DF7C68-71BA-4DAB-8CF5-349AB39EBB67.png" class="contentImage" /></div><table><caption>PCIe Gen3 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter card/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="31C2FB09-FBEF-4540-9C9A-9B67DEBD8297"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 127</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 4 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3</td></tr><tr><td>4</td><td>101.6</td><td>2</td></tr><tr><td>5</td><td>127</td><td>1</td></tr><tr /></table></section><section id="007FF158-FCA0-4246-85B6-F2801D1A932E"><h2>PCIe Gen3 M.2 Topology</h2><div><div>PCIe Gen3 M.2 Topology Diagram</div><image src="assets/images/FF45E5EA-12DD-4722-8A96-663720CC3519.png" class="contentImage" /></div><table><caption>PCIe Gen3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B1F85FD2-9850-4109-B389-900607BE2604"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 254 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 254 mm</p></section><section id="4562219A-6AFF-46FE-BCDA-F23EB355928A"><h2>PCIe Gen 4</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/8F302ED5-0CE7-4C7E-851E-9BEEF8D1237F.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/734F60EB-B74C-42B1-B4D5-86117533CC40.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/00007438-88E5-45E4-9D83-B74F2E6B4881.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/F6DA4888-5224-4DB9-89F6-5365CAD66096.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/611C46DE-89C4-42D4-A1D1-362D0C52C5EB.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/045C611B-AB9B-4F4A-85F2-3130DD2CAD8A.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/B3E7EC9D-AC8D-41A5-9563-7D3105BB19FD.png" class="contentImage" /></div><table><caption>PCIe Gen 4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and  continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe4 AC capacitor size for mainstream stackup</td><td>It is required to use 0402. 
If routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe4 max via stub length</td><td>&lt; 250 um</td></tr><tr><td>Via stub length relaxation</td><td>PTH via stub length can be relaxed, refer to "MTL-UH PCIe Gen4 Stub Length Requirement Relaxation White Paper" #723631 for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe4, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>PCIe4 redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for details.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads need to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCIe Gen 4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="749E45DE-E121-4137-98EC-DC35F64A9EE4"><h2>PCIe Gen4 Barlow Ridge Topology</h2><div><div>PCIe Gen4 Barlow Ridge Topology Diagram</div><image src="assets/images/BA0D6F82-463E-4818-A25D-78357C890732.png" class="contentImage" /></div><table><caption>PCIe Gen4 Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="58BF9780-FF1F-4AD6-923B-D291E76BA1E4"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Barlow Ridge Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 304 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 304</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 304 mm (Applies only to mid-loss stack-up and devices which support PCIe Gen4 max insertion loss). </p></section><section id="54C9392D-A2F5-4BB8-B6EC-DB88630347EF"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Barlow Ridge Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 274 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 274</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 274 mm (Applies only to mid-loss stack-up and devices which support PCIe Gen4 max insertion loss). </p></section><section id="B1C07EDB-111E-44CD-AB95-DE333F39923A"><h2>PCIe Gen4 Device Down Topology</h2><div><div>PCIe Gen4 Device Down Topology Diagram</div><image src="assets/images/681C034A-022E-4717-A9D9-FF3707EA24F8.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="E9A78C3E-6470-45F8-A9B9-B7313AD60EB9"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 304 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 304</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 304 mm (Applies only to mid-loss stack-up and devices which support PCIe Gen4 max insertion loss). </p></section><section id="F8BC0628-34CE-42CF-B39D-3E50CCEC0334"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 274 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 274</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 274 mm (Applies only to mid-loss stack-up and devices which support PCIe Gen4 max insertion loss). </p></section><section id="8E83D255-A2BC-411B-B25F-BE6730DBC9C5"><h2>PCIe Gen4 M.2 Topology</h2><div><div>PCIe Gen4 M.2 Topology Diagram</div><image src="assets/images/FC2A349A-E126-4577-8101-DE09DA836356.png" class="contentImage" /></div><table><caption>PCIe Gen4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 and Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>M.2 connector Vss pad to via distance</td><td>Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm (19 mils) max.</td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9B9F873C-0B81-449F-A220-D4616C945EC6"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 203 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 203 mm</p></section><section id="D71B7235-7839-41AC-A720-9B8CB3F18BC2"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 183 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 183</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 183 mm</p></section><section id="7188E5B8-1A02-4520-8383-D59EBA3FEE74"><h2>(Internal Validation) PCIe Gen4 CEM Topology</h2><div><div>PCIe Gen4 CEM Topology Diagram</div><image src="assets/images/D0D6834E-0ADD-4CEE-8ED8-4634F91BCD4E.png" class="contentImage" /></div><div><div>PCIe Gen4 CEM Connector Antipad Optimization</div><image src="assets/images/5A2755E9-5AD1-42C7-B0F6-5A46D84B1D3C.png" class="contentImage" /></div><div><div>PCIE4 CEM Connector Sideband Optimization</div><image src="assets/images/73519645-F17B-4DAD-A143-F44C1ADB5DCB.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/4EE73BE5-01F2-429A-AF66-37DC042519E0.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/0C26A0ED-D0A0-4692-A6E1-8CAAEB255ADD.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/B1942E56-C656-43A1-81D9-7DDD36E382EB.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/931A914A-6AD5-460F-B43C-96AD23FF23F3.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ Toe Side HSIO Routing</div><image src="assets/images/4EFB733B-CCBE-4137-BB97-4BD488492D37.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen4 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap Value</td><td>Nominal 220 nF recommended for Gen3/ 4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>CEM connector Vss pad to via distance</td><td>Each CEM connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm (19 mils) max.</td></tr><tr><td>Add-in card</td><td>Assuming ~76 mm of PCB routing with spec reference package.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CEM Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CEM Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="DF0B6ECD-2DA6-4186-843D-4FB85C6AC744"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen4 CEM Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 177 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 177</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 177 mm</p></section><section id="AD606067-9765-4D99-93E2-EBC2099C9765"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen4 CEM Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 160 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 160</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 160 mm</p></section><section id="E9E25AD0-8B7E-4DAE-A4F6-5694F4528412"><h2>PCIe Gen 5</h2><p>Description: Only 4Tx and 4Rx PCIe Lanes (namely C9 to C12) are available in PTL-H404 and PTL-H12Xe SKU. Extra 8 Tx and 8 Rx lanes are available in PTL-H484 SKU (namely D13 to D20) only. Those extra 8 lanes (D13 to D20) lanes are no connect in package for PTL-H404 and PTL-H12Xe SKUs. </p><div><div>PCIE5 Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/ECEFA4C7-B7E3-4681-B9CA-CC4F562CA412.png" class="contentImage" /></div><div><div>Void above and below buried vias PTH pads in T4 stackups</div><image src="assets/images/9AA96A78-E49D-42C1-A1DD-278EEC718DFA.JPG" class="contentImage" /></div><div><div>Void under SOC ball pads</div><image src="assets/images/211A4410-C286-4772-B31D-2D715ABFDC81.JPG" class="contentImage" /></div><table><caption>PCIe Gen 5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe5 AC capacitor size</td><td>It is required to use 0201 .
Void reference layer under pad size of differential cap together. 
Extend void by 50um (2 mils) on all sides of pads. 
Reference example provided per figure.
Ensure spacing between P and N cap is about ~305 um (~12 mils) and spacing between caps of different pair caps is more than 762 um (30 mils).</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Prefer non-interleaved routing. If Tx to Rx is routed same layer, need Signal-to-Non-Equivalent-Signal (S-Non-ES) spacing as given in Tlinespec between Tx to Rx.
</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave for PCIe5</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Antipad for Via</td><td>800um diameter for anti-pad Via. Please refer to chapter "General Design Considerations", subheading "Differential Transitional Via Recommendations" for image illustrating anti-pad diameter.</td></tr><tr><td>Void under SOC ball pads</td><td>Second PCB layer should have void equal to pad size for T3 stackup PCB. And for T4 stackup with Via in pad, need to void around pad in top layer equal to 300um radius size.</td></tr><tr><td>Void above and below buried via's PTH pads for T4 stackup</td><td>Need to provide void above and below buried via's PTH pads. Voids need to be 75um more in radius than pad radius. Void is required as shapes over big pads cause a capacitive dip in impedance which results in lower margins. 
The same void should be provided in layers in which via is running through as well i.e., for PTH from L3 to L8, if there is no shape in L2 and L9 already (because of it being signal layer), nothing is required to be done for L2/9.Void not required in L1/10.
Ensure no routing below these voids for other signals in L1 &amp; L10.In case surface layers are power, ensure it is symmetric to both p and n.
Refer to the image provided as a reference.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 ohm resistor for PCIe5</td><td>0201 or smaller size . Component pads need to be voided.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCIe Gen 5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="4137ED73-DDDF-4525-8E4F-9E437B4BF11F"><h2>PCIe Gen5 Device Down Topology</h2><div><div>PCIe Gen5 Device Down Topology Diagram</div><image src="assets/images/9D04A3CD-1FC3-4FB4-AB7D-286848672BF7.png" class="contentImage" /></div><table><caption>PCIe Gen5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>CAP</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="7DC601ED-C8B1-4F5F-AD0A-941C82E816D9"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>215</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 215</p></section><section id="BA4A98AD-A87C-4D29-A2B8-F7297A3DDA7C"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Device Down Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>195</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 195</p></section><section id="D5C8F723-D576-4DED-A7D2-02ED040073D9"><h2>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology</h2><p>Description: Platform should avoid using the PCIe Gen 5 capable ports for gen4 device. Because even in gen4 speed, gen5 IP will use more power as compared gen4 IP both working at gen4 data rate.</p><div><div>PCIe Gen5 Port Operating at Gen4 Data Rate Device Down Topology Diagram</div><image src="assets/images/F5ED0499-9DF4-4D1B-BEC8-1D604310DED3.png" class="contentImage" /></div><table><caption>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>CAP</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="C1147EBF-569F-4460-95A0-AEE9D494B868"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>280</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 280</p></section><section id="68D7F97B-609F-40D2-ABB0-45FFD2EBBF93"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Port operating at Gen4 Data Rate Device Down Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>265</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 265</p></section><section id="3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F"><h2>(Internal Validation) PCIe Gen5 CEM Topology</h2><div><div>PCIe Gen5 CEM Topology Diagram</div><image src="assets/images/2C4D0BCB-DE57-4C33-B35C-F6E75E8AA5DB.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation CEM Connector Voiding</div><image src="assets/images/479E9330-B836-4930-A827-11320949C7C0.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/5FB662B2-BF15-43FD-B71B-5DC9BAB6C743.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/DCA43851-A302-4D37-9327-DD8229A2CA36.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/CB4C7D3D-69FE-4212-AA30-E78FBB158402.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/7EC15566-8441-455A-8DF6-1A51A7AC70CD.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen5 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.). Use 0201 component size.
</td></tr><tr><td>Add In Card Connector (CEM)</td><td>Only SMT is supported.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required  .The connector footprint solder pad width for PCIe Gen 5.0 is 0.53 mm. The recommended void in reference plane extends 0.10 mm beyond the edges of the pads on three sides, with dimensions of 2.10 mm  1.73 mm. Void should not extend from where signal is connected to pad. Attached imaged illustrate this. Please do signal Connection only from Toe side of SMT pad (the side where void is not extended).Gnd connection to SMT pads near main link should be less than 0.4mm from SMT pad edge to via pad edge. Routing high speed signals to the "heel" side of the SMT pads introduces a significant capacitive/resonant stub that would seriously degrade channel performance.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CEM Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CEM Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="75494E16-C6D3-4472-B3D2-9E38A1FAD6B4"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen5 CEM Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>157</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 157</p><p>Max Length Total Note: For Premium 10L T3 stack up, we can go up to 167mm length instead of 157mm.</p></section><section id="FE0FE262-4234-4AC6-8765-6C754C9A8963"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen5 CEM Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>142</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 142</p></section><section id="4B8F7827-1E3B-4728-BAE9-3A8BCBD197F0"><h2>PCIe Gen5 M.2 Topology</h2><div><div>PCIe Gen5 M.2 Topology</div><image src="assets/images/164DE8A8-6F7D-4E7A-8A26-8BE89613308C.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board Mdot2 connector</div><image src="assets/images/58B1BEE6-2767-4D2C-8FC6-83B1746F8EB9.png" class="contentImage" /></div><div><div>Suggested_Toe_Side_Connection</div><image src="assets/images/FED380A7-8133-4D13-9B5C-87E323BDCABA.png" class="contentImage" /></div><table><caption>PCIe Gen5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>M.2 connector</td><td>Each M.2 connector Vss pad should be connected to its own Vss via on both side Toe and edge. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm (19 mils) max.</td></tr><tr><td>Suggested Ground Void for Main Board Mdot2 connector</td><td>Refer to Image above. Top layer (or layer in which connector is placed) avoid ground shapes 200um away from signal pads. Void in Top layer should be bigger than void in L2 layer.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Gen5 M.2 operating at Gen4</td><td>Please refer to PCIe Gen4 M.2 Topology chapter for lengths.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="045BDA96-80E4-4587-966A-E9A4F76484C3"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>175</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 175</p><p>Max Length Total Note: For Premium 10L T3 stack up, we can go up to 185mm length instead of 175mm.</p></section><section id="6B39714A-8348-4FFB-8E5B-0CA61AEB9C18"><h2>Thin PCB, Rx,Tx</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 Topology Thin PCB, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>159</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 159</p></section><section id="5E5B8143-D65D-4F36-ADE7-C70C89E6F522"><h2>PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology)</h2><div><div>PCIe Gen5 M.2 internal Cable FFC Topology</div><image src="assets/images/192655CF-3080-4AE7-8385-DB7766381304.png" class="contentImage" /></div><div><div>M.2 test module gold finger optimisation</div><image src="assets/images/C899F1DE-12F1-4C94-883A-38E399739125.png" class="contentImage" /></div><div><div>Suggested_Toe_Side_Connection</div><image src="assets/images/C7A822BB-26A5-4B83-95F4-C25CB176B8FA.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board Mdot2 connector</div><image src="assets/images/ECF06D24-9E44-40C7-8C64-D21FD85A5D5D.png" class="contentImage" /></div><table><caption>PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>no stub on Tx and min stub on Rx with back drill on RVP. No Via on M.2 test module.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>M.2 connector</td><td>Each M.2 connector Ground pad should be connected to its own Ground via on both side Toe and edge. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm (19 mils) max.</td></tr><tr><td>Suggested Ground Void for Main Board Mdot2 connector</td><td>Refer to Image above. Top layer (or layer in which connector is placed) avoid ground shapes 200um away from signal pads. Void in Top layer should be bigger than void in L2 layer.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Gold finger voiding</td><td>Void 0.254mm extra than top pad size in all layers till N-2 layers. N-2-layer Void 0.254mm extra than bottom pad size. Please note pads on top and bottom do not align as per M.2 spec. This means m.2 test module need to have T4 or Skip Via stack up only as T3 Through via cannot be placed close to pad. Bottom pad extends longer than top pads.
</td></tr><tr><td>Ground Gold finger pad Via connection</td><td>Each M.2 ground gold finger should be connected to its own ground via. The distance between the edge of the ground gold finger and the edge of the via pad should be 0.5 mm (19 mils) max.</td></tr><tr><td>M.2 module</td><td>M.2 test module will use interleaved routing to avoid vias and layer transitions.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>2</td></tr><tr><td>Tx</td><td>1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via</td><td /><td>Via</td><td>3</td><td>4</td></tr><tr><td>Cap</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via</td><td>1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via</td><td>2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="2C2CCC65-6761-4756-8BA2-69B8AC503251"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 internal Cable FFC Topology (RVP validation topology) Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>B0</td><td>MS, SL</td><td>13</td></tr><tr><td>M1+M2+M4</td><td>MS, SL</td><td>43</td></tr><tr><td>M4</td><td>MS</td><td>25</td></tr><tr><td>M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 106</p><p>Max Length Total Note: Assumption is add-in card stack up microstrip loss is same or better than POR microstrip loss.</p></section><section id="36BE9EA2-46DA-403C-AB78-C3E281EEF0F8"><h2>RCOMP</h2><p>Description: HSIO RCOMP</p><div><div>example</div><image src="assets/images/3D6FBFE7-584E-419A-9211-2137572227F2.png" class="contentImage" /></div><div><div>RCOMP Connection Diagram</div><image src="assets/images/F68F5108-52DF-43E7-9A6C-786117C78B5A.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CLK_S_RCOMP</td><td>180  Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm  
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required
See Differential Clock section for more detailed notes.</td></tr><tr><td>CNV_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>CSI_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>DDI_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>PCIE_C_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>PCIE_D_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>PCIE_A_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>PCIE_B_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>TCP_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>USB2_1_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>USB2_2_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>USB32_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr><tr><td>RSVD_RCOMP</td><td>200 Ohm +/- 1% to GND
Board Rdc: &lt; 0.1 Ohm 
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>General</td><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td></tr></table></section><section id="65007FDF-3554-48B8-92EB-C5CDC57276E0"><h2>Type-C TBT+USB+DP</h2><table><caption>Type-C TBT+USB+DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1. of Type-C specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between CPU and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 50 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50  single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50  single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>Type-C TBT+USB+DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="5751159F-432E-45FF-8439-F179B1E638C7"><h2>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology</h2><div><div>Type-C TBT+USB+DP 20G Retimer Topology Diagram</div><image src="assets/images/F3320ED0-60AA-44E8-9CED-C8A92FDC9AF5.png" class="contentImage" /></div><table><caption>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommended having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>15.5 dB @ 5 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 5 GHz. Inclusive of HVM variation.  Not inclusive of the connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 3.0, USB 4.0 Gen2, USB3.2 Gen2x2 and DP2.1 (UHBR10).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table></section><section id="161E3009-4490-4DC9-A9D5-358A4239B365"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>80</td></tr></table><p>Max Length Total (mm): 80</p></section><section id="5A7CD756-7953-4198-BA17-1E7C3DBD2BA1"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>[To be Removed] Type-C TBT+USB+DP 20G Retimer Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>337</td></tr></table><p>Max Length Total (mm): 345</p></section><section id="80464A01-08D1-4A1D-BA4E-3F7F8E1A9C69"><h2>Type-C TBT+USB+DP 40G Cascaded Retimer Topology</h2><div><div>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Diagram</div><image src="assets/images/D1182D8B-C96B-4DA9-A268-5D34FA0E202E.png" class="contentImage" /></div><table><caption>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 between retimers, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer 1. Post retimer 1 post channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.
For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.
For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>AC return current path capacitors</td><td>10nF to 22nF including tolerance. 
For 20v VBUS: 25v DC rated;
For 28v VBUS: 35v DC rated;
For 35v VBUS: 50v DC rated;
For 48v VBUS: 63v DC rated. 
Please prefer 0201 form factor if possible. Should be placed as close as possible to type-C VBUS and GND pads.
</td></tr><tr><td>Rc resistor value</td><td>1   10%
- Form factor: 0201 recommended.

</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Supported Topologies:
1. Hayden Bridge (SOC side) + Hayden Bridge (connector side)
2. Hayden Bridge (SOC side) + Gothic Bridge (connector side)</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of the connector.</td></tr><tr><td>Total insertion loss budget from retimer 1 pins to retimer 2 pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer 1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap 2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer 2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap 3</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap 3</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer 1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap 2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer 2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="C572256C-86DC-4411-91C7-5B95CDFB6236"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M5+M6+M7</td><td>DSL, MS, SL</td><td>33</td></tr></table><p>Max Length Total (mm): 33</p></section><section id="FB3824B5-7874-4BDE-9F4D-7828A7C8C08B"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>192</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length can be increased up to 220mm (M1+M2 = 212mm), if more than 90% of the routed as stripline with premium mid-loss (PML) material.</p></section><section id="C46FA98D-AB28-4E25-9B8C-25830A9E36B5"><h2>Mainstream, Rx,Tx, Pre-Channel 2</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><table><caption>Type-C TBT+USB+DP 40G Cascaded Retimer Topology Mainstream, Rx,Tx, Pre-Channel 2 Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3 + M4</td><td>MS, DSL, SL</td><td>205</td></tr></table><p>Max Length Total (mm): 205</p></section><section id="59F2A27A-4856-4935-813A-5B9B84A5D9A9"><h2>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology Diagram</div><image src="assets/images/9EF6ED5C-5109-4762-B6AB-B64175F88F58.png" class="contentImage" /></div><table><caption>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>1   10%
- Form factor: 0201 recommended.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge and Gothic Bridge</td></tr><tr><td>Cable assembly</td><td>Refer to "Ice Lake Platform Laptop TBT Internal Cable and Connector Implementation Document" (#575032).</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>16 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of the connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer 1</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap 3</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap 3</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer 1</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="0433DCE7-CB26-477C-8DE1-EF336E71A6C8"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>DSL, MS, SL</td><td>33</td></tr></table><p>Max Length Total (mm): 33</p></section><section id="1B7A7BCE-5D90-4018-95F9-F1ACCBCDA932"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Internal Cable Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>87</td><td /></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>20</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>255</td><td>This cable length assumes a micro-coax cable assembly that is electrically compliant with the specification given in document #575032.</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max length not including cable. </p></section><section id="E6B176DC-A80E-45E7-A279-B3D0EB37586A"><h2>Type-C TBT+USB+DP 40G Retimer Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer Topology Diagram</div><image src="assets/images/5BC8ED74-E297-45E5-9FB4-D72EF7236B22.png" class="contentImage" /></div><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.
</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>1   10%
- Form factor: 0201 recommended.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge and Gothic Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap 2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap 2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="AC73201F-8636-4D94-A49C-636A2F014D6D"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>33</td></tr></table><p>Max Length Total (mm): 33</p></section><section id="FD223734-A0F4-4723-A0F8-C270640F0360"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>192</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length can be increased up to 220mm (M1+M2 = 212mm), if more than 90% of the routed as stripline with premium mid-loss (PML) material.</p></section><section id="7578F3DE-69B7-42C8-9202-270A92086D0A"><h2>Thin PCB, Rx,Tx, Post-Channel</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Thin PCB, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>33</td></tr></table><p>Max Length Total (mm): 33</p></section><section id="265D03BE-011E-4669-9F86-74DBF0C987B2"><h2>Thin PCB, Rx,Tx, Pre-Channel</h2><p>Category: Thin PCB</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Thin PCB, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>192</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length can be increased up to 220mm (M1+M2 = 212mm), if more than 90% of the routed as stripline with premium mid-loss (PML) material.</p></section><section id="EFD93A37-C45A-4A89-B12C-C88AB4F15A79"><h2>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer Topology Diagram</div><image src="assets/images/62DB5A06-376B-459C-A181-16C97D617633.png" class="contentImage" /></div><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.
</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.

</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table></section><section id="09436665-AEC2-471A-A3D0-FA1109B34921"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="E7CE5892-EB6E-4D00-B3ED-B636839B4803"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>237</td><td>Length with TYPL assumption for Internal RVP1 stackup on Top/L14 routing only.</td></tr></table><p>Max Length Total (mm): 245</p><p>Max Length Total Note: RVP1 to route Max Length at Layer Top/L14: Total length 210mm (-15dB channel), 245mm (-17dB channel)</p></section><section id="49C3CD11-AE16-479B-BC30-A20BD73913C9"><h2>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Diagram</div><image src="assets/images/E5E2A51D-F721-4AAB-8BFB-27946B99F4D9.png" class="contentImage" /></div><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer on main board, 2 after retimer on modular card.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form Factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Cable assembly</td><td>Refer to "Ice Lake Platform Laptop TBT Internal Cable and Connector Implementation Document" (#575032).</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>15.5 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of the connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table></section><section id="1C4DBE2C-4171-4A7B-A71D-57DAD350EA93"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>DSL, MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="ECC0F076-200C-4634-8705-0F989585CAC7"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Internal Cable with Modular M.2 Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>82</td><td>Length with TYPL assumption for Internal RVP1 stackup on Top/L14 routing only.</td></tr><tr><td>M2+M3</td><td>DSL, MS, SL</td><td>40</td><td>Length with TYPL assumption for Internal RVP1 stackup on Top/L14 routing only.</td></tr><tr><td>Cable</td><td>Cable</td><td>100</td><td>This assumes 100mm FPC Cable re-use from LNL-M stack-up.</td></tr></table><p>Max Length Total (mm): 130</p><p>Max Length Total Note: Max length not including cable. RVP to route Max Length at Layer Top/L14.</p></section><section id="7EA1D432-51DE-4059-844F-77587BD37487"><h2>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Diagram</div><image src="assets/images/6B642DFB-2AE9-4EDD-AFBB-6D9596486708.png" class="contentImage" /></div><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer on main board, 2 after retimer on modular card.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.
</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.

</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>16.5 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table></section><section id="C4203440-D6CF-41F6-A993-6059CC5AB993"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="9A558352-6CC3-473C-80CE-0FC7718C71B6"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>120</td><td>Length with TYPL assumption for Internal RVP1 stackup on Top/L14 routing only.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>107</td><td>Length with TYPL assumption for Internal RVP1 stackup on Top/L14 routing only.</td></tr></table><p>Max Length Total (mm): 235</p><p>Max Length Total Note: RVP to route Max Length at Layer Top/L14.</p></section><section id="ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263"><h2>Type-C USB+DP</h2><table><caption>Type-C USB+DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. Intel's recommendation on DC rating of the Crx is 25 V (Extended Power Range not implemented)/50 V (Extended Power Range implemented). The customer should consider short event to VBUS that can be up to 20 V.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left as no connect at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Reference plane</td><td>
Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>Type-C USB+DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A"><h2>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</h2><div><div>Type-C USB+DP Main Link with M.2 Modular Topology Diagram</div><image src="assets/images/C8569304-CB77-467C-A134-A93E34901653.jpg" class="contentImage" /></div><table><caption>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M.2 connector</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>AC_CAP1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>Rb</td><td>Resistor</td><td>11</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>12</td></tr><tr><td>AC_CAP1</td><td>Capacitor</td><td>9</td><td>11</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M.2 connector</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Crx</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>Rb</td><td>Resistor</td><td>11</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>12</td></tr><tr><td>Crx</td><td>Capacitor</td><td>9</td><td>11</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="895914B0-0597-451C-BE9B-4E394F57FD20"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>15</td></tr></table><p>Max Length Total (mm): 15</p></section><section id="FCE0837F-03B7-4B8C-B867-97040B0F6F3F"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>93</td></tr></table><p>Max Length Total (mm): 93</p></section><section id="53A823AF-31A0-4917-8A8E-D434FDA5EF0F"><h2>Type-C USB+DP Main Link Internal Cable Topology</h2><div><div>Type-C USB+DP Main Link Internal Cable Topology Diagram</div><image src="assets/images/3B2331AC-720E-4017-AE7F-BA45749FCB45.jpg" class="contentImage" /></div><table><caption>Type-C USB+DP Main Link Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V(Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>203 mm cable assembly</td><td>76-94  including tolerance. Insertion loss  -2.5 dB @ 2.5 GHz,  -3.3 dB @ 5.0 GHz.  Crosstalk  -33 dB @ 5-10 GHz.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane)</td></tr><tr><td>Length trade-off for mainstream stackup</td><td>If 60 mm &lt; BO+M[1:6]  85 mm then Mcable  127 mm.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>AC Cap </td><td>Capacitor</td><td>12</td><td>15</td></tr><tr><td>AC Cap </td><td>Capacitor</td><td>12</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Crx</td><td>Capacitor</td><td>12</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>12</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="FBB896DE-1717-4839-AE4C-95453227B867"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C USB+DP Main Link Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>47</td></tr><tr><td>M3+M4+M5+M6</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>203</td></tr></table><p>Max Length Total (mm): 47</p><p>Max Length Total Note: Max length not including cable</p></section><section id="CA78A97C-6BC5-48E7-9A58-739F6D513295"><h2>Type-C USB+DP Main Link Topology</h2><div><div>Type-C USB+DP Main Link Topology Diagram</div><image src="assets/images/5D2A0FA7-F899-4C24-9636-162B19ED67E2.jpg" class="contentImage" /></div><table><caption>Type-C USB+DP Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and DP v1.4a (up to 8.1 Gbps per lane)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>12</td><td>15</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>12</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Crx</td><td>Capacitor</td><td>12</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>12</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="AD3C12EC-2011-4878-B1D8-8DCED842FD85"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C USB+DP Main Link Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>118</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 118</p></section><section id="F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C"><h2>Type-C USB</h2><table><caption>Type-C USB General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Reference plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>Type-C USB Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="B4F2370D-B6B9-45A9-900B-84FBDEC13D9C"><h2>Gen1x1 Type-A Topology</h2><div><div>Gen1x1 Type-A Topology Diagram</div><image src="assets/images/AF21B234-EA4D-4B59-BE5A-34D3C51BC28A.png" class="contentImage" /></div><table><caption>Gen1x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>3 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>375 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen1 (5 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8842935F-0602-4FD3-A8B1-5CD00E1B2A52"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Gen1x1 Type-A Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>229</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 229</p></section><section id="CE95610C-A6E4-4B20-AECB-CCFF5716FE17"><h2>Gen2x1 Type-A Topology</h2><div><div>Gen2x1 Type-A Topology Diagram</div><image src="assets/images/9ABB6009-AE91-443D-900D-BF9546C975F6.png" class="contentImage" /></div><table><caption>Gen2x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="C8880D88-B4AC-4C0F-8999-F25E4775FE0D"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Gen2x1 Type-A Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>118</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 118</p></section><section id="55F9089F-1F5E-43CC-B6AF-781F44617595"><h2>(Internal Only) Gen2x1 Type-A Redriver Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/F88D3874-D914-47D3-A774-DB1E6541A6AD.png" class="contentImage" /></div><div><div>Gen2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/78145B86-C927-4400-B6C6-3CB8BDD9F5D2.png" class="contentImage" /></div><table><caption>(Internal Only) Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table></section><section id="23245BB4-D03E-48E8-831C-4329466CC815"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) Gen2x1 Type-A Redriver Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Refer to Note1</p></section><section id="C61CFFC9-1F1A-4B0A-B681-25AA18A16BC5"><h2>(Internal Validation) Gen2x1 Type-A Redriver Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/2EBF1F54-2B7B-49CC-94AB-051346075EDB.png" class="contentImage" /></div><div><div>Gen 2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/1395B1AE-B0C3-467A-9414-DD261ECB79E1.png" class="contentImage" /></div><table><caption>(Internal Validation) Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table></section><section id="A2E63661-6AC6-49A1-ACF9-E53FB5CA3DB4"><h2>Mainstream, Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Validation) Gen2x1 Type-A Redriver Topology Mainstream, Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>51</td><td>Note1*</td></tr></table><p>Max Length Total (mm): 51</p></section><section id="4F60CC71-325B-4571-9B85-2F1AA2CC6224"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Validation) Gen2x1 Type-A Redriver Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>170</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>25</td><td>Note1*</td></tr></table><p>Max Length Total (mm): 203</p></section><section id="2D7E1C75-4836-4B45-ABAD-708EF3B1B931"><h2>USB2.0</h2><table><caption>USB2.0 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Refer to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Reference Plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>USB2.0 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="F275990C-5022-465A-B337-1C529FBEC8BC"><h2>USB2.0 Back Panel or External Topology</h2><div><div>USB2.0 Back Panel or External Topology Diagram</div><image src="assets/images/8FF09319-FD8C-458D-96AC-E34A3189079F.png" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Choke</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>11</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr><tr><td>Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Back Panel or External Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="CB3EBB00-B80C-43FB-AE47-F0F2538A2760"><h2>USB2.0 Device Down Topology</h2><div><div>USB2.0 Device Down Topology Diagram</div><image src="assets/images/FD178C32-399E-47FA-9280-B77F1A749BFC.png" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>VIA3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CHOKE</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>11</td></tr><tr><td>ESD</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>13</td></tr><tr><td>TYPEA CONNECTER</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="78C06601-412C-4DC2-A4A1-AF32027F04E7"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="D0948615-2F31-48B4-B42A-0E36605C8349"><h2>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</h2><div><div>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Diagram </div><image src="assets/images/A4FCB9F1-7A57-456F-80FF-B164542BF9E3.png" class="contentImage" /></div><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>VIA3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>MUX</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CHOKE </td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>13</td></tr><tr><td>GND</td><td>Ground</td><td>14</td><td>-1</td></tr><tr><td>ESD</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M7</td><td>Trace</td><td>12</td><td>15</td></tr><tr><td>EXTERNAL CONNECTER</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="77E1D7EB-E142-44FC-AE23-4A11A6038C5D"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M6</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M7</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M5+M6+M7 (M8_charger_len)</td><td>MS</td><td>76.2</td><td>Minimum length: 50.8 mm</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 </td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 </td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 </td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 </td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="19916A6E-548F-451D-865F-0E3AF7BD3690"><h2>USB2.0 Flex or Internal Cable Topology</h2><div><div>USB2.0 Flex or Internal Cable Topology Diagram </div><image src="assets/images/59F033BD-7194-4495-BD82-D6E3FCD81C79.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Routing Length versus Cable Loss Restrictions figure</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>16</td></tr><tr><td>CONNECTOR1</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>CABLE</td><td>Cable</td><td>17</td><td>18</td></tr><tr><td>CONNECXTOR2</td><td>Device</td><td>18</td><td>19</td></tr><tr><td>M4</td><td>Trace</td><td>19</td><td>20</td></tr><tr><td>Choke</td><td>Device</td><td>20</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>21</td></tr><tr><td>EXT CONNECTOR</td><td>Device</td><td>21</td><td>-1</td></tr></table></section><section id="33DA77E5-6238-4D8E-9818-E374645685C1"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>12.7</td></tr><tr><td>M4</td><td>MS</td><td /></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Motherboard max length = 152.4 mm  (Refer to Cable Insertion Loss Table) ; Daughter card max length: 50.8 mm.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max daughter card trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>152</td><td>50.8</td><td>2</td></tr><tr><td>127</td><td>50.8</td><td>2.5</td></tr><tr><td>102</td><td>50.8</td><td>3.5</td></tr><tr><td>76</td><td>50.8</td><td>4</td></tr><tr /></table></section><section id="C186CB4B-FF26-45A7-B3CE-72BA022529DB"><h2>USB2.0 Flex or Internal Cable without Daughter Card Topology</h2><div><div>USB2.0 Flex or Internal Cable without Daughter Card Topology Diagram </div><image src="assets/images/907571F6-BE2B-4092-BAEC-6153AAF47656.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Motherboard Routing Length versus Cable Loss Restrictions figure.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Choke</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Connector</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>CABLE</td><td>Cable</td><td>13</td><td>14</td></tr><tr><td>EXT CONNECTOR</td><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: See Motherboard Routing Length versus Cable Loss Restrictions Table for cable loss vs. motherboard max length trade-off.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>178</td><td>2</td></tr><tr><td>152</td><td>2.5</td></tr><tr><td>127</td><td>3.5</td></tr><tr><td>102</td><td>4</td></tr><tr><td>76</td><td>4.5</td></tr><tr /></table></section><section id="94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC"><h2>USB2.0 M.2 Topology</h2><div><div>USB2.0 M.2 Topology Diagram</div><image src="assets/images/86D3FC1A-4780-4E00-AB54-8E29E9F40AB5.png" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Choke</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="33077697-531F-4707-BBAC-2B7B955367CC"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="123590FD-64D6-4174-B014-8CFCB01592AE"><h2>USB2.0 Type-C Topology</h2><div><div>USB2.0 Type-C Topology Diagram</div><image src="assets/images/92DFDC79-7AF2-48D7-9A1E-ECF84C4FBD4D.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>17</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>14</td></tr><tr><td>VIA3</td><td>Via</td><td>14</td><td>16</td></tr><tr><td>M7</td><td>Trace</td><td>16</td><td>18</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>TYPEC CONNECTOR1</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>14</td></tr><tr><td>M6</td><td>MS</td><td>3.6</td></tr><tr><td>M7</td><td>DSL, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="A23D9C59-C2A9-4976-BC63-A8C031A6843C"><h2>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</h2><div><div>USB2.0 Type-C Port with BC1.2 Charger Module/ MUX / Power Switch Topology Diagram </div><image src="assets/images/FF850653-A8B7-488D-BB46-44995EEBAD71.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Including one Implemented to Accommodate Stub </td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CHOKE </td><td>Device</td><td>10</td><td>11</td></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>MUX</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>VIA3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>VIA4</td><td>Via</td><td>14</td><td>17</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>M8</td><td>Trace</td><td>17</td><td>19</td></tr><tr><td>TYPE-C CONNECTER</td><td>Device</td><td>18</td><td>-1</td></tr><tr><td>TYPE-C CONNECTER-1</td><td>Device</td><td>19</td><td>-1</td></tr></table></section><section id="06C772A2-0601-4335-8040-A4B423FCB493"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3 or M5</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M6</td><td>MS</td><td>14</td><td /></tr><tr><td>M7</td><td>MS</td><td>3.6</td><td /></tr><tr><td>M8</td><td>DSL, SL</td><td>3.6</td><td /></tr><tr><td>M4+M5+M6+M7 or M4+M5+M6+M8 (M9_charger_len)</td><td>MS</td><td>76.2</td><td>Minimum Length: 50.8 mm</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 </td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 </td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 </td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 </td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="0674C56A-628D-4B48-B123-38DC3EB05DAF"><h2>USB3.2</h2><p>Description: This PHY only supports configuration with standard Type-A connector.</p><div><div>USB3.2 Stub Requirement</div><image src="assets/images/C27D7009-4D43-4727-BE1D-1A27D2AAF307.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/5CCA3DE7-CAED-40BB-8C60-1685DE4E4EB4.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/7367FB0C-17E1-4D91-AD82-D03A9F4C5EA7.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/BA4EF161-707C-4AF8-A653-33C75F524B2E.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/7C16EAB7-F840-42D7-96F4-C12F16A86595.png" class="contentImage" /></div><table><caption>USB3.2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch &lt; 0.254 mm. Total length mismatch &lt; 0.127 mm.</td></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 k  5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um (2 mils) overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um (2 mils) overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>USB3.2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="85CAD554-9061-4C4D-B6B6-101696B97FAC"><h2>USB3.2 Gen1x1 External Topology</h2><div><div>USB3.2 Gen1x1 External Topology Diagram</div><image src="assets/images/1D455CAE-C7D0-445F-90B3-E8AA1D7B5617.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="68CA3DDB-DA04-4A04-97D0-784D05AF5A00"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 External Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>177.9</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 215.9</p></section><section id="4B97806A-FD30-4EE0-9F94-B7993026CA30"><h2>USB3.2 Gen1x1 Internal Cable Topology</h2><div><div>USB3.2 Gen1x1 Internal Cable Topology Diagram</div><image src="assets/images/F7D78CFA-E2BF-4C9E-9B08-5384FC0ECA57.JPG" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Inductor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3+M4+M5</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>Via3</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="282A6747-5ED7-4A99-ABA7-8ACE83881745"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>58.7</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3+M4+M5+M6</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 127</p></section><section id="52C7E305-3D42-41A9-BFA7-CC940E356568"><h2>USB3.2 Gen1x1 M.2 Topology</h2><div><div>USB3.2 Gen1x1 M.2 Topology Diagram</div><image src="assets/images/B236C62D-778C-46F4-A174-24ADC88F243E.JPG" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>177.9</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 215.9</p></section><section id="975E634D-33E9-4968-9DA7-670BA628DE11"><h2>USB3.2 Gen2x1 External Topology</h2><div><div>USB3.2 Gen2x1 External Topology Diagram</div><image src="assets/images/3890DC82-A128-4BDF-B51C-BCF7AA8B6FFD.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="D75FE8C3-204F-40D2-818A-14FADEA2D286"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 External Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.5</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 63.5</p></section><section id="1970445B-8CD8-490A-B253-527E1BC93726"><h2>USB3.2 Gen2x1 External With Retimer Topology</h2><div><div>USB3.2 Gen2x1 External With Retimer Topology Diagram</div><image src="assets/images/70382F18-B2D4-4C7B-94B9-05196B6D5678.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/17D21476-D845-4B8B-A215-76FADA42BA1C.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 External With Retimer Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M8</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>CMC</td><td>Inductor</td><td>18</td><td>19</td></tr><tr><td>M9</td><td>Trace</td><td>19</td><td>20</td></tr><tr><td>ESD</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>Via6</td><td>Via</td><td>21</td><td>22</td></tr><tr><td>M10</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>23</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M11</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via6</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M12</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table></section><section id="D21F2876-6464-4720-BD19-51EE276B4924"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 External With Retimer Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="88B682DA-5968-460B-B487-DD470DA05972"><h2>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</h2><div><div>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Diagram</div><image src="assets/images/000BA9FC-DD16-4F83-81FB-AF99459A1BF7.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/5236E000-3950-45D3-891E-066DCC3211D4.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CMC</td><td>Inductor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>M7</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M9</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="86FBC99D-149F-4A1E-A201-C21F1560E273"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="4DBA4475-F507-406A-B9AD-A5BFC98D209C"><h2>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</h2><div><div>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology Diagram</div><image src="assets/images/580CA4C4-F6A5-4672-AB8F-857338211E0E.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/F7671E89-D36F-495A-8ACB-7C9F0E3D45CE.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td>Inductor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via3</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M8</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M10</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="113FA166-BDCD-4376-9FE3-482E3C5FBC5D"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="8605B25E-1F4F-4FC6-AF41-062045FFC725"><h2>(Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</h2><div><div>USB3.2 Gen2x1, Gen1x1 Type-A External With Redriver Topology Diagram</div><image src="assets/images/929E41D1-D408-4A42-B485-01FB3BE6DBA9.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/1DD512C6-E243-4FE2-B22D-1956936CD868.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements. </td></tr></table></section><section id="E3362809-82F8-4E01-9A9D-13ACA9659B59"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1:</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>177.1</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>*Total Pre Channel Length 8 inches. BO+M1+M2+M3 IL @ 5 GHz &lt; 12 dB and IL @ 5 GHz &gt; 6 dB</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50.8</td><td>*Total Post Channel Length 2 inches.</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Note1*</p></section><section id="8978416F-DAD5-47AB-B477-AF90EBE522EE"><h2>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology</h2><div><div>USB3.2 Gen2x1 Internal Cable Topology Diagram</div><image src="assets/images/C24F2094-F818-4DDE-96FA-E3D76593B9B7.png" class="contentImage" /></div><table><caption>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly with low insertion loss of ~1 dB @ 5.0 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table></section><section id="797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>DSL, SL</td><td>20.8</td><td>This assumes internal cable assembly with low loss ~1dB @ 5.0 GHz.</td></tr><tr><td>M2</td><td>MS</td><td>5</td><td /></tr><tr><td>M3+M4+M5+M6/M7+M8</td><td>MS</td><td>12.5</td><td /></tr></table><p>Max Length Total (mm): 50.8</p></section><section id="7BD8039E-4413-4A1F-B3CD-69642CD6C4CB"><h2>(Internal Use) USB3.2 Gen1x1 Traditional Docking Topology</h2><div><div>USB3.2 Gen1x1 Traditional Docking Topology Diagram</div><image src="assets/images/5EAB2F47-2160-4E60-98F1-4C5910FB7A8C.JPG" class="contentImage" /></div></section><section id="67A176F0-06EB-45A7-82A7-0AFCC7B5F13B"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Use) USB3.2 Gen1x1 Traditional Docking Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>177.1</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>90</td></tr><tr><td>M7+M8</td><td>MS</td><td>12.5</td></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="4278C10B-D68C-4D08-89A5-645A40FEB3E1"><h2>CSI CPHY</h2><div><div>CPHY_cable_guidelines</div><image src="assets/images/E9D88FB9-EF12-4D0E-BEDA-86EF4926DD1D.png" class="contentImage" /></div><table><caption>CSI CPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPHY configuration routing recommendation </td><td>Recommend each CPHY port to be routed on the same layer.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor.  CMC not accounted for in PDG.</td></tr><tr><td>Trio length matching</td><td>125 um for each trio; 1 mm between trios of a port</td></tr><tr><td>Trio routing arrangement</td><td>All trios should be routed as A-B-C or C-B-A</td></tr><tr><td>Referencing consideration</td><td>No routing over split planes allowed, or routing over noisy power planes. Only routing over solid planes are permissible. MIPI CSI CPHY signals should be treated as single ended nets.</td></tr><tr><td>Via placement</td><td>Via placement must be uniform within a trio to enable unform routing and transition. During each via transition, it is imperative that return vias are placed symmetrically close to the data vias. Ensure minimal routing imbalances when traces are routed in/out from the via to reduce impedance imbalance i.e uniformity of spacing between wire A,B and C.</td></tr><tr><td>CSI port use preference</td><td>If some of the CSI ports are not used, it must have CSI_A as one of the used ports.</td></tr><tr><td>Loss numbers </td><td>1. PCB Loss number assumed: -0.42dB/inch (worst case) at 1.25 GHz
2. FPC cable loss number assumed: -0.316dB/inch (worst case) at 1.25 GHz
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss. Ex. 40 AWG cable has loss: -0.15dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables. </td></tr><tr><td>Reference plane</td><td>Microstrip: Full Ground reference 
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.</td></tr><tr><td>PCB and Cable length restriction</td><td>For both PCB and Cables, length can be 20%-80% of maximum length unless specified otherwise. This guideline doesn't apply in case cable is absent. </td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assembly impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable assembly Insertion Loss</td><td>&gt; -0.72 dB/inch; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Return Loss</td><td>&lt; -28 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Near end Crosstalk</td><td>&lt; -25 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Far end Crosstalk</td><td>&lt; -26 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable only Insertion Loss</td><td>&gt; -0.041 dB/inch; single ended; up to 1.25 Ghz
</td></tr><tr><td>Cable only Return Loss</td><td>&lt; -50 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Near end Crosstalk</td><td>&lt; -55 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Far end Crosstalk</td><td>&lt; -63 dB  total; single ended; up to 1.25 Ghz</td></tr></table><table><caption>CSI CPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td></tr></table></section><section id="358B01CA-F1E5-46E4-9DCF-87D4F28D4757"><h2>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.0 Gsps Topology Diagram</div><image src="assets/images/5056FCEB-B4B6-44D3-9F68-6AD21A3D824A.jpg" class="contentImage" /></div><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Mcable)</td><td>For  1.0 Gsps: up to -10 dB @1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="2AED8E3D-CADA-4303-B766-FA34B17F521A"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>495</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>495</td></tr></table><p>Max Length Total (mm): 617</p><p>Max Length Total Note: Max length including cable</p></section><section id="08DD202A-43FA-4CA0-8957-D78D49E1D448"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.0 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>510</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including cable</p></section><section id="8DFC1B5D-D95F-4A11-9954-C44105534429"><h2>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.5 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.5 Gsps Topology Diagram</div><image src="assets/images/62FB6752-5403-48E3-95BB-E4A8A4FD41F4.jpg" class="contentImage" /></div><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.5 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Mcable)</td><td>For 1.5 Gsps: up to -7 dB @ 1.25 GHz.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="34BB8626-F581-4A9E-B91D-0EA25B12DD99"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.5 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>295</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>295</td></tr></table><p>Max Length Total (mm): 370</p><p>Max Length Total Note: Max length including cable</p></section><section id="D664A94E-6A12-479D-85CD-0DE0BC14B558"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 1.5 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>305</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including cable</p></section><section id="9BC3EB4B-2507-4268-916C-31C1A85931FC"><h2>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.0 Gsps Topology Diagram</div><image src="assets/images/AF24060A-7BAA-4B95-A4C1-527B774EF89A.jpg" class="contentImage" /></div><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Mcable)</td><td>For 2.0 Gsps: up to -7 dB @ 1.25 GHz.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="568B3BFC-F21A-4539-880F-C593B38011DC"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>295</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>295</td></tr></table><p>Max Length Total (mm): 370</p><p>Max Length Total Note: Max length including cable</p></section><section id="9181A08D-A592-43E5-9734-A5EB50F57858"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.0 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>305</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including cable</p></section><section id="E2186480-72BA-4030-9F10-BFC43CFEDFFA"><h2>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.5 Gsps Topology Diagram</div><image src="assets/images/2E4B9B60-89FF-414E-AE8F-836B32E888A9.jpg" class="contentImage" /></div><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Mcable)</td><td>For 2.5 Gsps: up to -7 dB @ 1.25 GHz.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="B5A0B873-E654-4D34-BCB6-B58420BD881E"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>234</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>234</td></tr></table><p>Max Length Total (mm): 295</p><p>Max Length Total Note: Max length including cable</p></section><section id="F058255C-F5D0-4A28-92A0-4FE9181CCBE4"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H12Xe/H484: CSI CPHY Main Link Up To 2.5 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>244</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>244</td></tr></table><p>Max Length Total (mm): 305</p><p>Max Length Total Note: Max length including cable</p></section><section id="5160AF84-4838-458F-A18C-52313CB2F1DF"><h2>PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.0 Gsps Topology Diagram</div><image src="assets/images/3F01685F-BBE5-48DA-AA60-65EDA8577856.jpg" class="contentImage" /></div><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Mcable)</td><td>For  1.0 Gsps: up to -10 dB @1.25 GHz.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="17AEA0B2-E921-420B-9099-4DAF1498EF1E"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>495</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>495</td></tr></table><p>Max Length Total (mm): 617</p><p>Max Length Total Note: Max length including cable</p></section><section id="75312EAF-E04B-4D74-ABF5-FD843AE07D3F"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 1.0 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>510</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including cable</p></section><section id="04A857A8-71C2-48A3-864A-A518151AF680"><h2>PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.5 Gsps Topology Diagram</div><image src="assets/images/9E464FAA-183E-47F5-99C3-7E51D354CED6.jpg" class="contentImage" /></div><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="15BDBB00-51E4-472C-8A7F-6E479999B9CE"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>295</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>295</td></tr></table><p>Max Length Total (mm): 370</p><p>Max Length Total Note: Max length including cable</p></section><section id="B7EAD9D9-70AF-449A-B9C0-9672D91737DB"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 1.5 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>305</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including cable</p></section><section id="2116ADAB-E6E0-4821-9B10-CB8F65581F4F"><h2>PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.0 Gsps Topology Diagram</div><image src="assets/images/91E5E5DC-DCCF-4A49-9F8E-994ABF3B06FB.jpg" class="contentImage" /></div><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="C5DE21C5-8B5D-4E01-9E94-9B91F9E34519"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>256</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>256</td></tr></table><p>Max Length Total (mm): 320</p><p>Max Length Total Note: Max length including cable</p></section><section id="97BDE504-0E50-493D-A82F-A0863DA44DAE"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 2 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>264</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>264</td></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length including cable</p></section><section id="976414CE-5B98-4DFE-A864-E7D694577A6B"><h2>PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.16 Gsps Topology Diagram</div><image src="assets/images/B2E1685F-44CA-4B4C-BC16-CC3B9FB82928.jpg" class="contentImage" /></div><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="F64FC83A-C470-4EAA-B1CC-26201A70CF3C"><h2>Mid Loss (ML), Rx</h2><p>Category: None</p><p>Material: Mid Loss (ML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology Mid Loss (ML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>216</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>216</td></tr></table><p>Max Length Total (mm): 270</p><p>Max Length Total Note: Max length including cable</p></section><section id="FE764042-6054-4D6D-A525-1808D567B4FF"><h2>Premium Mid Loss (PML), Rx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>PTL H404/H204: CSI CPHY Main Link Up To 2.16 Gsps Topology Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>224</td></tr><tr><td>M2</td><td>SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>224</td></tr></table><p>Max Length Total (mm): 280</p><p>Max Length Total Note: Max length including cable</p></section><section id="CAF7B019-2043-4A53-A70E-FD05D66EB48E"><h2>UFS</h2><p>Description: (Internal Validation)</p><table><caption>UFS General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 254 um for both Tx and Rx signal pairs.</td></tr><tr><td>Component size requirement ( CMC)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um (2 mils) overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.
</td></tr></table><table><caption>UFS Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="17A9B9A7-B388-4C35-9882-56AA2182A8C4"><h2>(Internal Validation) UFS Device Down Topology</h2><div><div>UFS Device Down Topology Diagram</div><image src="assets/images/D5AA42B6-64F7-429D-8F59-067BF084F7AB.png" class="contentImage" /></div><table><caption>(Internal Validation) UFS Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>BI</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>TX, RX</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="E54BC7AA-460F-4989-AB7C-BFA40A483C47"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS Device Down Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td /><td>Max length is BO+M1+BI &lt; 150 mm</td></tr><tr><td>BI</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 150</p></section><section id="F3545C02-C808-4B64-B07B-9DB608CA3988"><h2>(Internal Validation) UFS Add-in-card Topology</h2><div><div>UFS Add-in-card Topology Diagram</div><image src="assets/images/175CE3A3-F3FF-4385-8583-24B421D9D43D.png" class="contentImage" /></div><table><caption>(Internal Validation) UFS Add-in-card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Unstuffed by default (internal RVP EMC concern only).</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed.</td></tr><tr><td>Minimum length </td><td>Minimum length of 63.5 mm.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Choke</td><td>Inductor</td><td>4</td><td>5</td></tr><tr><td>BI</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AIC Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A306945A-AA26-4EE1-9C08-795A99A11115"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS Add-in-card Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>Max length is BO+M1+M2+BI &lt; 127 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>22.7</td><td /></tr><tr><td>BI</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Max length not including add in card, only motherboard length (additional 12.7 mm). </p></section><section id="6B8F6E34-F995-460E-9100-27032CFCAB4E"><h2>(Internal Validation) UFS M.2 Topology</h2><div><div>UFS M.2 Topology Diagram</div><image src="assets/images/DAA8F154-1915-4027-80B9-3EE3C903A7F5.JPG" class="contentImage" /></div><table><caption>(Internal Validation) UFS M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Unstuffed by default (internal RVP EMC concern only).</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. </td></tr><tr><td>Minimum length </td><td>Minimum length of 63.5 mm.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Inductor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A09666D9-E605-4FAA-8B14-A6B71DB403D9"><h2>Mainstream, Rx,Tx</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS M.2 Topology Mainstream, Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 127 mm</td></tr><tr><td>M2+M3</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Max length not including add in card, only motherboard length</p></section><section id="BE5CB91D-ACE6-4709-96BD-7A0D7D16964B"><h2>CATERR#</h2></section><section id="FA0AA45E-A042-40E1-9ED7-AB8C98CE6988"><h2>CATERR# Topology</h2><div><div>CATERR# Topology Diagram</div><image src="assets/images/23FE9BD6-2EFF-4050-8D5E-2585C486FC6C.jpg" class="contentImage" /></div><table><caption>CATERR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 k  20%.
Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>CATERR#</td></tr></table></section><section id="CFFE6AB2-5711-485F-8740-C1CD6531B490"><h2>Segment Lengths</h2><table><caption>CATERR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 k  10%</td></tr><tr><td>254</td><td>5</td><td>4.7 k  10%</td></tr><tr><td>381</td><td>5</td><td>3.9 k  10%</td></tr><tr><td>508</td><td>5</td><td>3.3 k  10%</td></tr><tr><td>762</td><td>5</td><td>2.7 k  10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 k  10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 k  10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 k  10%</td></tr><tr /></table></section><section id="96E34C31-FEF0-4CC5-B123-4F622FE9101D"><h2>CLINK</h2></section><section id="5939CA50-3375-4DC2-8FFB-E7702E015434"><h2>CLINK 1-Load (Add-In Card) Topology</h2><div><div>CLINK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/7A9C46D1-B416-4913-B04E-9A9C50BF488A.jpg" class="contentImage" /></div><table><caption>CLINK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum trace DC resistance </td><td>14 </td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>CL_CLK, CL_DATA, CL_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>5</td><td>Total Channel</td></tr><tr><td>Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="5028E084-489E-4F54-BCCA-E7F16CCDF4E5"><h2>Segment Lengths</h2><table><caption>CLINK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>38.1</td><td /></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="F1B2A8FE-C1F6-4A14-85DE-54766BC55F05"><h2>CNVi BRI and RGI</h2></section><section id="5C146794-666B-4814-87DF-B95C9F384327"><h2>CNVi BRI and RGI 1-Load Topology</h2><div><div>CNVi BRI and RGI 1-Load M.2 Connector Topology Diagram</div><image src="assets/images/443DFAB2-4390-4D90-BCA1-469B1E2AD53D.jpg" class="contentImage" /></div><div><div>CNVi BRI and RGI 1-Load Module Down Topology Diagram</div><image src="assets/images/55E84354-A381-4D0B-AC95-976868C2FD00.jpg" class="contentImage" /></div><table><caption>CNVi BRI and RGI 1-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max frequency</td><td>40 MHz</td></tr><tr><td>M4 (BRI_RSP)</td><td>For microstrip and stripline routing only on platform, the total main board trace length can be extended up to 253.7 mm.
For that, it is recommended to implement M4 &lt; 228.3 mm (max). </td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended for microstrip line.
(2) Dual continuous GND is recommended for strip line.
(3) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(4) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10  for max total length  76.2mm. 
15  for max total length &lt; 76.2mm.
To be placed 12.7 mm (can be extended to 25.4 mm) from the CPU for CNV_BRI_DT and CNV_RGI_DT signal.</td></tr><tr><td>R2 (RGI)</td><td>For Wi-Fi 6E AX211, Wi-Fi 7 BE201, Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
[1] 30   5% for max total length  76.2mm. 
[2] 36   5% for max total length &lt; 76.2mm.

To be placed 12.7 mm from the connector for CNV_RGI_RSP signal.</td></tr><tr><td>R2 (BRI)</td><td>For Wi-Fi 6E AX211, Wi-Fi 7 BE211, and Wi-Fi 7 BE213;
[1] 30   5% for max total length  76.2 mm. 
[2] 36   5% for max total length &lt; 76.2 mm.

For Wi-Fi 7 BE201;
[1] 5   5% for max total length  76.2 mm on Type 3 8L Mainstream, Mid Loss (ML) and Type 3 10L Mainstream, Premium Mid Loss (PML) Stackup. 
[2] 10   5% for max total length  76.2 mm on Type 4 10L Mainstream, Premium Mid Loss (PML) Stackup. 
[3] 36   5% for max total length &lt; 76.2 mm on Type 3 8L Mainstream, Mid Loss (ML), Type 3 10L Mainstream, Premium Mid Loss (PML) and Type 4 10L Mainstream, Premium Mid Loss (PML) Stackup.

To be placed 12.7 mm from the connector for CNV_BRI_RSP signal.</td></tr><tr><td>Length restriction for full Dual Stripline routing</td><td>M1 + M2 = 63.5 mm (max). 
M3 + M4 = 63.5 mm (max). </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Signal name/ list</td><td>CNV_BRI_DT, CNV_RGI_DT, CNV_BRI_RSP, CNV_RGI_RSP.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="72798BCF-B910-472D-8F86-C59D96915EDF"><h2>Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>228.3</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>228.3</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 253.7</p></section><section id="23269C96-0ADD-4D91-B939-E72D23C791D0"><h2>Segment Lengths for BRI_RSP signal</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_RSP signal Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>152.4</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: For routing involving DSL, it need to limit to 177.8 mm max total length. For routing with MS and SL, it can be extended up to 253.7 mm max total length.</p></section><section id="3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA"><h2>CPU GPIO</h2></section><section id="BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029"><h2>CPU GPIO CMOS Buffer Type Topology</h2><div><div>CPU GPIO 1-Load Topology Diagram</div><image src="assets/images/BA59D4C4-BE3C-4EFA-A532-880EA062E655.jpg" class="contentImage" /></div><div><div>CPU GPIO Multi-Load Branch Topology Diagram</div><image src="assets/images/63964D90-988A-4700-9AD0-67B09E56A2AE.jpg" class="contentImage" /></div><div><div>Formula for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/2C875314-54C4-4F15-AD37-04045A0BB9C7.png" class="contentImage" /></div><div><div>Example of Strapping or Pull-up Resistor Calculation</div><image src="assets/images/3F4D311C-351E-4F91-A2C6-984C87767BAD.png" class="contentImage" /></div><table><caption>CPU GPIO CMOS Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Total trace length</td><td>Total trace length options as below: 
[1] Total trace length BO + M1 + BI =&lt; 177.8 mm, or
[2] Total trace length BO + M2 + BI =&lt; 177.8 mm, or
[3] Total trace length BO + Mn + BI =&lt; 177.8 mm.</td></tr><tr><td>Strapping resistor, R_strap</td><td>20 k on need basis, for strapping purposes.
Resistor can be either pull-up or pull-down depending on strapping design.</td></tr><tr><td>Number of vias allowed</td><td>No restriction.</td></tr><tr><td>Reference plane</td><td>No restriction.</td></tr><tr><td>Note 1</td><td>R_strap resistor is optional depending on signal needs and can be anywhere along M1, M2, Mn lane.
Refer to EDS or device datasheet for the requirement.</td></tr><tr><td>Note 2</td><td>Main route of Mn can start anywhere along M1 as long as the total length of each branch from CPU to device is less than 177.8 mm.</td></tr><tr><td>Note 3</td><td>R_strap resistor value depends on power sequence/ strapping's timing and DC voltage level requirement (refer below for calculation details).</td></tr><tr><td>Note 4</td><td>Level shifter may be needed depending on actual device implementation. Generally no length restriction after level shifter.</td></tr><tr><td>Note 5</td><td>For CPU input-only signal, if device output is open drain buffer type, then proper pull-up resistor, Rpu is needed and refer to "Rise Time and R_strap or Rpu Calculation" section for details.</td></tr><tr><td>Note 6</td><td>Noise sensitive GPIO pin should be properly shielded/ with sufficient trace spacing (e.g.: 3x of trace width).
This is to prevent undesirable random system reset.
Examples of signal: PMU_PLTRST_B, FORCEPR#.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="CF93D2C8-3E66-4725-82CC-E2CF954EF8F7"><h2>Segment Lengths</h2><table><caption>CPU GPIO CMOS Buffer Type Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>177.6</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203</p></section><section id="F09AFCA5-A02C-4B5E-B3ED-5766D0491858"><h2>[For Internal Reference] GPIO Open Drain Buffer Type Topology</h2><p>Description: Note: For internal reference only! Do not publish in external PDG!</p><div><div>Formula for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/81B97FD7-5156-47A5-8316-5E04E5E17DC3.jpg" class="contentImage" /></div><div><div>Example for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/BAE6A4A2-36DE-41F1-A809-B7971C06FC76.jpg" class="contentImage" /></div><table><caption>[For Internal Reference] GPIO Open Drain Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>No length/ topology restriction.</td></tr><tr><td>Note 2</td><td>Pull-up resistor, Rpu can be calculated based on rise time requirement (refer to "Rise time and R_strap or Rpu calculation" section for details).
Rise time requirement may varies depending on device requirement (if any), refer to device data sheet.</td></tr><tr><td>Note 3</td><td>Intel input buffer does not have any rise/ fall time requirement.
For device TX open drain signal, refer to device's design guide or Intel reference schematic for pull-up resistor value.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="93952DF2-D77D-4807-AD81-F1DE4C99EDEA"><h2>DMIC</h2></section><section id="42C1139C-0546-4119-B564-C7ADD1317A1C"><h2>DMIC 2-Load Branch Topology</h2><div><div>DMIC 2-Load Branch CLK Topology Diagram</div><image src="assets/images/B3664459-D0A0-483A-A5A6-1839DB2625F0.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Branch DATA Topology Diagram</div><image src="assets/images/2252DCBE-5611-47B6-8410-669FCA259740.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Branch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU, but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 .
[1] R2 is recommended to be placed immediate after the branches.
[2] If the branches not immediately split after connector, please follow rule [1].</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch</td><td>Branch 1 and branch 2 need to be length matched within 2.54 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 .
[2] GPP_S: 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMIC_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="DD0DD130-119E-43DE-BEA7-4A5E7B4D48E3"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Branch Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>127</td></tr><tr><td>M_cable</td><td>Cable</td><td>508</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;  2) Total topology length = 1028.7 mm.</p></section><section id="9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1"><h2>DMIC 2-Load Daisy Topology</h2><div><div>DMIC 2-Load Daisy CLK Topology Diagram</div><image src="assets/images/B88D4ED8-3DB8-496C-B471-CCFBC5EE6FC1.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Daisy DATA Topology Diagram</div><image src="assets/images/8FC263F8-B089-41D5-9932-5B8663111001.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Daisy Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU, but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 .
R2 is recommended to be placed immediate after the branches from connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 .
[2] GPP_S: 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMIC_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>GND</td><td>Ground</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="995F09D8-BAEE-427A-BA9B-66F6CCC801C8"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Daisy Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M_cable_1</td><td>Cable</td><td>524</td></tr><tr><td>M_cable_2</td><td>Cable</td><td>101</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;  2) Total topology length = 911.7 mm.</p></section><section id="46F5E08E-4745-451D-9D8A-7A2EE9A014DC"><h2>eSPI</h2></section><section id="562C49F8-D054-4DBF-89E1-922F7A8EC4DD"><h2>eSPI 1-Load (Device Down) Topology</h2><div><div>eSPI 1-Load (Device Down) Topology Diagram</div><image src="assets/images/60A506F5-8152-48C3-91A9-69C9EB2EFEA7.jpg" class="contentImage" /></div><table><caption>eSPI 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>[1] DATA: 16   5%. For max total length &gt; 152.4mm
[2] DATA: 22   5%. For max total length &lt;= 152.4mm
To be placed 25.4 mm from the CPU on ESPI_IO[0:3].

[3] CLK: 12   5%. For max total length &gt; 152.4mm
[4] CLK: 22   5%. For max total length &lt;= 152.4mm
To be placed 25.4 mm from the CPU on ESPI_CLK.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 &gt; 25.4 mm</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_RESET#, ESPI_ALERT0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="17DC1F45-D5B1-40E7-BD24-08016FD5773C"><h2>Segment Lengths</h2><table><caption>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>190.5</td></tr></table><p>Max Length Total (mm): 215.9</p></section><section id="7DFFF73A-CAB7-4713-8506-F43B3C420A86"><h2>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</h2><div><div>eSPI 2-Load (Device Down) Topology Diagram</div><image src="assets/images/C870A9A2-1A5C-4101-B569-D69A5B5EA43A.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Device 1: EC at 50 MHz.
Device 2: SIO/ TPM at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>0  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>M5 segment</td><td>It is recommended to have SL routing for better SI performance. If MS is requires, please ensure the ratio of MS:SL is 1:1.</td></tr><tr><td>Minimum length, total</td><td>50.8 mm</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr><tr><td>DATA routing requirements (For 50MHz at 190.5mm maximum length)</td><td>DATA must be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 125um.
Min. Length for SL routing need to meet 50.8mm.</td></tr><tr><td>CLK routing requirements (For 50MHz at 190.5mm maximum length)</td><td>CLK can be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 375um.
Min. Length for SL routing need to meet 50.8mm.
</td></tr><tr><td>Routing Layers Recommendations</td><td>BO, M1, M2, M3, M4, M5, M6, M7 and M8 should be route on MS or SL only.</td></tr><tr><td>Routing Length Ratio Recommendations</td><td>Ratio between MS:SL should not be more than 70:30 where 70% of total length routed on MS will be the maximum allowable length. </td></tr><tr><td>Topology maximum length</td><td>This topology approach was designed to meet route length of the eSPI for 50MHz path at 190.5mm and 33MHz path at 215.9mm that was requested and agreed between SI and RVP Team</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R3</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="CD149464-29D8-4A7E-ADBD-B2063705A58C"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, SL</td><td>50.8</td></tr><tr><td>M2</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M3</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M4</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M5</td><td>SL</td><td>139.7</td></tr></table><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 342.9 mm</p></section><section id="4B0B260E-E2C8-42DD-8734-4648926F7FD3"><h2>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</h2><div><div>eSPI 2-Load (AIC) Topology Diagram</div><image src="assets/images/F30B33AF-109D-4BFD-9548-42CDC3B29A76.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Device 1: EC at 50 MHz.
Device 2: SIO/ TPM at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>0  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>M5 segment</td><td>It is recommended to have SL routing for better SI performance. If MS is requires, please ensure the ratio of MS:SL is 1:1.</td></tr><tr><td>Minimum length, total</td><td>50.8 mm</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr><tr><td>Topology maximum length</td><td>This topology approach was designed to meet route length of the eSPI for 50MHz path at 190.5mm and 33MHz path at 215.9mm that was requested and agreed between SI and RVP Team</td></tr><tr><td>Routing Length Ratio Recommendations</td><td>Ratio between MS:SL should not be more than 70:30 where 70% of total length routed on MS will be the maximum allowable length. </td></tr><tr><td>DATA routing requirements (For 50MHz at 190.5mm maximum length)</td><td>DATA must be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 125um.
Min. Length for SL routing need to meet 50.8mm.</td></tr><tr><td>CLK routing requirements (For 50MHz at 190.5mm maximum length)</td><td>CLK can be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 375um.
Min. Length for SL routing need to meet 50.8mm.
</td></tr><tr><td>Routing Layers Recommendations</td><td>BO, M1, M2, M3, M4, M5, M6, M7 and M8 should be route on MS or SL only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R3</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="5419BFCD-3028-47CB-BB54-CB9456D96CD0"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, SL</td><td>50.8</td></tr><tr><td>M2</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M3</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M4</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M5</td><td>SL</td><td>139.7</td></tr></table><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 342.9 mm.</p></section><section id="5952814C-701D-42E6-B650-C13419B47127"><h2>GSPI</h2></section><section id="BC27A538-A8F5-4C26-A79C-82E50419824B"><h2>GSPI 1-Load (Add-In Card) Topology</h2><div><div>GSPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/8F657EF4-59F5-4EF6-98B4-941122AD321D.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.

(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0  (placeholder).
To be placed on GSPI[0:1]_CLK, GSPI[0:1]_MOSI, GSPI[0:1]_MISO, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO.</td></tr><tr><td>M2</td><td>Can support up to 190.5 mm but the bus frequency needs to reduce to 20 MHz.</td></tr><tr><td>Minimum length</td><td>BO + M1 + M2: 63.5 mm.</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 9 ns.
Data input hold time &lt; 5 ns.
0 ns &lt; CLK to DATA output valid time &lt; 14 ns.</td></tr><tr><td>Device driver strength characteristics </td><td>Impedance: 50  to 100 .
0.85 ns &lt; rise/ fall time measured at 20%-80% &lt; 1.9 ns based on 10 pF test load.
1.6 pF  input capacitance, Cin  1.75 pF.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 .</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="93C492F3-F547-4B52-AB49-7C52D46302F9"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>114.3</td></tr></table><p>Max Length Total (mm): 139.7</p></section><section id="007E723F-071E-4856-88F7-9E3B50FFCB25"><h2>GSPI 1-Load (for Touch Panel) Topology</h2><div><div>GSPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/D700B021-669F-4CDE-93DC-AD02DB11F85D.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.

(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12 MHz</td></tr><tr><td>R1</td><td>10   5%.
To be placed 12.7 mm from the connector on GSPI[0:1]_CLK, GSPI[0:1]_MOSI, GSPI[0:1]_MISO, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO.</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>Minimum length</td><td>M1: 25.4 mm.
M2: 2.54 mm.
M_cable: 25.4 mm.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 .</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_cable</td><td>Cable</td><td>457.2</td></tr></table><p>Max Length Total (mm): 711.2</p></section><section id="25ECA2B6-B77F-4C86-8CAC-4A927E8AA5E0"><h2>HDA</h2></section><section id="5396A5EA-CE58-4045-A413-95399BABB32A"><h2>HDA 1-Load (Device Down) Topology</h2><div><div>HDA 1-Load (Device Down) Topology Diagram</div><image src="assets/images/B1F2BD17-2C23-425C-B7AC-49DBD14F33E2.jpg" class="contentImage" /></div><table><caption>HDA 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 10   10%.
Recommended to be placed 12.7 mm from the CPU for total length &lt; 127 mm. 
[2] 0  placeholder for total length &gt; 127 mm.</td></tr><tr><td>R2</td><td>33   10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Device</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M3</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9D914BF2-6C0F-4921-A614-1475847843B0"><h2>Segment Lengths</h2><table><caption>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>355</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>342.3</td></tr></table><p>Max Length Total (mm): 367.7</p></section><section id="670343DE-857B-4283-A864-05C870A9D9ED"><h2>[For Internal Validation] HDA 1-Load (Add-In Card) Topology</h2><div><div>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/323552E7-404A-4AFC-B1D3-3C7F9B4CADEA.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>10   10%.
Recommended to be placed 12.7 mm from CPU, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33   10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>33 . </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B919F519-4EC5-455B-A06C-D06D32087D6F"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>284.6</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td /><td>M3 is dependent on the AIC. For ALC274 AIC &lt; 38.1 mm; Gen3 AIC &lt; 355.6 mm; Gen4 AIC &lt; 177.8 mm.</td></tr><tr><td>M_Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 551.3</p><p>Max Length Total Note: 1) Total max length to ALC274 AIC = 551.3 mm; 2) Total max length to Gen3 AIC = 868.8 mm; 3) Total max length to Gen4 AIC = 691 mm.</p></section><section id="93B885E4-3E55-468F-A23C-D56E449BB524"><h2>Imaging Clock</h2></section><section id="994605BC-ACB3-4856-982E-6F7059733BD9"><h2>Imaging Clock 1-Load (Add-In Card) Topology</h2><div><div>Imaging Clock 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/62D3E643-876A-4D10-B4CB-B8A13DFCAF29.jpg" class="contentImage" /></div><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device duty cycle spec</td><td>Input clock duty cycle spec of  10% or above (example:  15%).
Refer to vendor's datasheet for the device electrical spec. If the information is not published in the device datasheet, do contact the device vendor for more details.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10   5%.
Recommended to be placed 25.4mm from the CPU.</td></tr><tr><td>Max Length Segment</td><td>Max segment length for M1, M2 and M_cable are interchangeable as long as total max length M1 + M2 + M_cable is &lt; 393.7 mm.</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>IMGCLKOUT[0:2].</td></tr><tr><td>CPU buffer driver strength</td><td>33 . </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="8CBA9C82-7B52-4D3D-9C26-1510A86AF29A"><h2>Segment Lengths</h2><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M_Cable</td><td>Cable</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 406.4</p></section><section id="77B45FC1-2C3E-4CA5-A6C8-45D101EA8446"><h2>ISH-SPI</h2></section><section id="EE9AB265-4F22-41E9-9E69-490CE893F65F"><h2>ISH-SPI 1-Load (Add-In Card) Topology</h2><div><div>ISH-SPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/99278CD3-EDB7-4F9E-A38F-7C33F105831C.jpg" class="contentImage" /></div><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>[1] 100   10%.
Recommended to be placed 12.7 mm from the CPU for total length &lt; 127 mm. 

[2] 36   5% 
Recommended to be placed 12.7 mm from the CPU for total length  127 mm. 

To be placed on ISH_SPI_CLK, ISH_SPI_MOSI and ISH_SPIA_CLK, ISH_SPIA_MOSI </td></tr><tr><td>Minimum length</td><td>M2: 12.7 mm</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 . </td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr><tr><td>DATA routing requirements</td><td>MISO signal routed in between MOSI &amp; CS# with Trace Spacing=125um</td></tr><tr><td>CLK routing requirement</td><td>CLK signal routed in between CS# and other DATA signal with Trace Spacing=375um.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9920FEA9-098F-479C-8BD1-FE30E2D21FFF"><h2>Segment Lengths</h2><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 254</p></section><section id="A1462881-9F0A-441D-ABB1-021058F35EA0"><h2>I2C</h2><table><caption>I2C General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85r / Zo pF, r - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per I2C device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="338E9A97-F95C-4E7B-9529-26BCE46FC175"><h2>I2C Topology</h2><table><caption>I2C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "813278_PTL-UH_I2C_SMBUS_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[2A:5A]_SDA, I2C[2A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL.</td></tr></table></section><section id="81353575-AFF4-404E-A422-BB852877A0C7"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>4.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>2.2 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>1.2 k</td><td>100 </td></tr></table></section><section id="D1271F2B-664E-496C-BC4C-608958C28549"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.3 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>70 pF to 200 pF</td><td>820 </td><td>100 </td></tr><tr><td>70 pF to 400 pF</td><td>620 </td><td>100 </td></tr></table></section><section id="A056E8B6-F8C3-4A1A-BD7B-FD891949B84B"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>680 </td><td>100 </td></tr><tr><td>60 pF to 300 pF</td><td>300 </td><td>50 </td></tr></table></section><section id="937866DF-6AF0-413D-AE46-0B779E54BBFA"><h2>I2C High Speed Mode (1.7 MHz) - SCL</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 k</td><td>100 </td><td>None</td></tr><tr><td>45 pF to 80 pF</td><td>1 k</td><td>100 </td><td>None</td></tr><tr><td>75 pF to 165 pF</td><td>470 </td><td>100 </td><td>None</td></tr><tr><td>130 pF to 200 pF</td><td>470 </td><td>50 </td><td>001</td></tr><tr><td>185 pF to 240 pF</td><td>470 </td><td>50 </td><td>010</td></tr></table></section><section id="1CA5B357-F21D-404C-A227-ED85C631A0DC"><h2>I2C High Speed Mode (1.7 MHz) - SDA</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>1.2 k</td><td>100 </td></tr><tr><td>85 pF to 240 pF</td><td>430 </td><td>50 </td></tr></table></section><section id="E9216D94-D36F-4A6B-8136-BD9D43C49E7C"><h2>I2C High Speed Mode (3.4 MHz) - SCL</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>750 </td><td>100 </td><td>None</td></tr><tr><td>45 pF to 75 pF</td><td>510 </td><td>100 </td><td>None</td></tr><tr><td>70 pF to 95 pF</td><td>620 </td><td>100 </td><td>001</td></tr><tr><td>90 pF to 100 pF</td><td>910 </td><td>100 </td><td>010</td></tr></table></section><section id="0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8"><h2>I2C High Speed Mode (3.4 MHz) - SDA</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 k</td><td>100 </td><td>None</td></tr><tr><td>45 pF to 75 pF</td><td>1 k</td><td>100 </td><td>None</td></tr><tr><td>60 pF to 100 pF</td><td>680 </td><td>100 </td><td>None</td></tr></table></section><section id="782F5319-2D5D-48F3-A27F-CE8172D19344"><h2>I2C for DDR5 SPD Topology</h2><table><caption>I2C for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "813278_PTL-UH_I2C_SMBUS_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[2A:5A]_SDA, I2C[2A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL.</td></tr></table></section><section id="0EE9299E-CA48-4B83-B29A-A854C10C04E9"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>4.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>1.5 k</td><td>50 </td></tr></table></section><section id="DCB0ED5D-6388-4707-AB3E-06A6B5A771D3"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 k</td><td>100 </td></tr><tr><td>45 pF to 100 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>85 pF to 250 pF</td><td>1.2 k</td><td>50 </td></tr></table></section><section id="17FC82B8-22E6-4900-9282-77DAC270FC3A"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 k</td><td>100 </td></tr><tr><td>Up to 115 pF</td><td>1 k</td><td>50 </td></tr></table></section><section id="DB3C1AAB-E8E3-498A-88B6-F326FA9585E0"><h2>I2S</h2><table><caption>I2S General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Host/ device mode terminology</td><td>Host Mode refers to the mode where the clock is driven by Intel CPU.
Device Mode refers to the mode where the clock is driven by external device.</td></tr></table></section><section id="F701D825-694D-4FBC-B4F4-1F366CC4AEE6"><h2>I2S Host Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Host Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/91D9E911-4665-4DB2-9DB4-61D1946B0802.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1: 50.8 mm.
BO + M2 + M3: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="2F32E581-DCF5-4C28-AB98-313D78B520B8"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>355.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="BA075356-C43B-47E0-B127-0C8D0E6860B5"><h2>I2S Host Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/B280082C-9A25-4C94-90FA-33B685BFDC46.jpg" class="contentImage" /></div><div><div>I2S Signal Ganging with CNVi GPIO Topology Diagram</div><image src="assets/images/152952B6-6DF5-4943-917A-0BADDE5B577F.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>R3 (applicable to I2S to discrete CNV module topology only)</td><td>1k .
Used for ganging I2S signals with CNVi GPIO signals.
Required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </td></tr><tr><td>Additional guidelines for I2S to discrete CNV module topology</td><td>[1] For I2S topology connecting to discrete connectivity module, there is a requirement to share/ gang I2S signals with CNVi GPIO signals (RF_RESET_B and CLKREQ) onto the same physical line:
     - I2S_SFRM with RF_RESET_B
     - I2S_TXD with CLKREQ
[2] A 1k  resistor (R3) is required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. 
[3] Location of the ganging is not restricted and can be implemented anywhere along the bus.
[4] Refer to "I2S signal ganging with CNVi GPIO" diagram for guidance on the implementation. Note that the I2S series resistors (R1 and R2) are still needed and considered in a separate topology diagram.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1: 50.8 mm.
BO + M2 + M3: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>6</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Connector</td><td>Device</td><td>3</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>5</td></tr><tr><td>R3</td><td>Resistor</td><td>5</td><td>2</td></tr></table></section><section id="8FA5E6CD-9853-465F-B2CA-4FB305465D76"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>342.9</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>330.2</td><td /></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td /><td>Denotes length of the ganging CNVI GPIO signal for I2S discrete connectivity topology. There is no max length restriction for this segment.</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="83297899-44AE-4C5D-97CD-9515D9DF98E9"><h2>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/B32CC51F-13BC-4C4A-80F3-3B1BCAD40470.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 0  for max total length &gt; 406.4 mm.
[2] 10   5% for max total length &lt;= 406.4mm. 

Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M_cable + M2: 50.8 mm.
BO + M1 + M_cable + M3 + M4: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="8CA2BACC-64E3-4C2C-AEAD-37969D1A9DF1"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>342.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>152.4</td></tr></table><p>Max Length Total (mm): 533.4</p></section><section id="E234101D-6C33-485F-91B0-8011F2D44BE7"><h2>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/2A4A2D5D-3F29-46BE-9F81-254A27374C6D.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] GPP_D (I2S0): 47   10%.
[2] GPP_S (I2S1/ I2S2): 0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="1B5962F6-716E-4F90-8A96-D2522D7A875E"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>279.4</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>25.4</td></tr></table><p>Max Length Total (mm): 368.3</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 368.3 mm; 2)Total topology length = 406.4 mm.</p></section><section id="BC9F3A1C-154E-4FB7-A012-1E5906A5F30E"><h2>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 4-load Daisy Chain (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/F150EA92-2616-4918-BE7D-1A4005921D39.png" class="contentImage" /></div><table><caption>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] GPP_D (I2S0): 56   10%.
[2] GPP_S (I2S1/ I2S2): 0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27   10%.
Recommended to be placed 12.7 mm from the device.</td></tr><tr><td>Max frequency</td><td>6.144 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>279.4</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M_Cable</td><td>Cable</td><td>25.4</td></tr></table><p>Max Length Total (mm): 495.3</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 495.3 mm; 2) Total topology length = 571.5 mm. </p></section><section id="830BFB53-0AC0-433E-8E29-BACB7D089A43"><h2>I2S Device Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Device Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/29007728-D256-46D5-99A5-EF1F9E8C6B0F.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length</td><td>BO + M1 + M2: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="3912AEAF-6044-4260-B33F-B94AD9C8BCF6"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>190.5</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203.2</p></section><section id="C5BC3FAA-C1DE-4815-98B6-576315D3A614"><h2>I2S Device Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Device Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/347C5522-EBF5-4F67-BA81-960BA66ACBFC.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1: 50.8 mm.
BO + M2 + M3: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9979D283-B6FE-4306-BEFB-3A92922A746A"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190.5</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 228.6</p></section><section id="C0DEECE9-C663-42AE-935E-AF74FDDC0749"><h2>I2S MCLK: 1-Load (Add-In Card) Topology</h2><div><div>I2S MCLK: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/4DE64D2B-AF3B-4219-B5B7-7AB79EA82E4C.jpg" class="contentImage" /></div><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 . 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Minimum length</td><td>38.1 mm</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>I2S_MCLK1_OUT</td></tr><tr><td>CPU buffer driver strength</td><td>50 .</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="6DF1D426-224C-447C-AE4C-3B9F2C846D46"><h2>Segment Lengths</h2><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="D9EBF5F1-61F6-49B0-9490-46718B9E43F3"><h2>I3C</h2></section><section id="FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D"><h2>I3C 1-Island (Device Down) Topology</h2><div><div>I3C 1-Island (Device Down) Topology Diagram</div><image src="assets/images/4C06FCE3-A494-47DD-9F64-BB2F99E51672.png" class="contentImage" /></div><table><caption>I3C 1-Island (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, routing should follow I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 1016 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Island refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4 mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>R1</td><td>20 .
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, I3C1A_SDA, I3C1A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Island</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="EF3BC090-CE7D-434B-A8E3-D69F84CD8E72"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>990.6</td></tr></table><p>Max Length Total (mm): 1016</p></section><section id="EE72F572-07CC-4D79-80F0-F785674E268F"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>406.4</td></tr></table><p>Max Length Total (mm): 431.8</p></section><section id="BB64CB9A-8424-49AE-9DF5-6399F82E44EB"><h2>I3C 2-Island Daisy Chain (Device Down) Topology</h2><div><div>I3C 2-Island Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/874B3315-9B6A-4755-934D-5C83A9E1F409.png" class="contentImage" /></div><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, the routing needs to follow the I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 762 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Island refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4 mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>R1</td><td>20 .
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>R2</td><td>20 .
Placed within 25.4 mm distance to device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, I3C1A_SDA, I3C1A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.
</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>7</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>8</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Island1</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>7</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Island2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="B74D00C7-E0AC-4694-839B-29812AD73220"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>381</td></tr><tr><td>M2</td><td>MS, SL</td><td>381</td></tr><tr><td>BI</td><td>MS, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 762 mm;  2) Total topology length = 787.4 mm.</p></section><section id="F98068C7-8152-44E8-ABD0-F1D22237608D"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>190.5</td></tr><tr><td>M2</td><td>MS, SL</td><td>190.5</td></tr><tr><td>BI</td><td>MS, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;  2) Total topology length = 457.2 mm.</p></section><section id="2E0125E2-C270-409E-BFF1-280E7A26467C"><h2>I3C 1-Load 10MHz (Device Down) Topology</h2><div><div>I3C 1-Load 10MHz (Device Down) Topology Diagram</div><image src="assets/images/06E3BBCB-BE5A-4E60-8D1B-E20C9BACA638.png" class="contentImage" /></div><table><caption>I3C 1-Load 10MHz (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 33   5% for max total length &lt; 127 mm.
[2] 20   5% for max total length  127mm. 

Placed within 25.4 mm distance from CPU. </td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, I3C1A_SDA, I3C1A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="E8205DB6-B5C4-425F-8DDB-09C39749CFF7"><h2>Segment Lengths</h2><table><caption>I3C 1-Load 10MHz (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>355.6</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06"><h2>[Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Add-In Card) Topology Diagram</div><image src="assets/images/AE68FED7-C790-4F22-B0E0-99C40AF244E0.png" class="contentImage" /></div><table><caption>[Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>7</td></tr><tr><td>R1</td><td>20 . 
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, A_I3C1_SDA, A_I3C1_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>AIC Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="0D074E03-EB9E-4349-82DC-9DE1B8CDDD1D"><h2>Segment Lengths</h2><table><caption>[Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, SL</td><td>76.2</td></tr></table><p>Max Length Total (mm): 355.6</p></section><section id="7FC6C2E2-0088-4113-BD11-D0D7D306E1C7"><h2>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/265942EF-AA56-4C7C-9E42-ED44AD317B48.png" class="contentImage" /></div><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>7</td></tr><tr><td>R1</td><td>20 . 
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>M_Cable electrical characteristic target</td><td>[1] 50   5 . (including cable manufacturing tolerance).
[2] Max insertion loss: &gt; -0.75dB @ 200MHz.
[3] Max return loss: &lt; -13dB @ 200MHz.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, A_I3C1_SDA, A_I3C1_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Cable Connector</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3459D377-4177-4C21-9F72-EDB2879C6035"><h2>Segment Lengths</h2><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, SL</td><td>50.8</td></tr><tr><td>M_Cable</td><td>Cable</td><td>177.8</td></tr></table><p>Max Length Total (mm): 355.6</p></section><section id="0F372AE0-7CB2-448D-8BDA-8837F14DFD0D"><h2>LSX</h2></section><section id="14842102-20A2-4DB5-9A0E-F56327882DD4"><h2>LSX 1-Load to Retimer (Device Down) Topology</h2><div><div>LSX 1-Load to Retimer (Device Down) Topology Diagram</div><image src="assets/images/648D3946-0405-4B69-B095-44293FB1E1B2.jpg" class="contentImage" /></div><table><caption>LSX 1-Load to Retimer (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>TBT_LSX[0:3]_TXD, TBT_LSX[0:3]_RXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 . </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Retimer</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="CA999B26-1B3E-413F-9AB6-B4676A44422F"><h2>Segment Lengths</h2><table><caption>LSX 1-Load to Retimer (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 647.7</p></section><section id="BE3D6615-F029-4128-AD39-A68D342BD5C2"><h2>FORCEPR#</h2></section><section id="1F07A279-3334-489D-8959-872027998894"><h2>FORCEPR# Topology</h2><div><div>FORCEPR# Topology Diagram</div><image src="assets/images/C483518E-EE23-4DD6-87E7-8475AC150688.jpg" class="contentImage" /></div><table><caption>FORCEPR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R-1, R-2, R-n</td><td>75   R-n + Dev-n drive strength  200 .
[1] Drive strength of each device should be controlled within 75  to 200 , use an additional resistor if the device drive strength is too strong.
[2] Optionally, if the device drive strength is  75  (weak), R-n is not needed.
[3] Recommended to be placed &lt; 127 mm from respective device.</td></tr><tr><td>Rpu</td><td>2.2 k  20%.
Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>FORCEPR#</td></tr></table></section><section id="282850FF-2C90-49C9-8A58-22DC24C8FFE2"><h2>Segment Lengths</h2><table><caption>FORCEPR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>889</td><td>Max length for BO &lt; 127 mm and M2 &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 889</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>4</td><td>5.6 k  10%</td></tr><tr><td>254</td><td>5</td><td>4.7 k  10%</td></tr><tr><td>381</td><td>5</td><td>3.9 k  10%</td></tr><tr><td>508</td><td>5</td><td>3.3 k  10%</td></tr><tr><td>762</td><td>5</td><td>2.7 k  10%</td></tr><tr><td>889</td><td>5</td><td>2.2 k  10%</td></tr><tr><td>1143</td><td>7</td><td>1.8 k  10%</td></tr><tr><td>1524</td><td>7</td><td>1.5 k  10%</td></tr><tr /></table></section><section id="976F65D2-959F-4463-956C-079CD62E5788"><h2>GPIO RCOMP</h2><p>Description: GPIO/ Low Speed I/O RCOMP Guideline</p><table><caption>GPIO RCOMP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>SNDW_RCOMP</td><td>200 Ohm  1% to GND
Board Rdc: &lt; 0.1 Ohm
Board capacitance: &lt; 1.5 pF
Trace width 75um with min trace spacing 100um
Max total length on board = 9 mm
GND shield to any high speed IO with VSS trace/ strip
GND reference required </td></tr></table></section><section id="FF0E90B0-FBFE-4B36-AA32-ADAA2B8D9611"><h2>RTC</h2></section><section id="9DD482D3-599E-45C5-96AA-70D9CF82D3DA"><h2>RTC (Real Time Clock) Topology</h2><div><div>32.768 kHz RTC Crystal Topology Diagram</div><image src="assets/images/B173C1EC-A37B-44EB-862F-185B1F1F374C.jpg" class="contentImage" /></div><table><caption>RTC (Real Time Clock) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between RTC_X1 and RTC_X2</td><td>Total length mismatch: 1.27 mm</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground.</td></tr><tr><td>External capacitor values</td><td>External capacitors C1 and C2 must be matched (C1 = C2).
Capacitor values should be tuned accordingly with respect to load capacitance for RTC crystal 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
For example, if the Cload is close to 10pF, then a more optimized C1/C2 value would be closer to 8pF (instead of 13pF)
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value. </td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Rs resistors</td><td>Resistors Rs1 and Rs2 are used as EMI/ RFI CMC placeholder (which can be stuffed as 0 Ohm placeholders). They can be omitted if the platform has no EMI/ RFI issue. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="8E0D5AC2-9C62-4AAA-96BF-67D99376B15B"><h2>Segment Lengths</h2><table><caption>RTC (Real Time Clock) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL, SL</td><td /></tr></table><p>Max Length Total (mm): 20.3</p><p>Max Length Total Note: Max length of 20.3 mm is based on 0402 resistor and capacitor sizes assumption. Max length can be 25.4 mm if component sizes are reduced from 0402 to 0201.</p></section><section id="7209B02B-8A01-46F2-9342-FC69334388F8"><h2>SMBus 2.0/SMLink</h2><table><caption>SMBus 2.0/SMLink General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85r / Zo pF, r - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per SMBus 2.0/ SMLink device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="E1AA472A-AAF9-44CC-86BB-0CD5376FD921"><h2>SMBus 2.0/ SMLink Topology</h2><table><caption>SMBus 2.0/ SMLink Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "813278_PTL-UH_I2C_SMBUS_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Signal name/ list</td><td>SMBCLK, SMBDATA, SMBALERT#, SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, USB-C_SMLCLK, USB-C_SMLDATA, USB-C_SML0CLK, USB-C_SML0DATA.</td></tr></table></section><section id="31E03A88-A33D-4619-8199-25C9CB208EB9"><h2>SMBus 2.0/ SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMBus 2.0/ SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>5.6 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>820 </td><td>100 </td></tr></table></section><section id="DB03AC89-A797-48D0-A1B8-25D65122D3BC"><h2>SMBus 2.0/ SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>75pF to 200 pF</td><td>560 </td><td>100 </td></tr><tr><td>85 pF to 300 pF</td><td>430 </td><td>50 </td></tr></table></section><section id="73FA5723-F9ED-4339-AC79-6690DF55E150"><h2>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>820 </td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>470 </td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>270 </td><td>50 </td></tr></table></section><section id="E8D5CB28-08A2-4C50-A858-5CF86AE29CB6"><h2>SMBus 2.0/ SMLink for DDR5 SPD Topology</h2><table><caption>SMBus 2.0/ SMLink for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "813278_PTL-UH_I2C_SMBUS_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>SMBCLK, SMBDATA, SMBALERT#, SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, USB-C_SMLCLK, USB-C_SMLDATA, USB-C_SML0CLK, USB-C_SML0DATA.</td></tr></table></section><section id="93F852F3-97F4-4985-81BE-A1902C0DE3C9"><h2>SMBus 2.0/ SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMBus 2.0/ SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>4.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>1.5 k</td><td>50 </td></tr></table></section><section id="4D1D05F7-EC1C-4523-82E5-208EFE02CF6A"><h2>SMBus 2.0/ SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 k</td><td>100 </td></tr><tr><td>45 pF to 100 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>85 pF to 250 pF</td><td>1.2 </td><td>50 </td></tr></table></section><section id="1A066304-62EB-4E0F-B475-CFCBD97B70DB"><h2>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 k</td><td>100 </td></tr><tr><td>Up to 115 pF</td><td>1 k</td><td>50 </td></tr></table></section><section id="74B01FB9-4B5F-4768-8F55-70D579D61ADD"><h2>SoundWire</h2></section><section id="1EE01F6A-A5F4-414B-91E7-61D85BC13CA6"><h2>SoundWire Large System: 1-Load (Add-In Card) Topology</h2><div><div>SoundWire Large System: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/85D9D2E9-9C99-4CBD-9D50-31256C60D5AE.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50   10%.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Single-lane: Port #0, Port #1, Port #2, Port #3.
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 600 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

For total length  600 mm:  
[1] CLDS  = 6 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>Single-lane: SNDW[0:3]_CLK, SNDW[0:3]_DATA.
Multi-lane: SNDW[2:3]_CLK, SNDW2_DATA[0:2], SNDW3_DATA[0:3].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="7064462C-5DCC-43F9-BB25-12CD7A2AD1E3"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>150</td></tr><tr><td>M_Cable</td><td>Cable</td><td>350</td></tr></table><p>Min Length Total (mm): 98.1</p><p>Max Length Total (mm): 812.7</p></section><section id="0105B275-D95D-4F52-A7C4-04F8FDAE196B"><h2>SoundWire Large System: 2-Load Star Topology</h2><div><div>SoundWire Large System: 2-Load Star (Add-In Card) Topology Diagram</div><image src="assets/images/A8B74892-5655-40AD-BFE5-CFEF6C0A11D2.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Star (Device Down) Topology Diagram</div><image src="assets/images/40459310-4DE9-4CFB-83D1-05FB01EC395E.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Star Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed 10 mm to 15 mm from the branch.</td></tr><tr><td>R2</td><td>0  placeholder. 
To be placed 5 mm to 10 mm after the branch.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch for Device 1 &amp; 2 (Option 1: M_cable or Option 2: M4)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850. 9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>8</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>9</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="3C942B54-1F66-4B3E-B590-A490380C7EAC"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Star Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3</td><td>MS</td><td>10</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>550</td></tr><tr><td>M_Cable</td><td>Cable</td><td>550</td></tr></table><p>Min Length Total (mm): 165.1</p><p>Max Length Total (mm): 747.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 747.7 mm;  2) Total topology length = 1312.7 mm. </p></section><section id="B363E1FD-F71C-4D94-BE51-67851CE8F7DD"><h2>SoundWire Large System: 4-Load Star (Device Down) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Device Down) Topology Diagram</div><image src="assets/images/AF3FBC25-EC54-42D5-AAC1-649B2A8BE579.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder. 
To be placed 10 mm to 15 mm from the first branch from CPU.</td></tr><tr><td>R2</td><td>0  placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  571.5 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 91   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>8</td><td>12</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M5</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>15</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>16</td></tr><tr><td>M4</td><td>3</td><td>Trace</td><td>15</td><td>17</td></tr><tr><td>R2</td><td>3</td><td>Resistor</td><td>17</td><td>18</td></tr><tr><td>M5</td><td>3</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>19</td><td>-1</td></tr><tr><td>M4</td><td>4</td><td>Trace</td><td>16</td><td>20</td></tr><tr><td>R2</td><td>4</td><td>Resistor</td><td>20</td><td>21</td></tr><tr><td>M5</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>22</td><td>-1</td></tr></table></section><section id="338DF135-EAAF-4FBC-89F4-279F1A7BAD0F"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>80</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>400</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>20</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 532.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 532.7 mm;  2) Total topology length = 1022.7 mm.</p></section><section id="2F0B6E96-A418-4987-80B4-A748DE83CDB6"><h2>SoundWire Large System: 2-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 2-Load Dumbbell (Device Down) Topology</div><image src="assets/images/124F08DC-3130-4E38-8D99-A58D4EBD3EF1.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Dumbbell (Add-In Card) Topology</div><image src="assets/images/2033F29A-8302-41F9-AA1D-68D733537F7F.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable1 characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>Option 1:
10   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Option 2:
22   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>Option 1:
10   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Option 2:
22   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 1003.3 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  1003.3 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 68   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FE7E4783-E815-477A-AEBD-E1804DFF57B2"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>187.3</td></tr><tr><td>M2_1</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M2_2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M_Cable1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 152.4</p><p>Max Length Total (mm): 850</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 850 mm;  2) Total topology length = 1160 mm. </p></section><section id="05371D3A-0AC8-4ACA-BA04-0D16D108A889"><h2>SoundWire Large System: 3 to 4-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 1 Topology Diagram</div><image src="assets/images/6331D9D1-12F9-43BD-90E5-4DE798CFB9FF.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 2 Topology Diagram</div><image src="assets/images/A42542C9-D46C-426E-94AA-9D95917895F6.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 3 Topology Diagram</div><image src="assets/images/F6871529-FE8C-4600-8F5D-D3E784DBD385.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:2] characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>15   10%. 
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>15   10%.
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices. For 3-Load topology, only device 2/ 3/ 4 can be removed.</td></tr><tr><td>Length Extension</td><td>Total length for 3-Load topology can be extended up to 520 mm by increase segment length: 

[1] M4 + M_cable1 = 300 mm
[2] M5 = 300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 508 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  508 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 91   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M10</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>4</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>15</td></tr><tr><td>M8_2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Device 3</td><td>Trace</td><td>16</td><td>-1</td></tr><tr><td>M8_1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2_1</td><td>Trace</td><td>4</td><td>10</td></tr><tr><td>R1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CONN</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="B58ADA5D-E29E-412A-9011-0E0D11EEAA0A"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>137.3</td></tr><tr><td>M2_1</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M2_2</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>150</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>200</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_1</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_2</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>100</td></tr><tr><td>M10</td><td>MS, DSL, SL</td><td>250</td></tr><tr><td>M4 + M_Cable1</td><td>MS, DSL, SL, Cable</td><td>200</td></tr><tr><td>M_Cable2</td><td>Cable</td><td>50</td></tr><tr><td>M_Cable3</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_1</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_2</td><td>Cable</td><td>30</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 420</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 420 mm;  2) Total topology length = 760 mm.</p></section><section id="1A1CED98-022F-45FF-A798-8E330CB8C931"><h2>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</h2><div><div>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</div><image src="assets/images/0AE226D1-4F01-4CEE-B251-C48880FF4630.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:4] characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>M_Cable_1 maximum length</td><td>250 mm</td></tr><tr><td>Max allowable cable length between nearest device and furthest device from CPU</td><td>300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="0BD08E52-0760-4331-AF80-C3CD9921D9C4"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>10</td></tr><tr><td>M_Cable_1 + M_Cable_2 + M_Cable_3 + M_Cable_4</td><td>Cable</td><td>400</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 592.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 592.7 mm;  2) Total topology length = 592.7 mm. </p></section><section id="04262289-B488-407F-A34F-01C2DB9A1417"><h2>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</h2><div><div>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Diagram</div><image src="assets/images/EED297C3-9124-4E96-B81A-5A0685A737F1.png" class="contentImage" /></div><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850.9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M_Cable_1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 952.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 952.7 mm;  2) Total topology length = 1032.7 mm.</p></section><section id="03A594FE-598F-4244-ADD5-7BE4EB34E29A"><h2>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</h2><div><div>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/CF576ED6-E50E-4F27-947C-53E21110C146.png" class="contentImage" /></div><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>1 to 4-Load topology:
Single-lane: Port #0, Port #1, Port #2, Port #3.

1-Load topology:
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>Single-lane: SNDW[0:3]_CLK, SNDW[0:3]_DATA.
Multi-lane: SNDW[2:3]_CLK, SNDW2_DATA[0:2], SNDW3_DATA[0:3].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>BI</td><td>4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>10</td></tr><tr><td>BI</td><td>3</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>12</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="DBF5FE8B-1919-469E-9C39-DA447FF50F74"><h2>Segment Lengths</h2><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>60</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>130</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>BI</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 62.7</p><p>Max Length Total (mm): 292.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 292.7 mm;  2) Total topology length = 322.7 mm.</p></section><section id="BCC42A0D-E157-4100-BDA1-38CE36203978"><h2>[Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Add-In Card) Topology</div><image src="assets/images/B0F42C90-9CFE-4CB9-B82D-3F392611491A.png" class="contentImage" /></div><table><caption>[Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_1/ M_Cable_2 characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed 10 mm to 15 mm from the first branch from CPU.</td></tr><tr><td>R2</td><td>0  placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Number of vias allowed</td><td>4</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max length, total</td><td>This refers to the length from CPU to the end device of each branch.
[1] B0 + M1 + M2 + M3_1 + M_Cable_1 + M4_1_1 + M5_1_1; 
or
[2] B0 + M1 + M2 + M3_1 + M_Cable_1 + M4_1_2 + M5_1_2; 
or
[3] B0 + M1 + M2 + M3_2 + M_Cable_2 + M4_2_1 + M5_2_1; 
or
[4] B0 + M1 + M2 + M3_2 + M_Cable_2 + M4_2_2 + M5_2_2. </td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  571.5 mm: 
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 91   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="85D01DD8-F182-4255-9FF4-369698BE3C6A"><h2>Segment Lengths</h2><table><caption>[Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>80</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M_Cable_3</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M4_1_1/M4_1_2/M4_2_1/M4_2_2</td><td>DSL, MS, SL</td><td>20</td></tr><tr><td>M5_1_1/M5_1_2/M5_2_1/M5_2_2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M_Cable_1/M_Cable_2</td><td>Cable</td><td>370</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 512.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 512.7 mm;  2) Total topology length = 982.7 mm.</p></section><section id="C49FD283-2FDD-430B-84D9-F493CE8803BF"><h2>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines</h2><p>Description: In the topology section the device buffer strength target recommendations are different depending on the Topology and its configuration. If devices used do not have buffer strengths that match the target recommendations and do not have the ability to adjust the buffer strengths through software you can adjust the impedance via an external resistor (R1) in series near the device, between the device and processor. To determine R1 the formula is: R1=Device Buffer Impedance Target - Actual Device Buffer Impedance.</p><div><div>[For Internal Validation] SoundWire* Device Drive Impedance Adjustment Diagram</div><image src="assets/images/FC74AED6-3C7A-4BF9-AB7F-D879592AFAF0.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M1</td><td>10 mm</td></tr><tr><td>R1</td><td>R1 = Device Drive Impedance Target - Device Buffer Strength.

For example: 
Device Drive Impedance Target = 80 .
Device Buffer Strength = 45 .
Then R1 = 80  - 45  = 35 .</td></tr></table></section><section id="F87EFF87-165A-4A83-9CEF-BD9F7999DC9B"><h2>SPI0 Flash</h2></section><section id="C9FD69C2-9BBE-4171-A5EE-EC30702C0F89"><h2>SPI0 1-Load MAF (Device Down) Topology</h2><div><div>SPI0 1-Load MAF (Device Down) Topology Diagram</div><image src="assets/images/31A269CC-56B1-4669-A139-E0427B873D11.jpg" class="contentImage" /></div><table><caption>SPI0 1-Load MAF (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>76.8MHz</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1 (50 MHz)</td><td>18   5%.
To be placed within 30.48 mm from the device on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R1 (76.8 MHz)</td><td>18   10%.
To be placed within 12.7 mm from the device on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support:</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>For operating frequency of 76.8 MHz. Via count can be increased to 7 max for 50 MHz.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flash</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5501382F-2E71-42C0-B27E-392834263F4C"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 1-Load MAF (Device Down) Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>177.8</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>30.48</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 220.98</p></section><section id="D8A4B2A9-A844-4879-9DCC-5A9EE66AF1AD"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 1-Load MAF (Device Down) Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 152.4</p></section><section id="72CD94D5-2780-473B-A651-A61598D56C97"><h2>SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology</h2><div><div>SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology Diagram</div><image src="assets/images/F77DF671-21F7-4D56-A712-9A48C4EA872A.jpg" class="contentImage" /></div><table><caption>SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>[1] DATA: 30   5%.
To be placed within 7.62 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 22   5%.
To be placed within 7.62 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>5 . 
To be placed on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
It is optional to have R2 on the channel. It can be removed to reduce BOM cost.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as point-to-point topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="1EAB029C-867E-4555-9A2C-06E751C4C3E5"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 2-Load Branch MAF (Device Down) with Flash Only Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>63.5</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>63.5</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm;  2) Min length on M1, M4 and M5 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 256.54 mm.</p></section><section id="C8DDCECB-DFEF-4B86-B663-2372FCBCED77"><h2>SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology</h2><div><div>SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology Diagram</div><image src="assets/images/A3ED0A1A-1BD9-4621-94CF-604494589B03.png" class="contentImage" /></div><table><caption>SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Option 1: Segment Lengths for Maximum 80 MHz
Flash: 76.8 MHz; TPM: 17 MHz; Debug Tool: 17MHz

Option 2: Segment Lengths for Maximum 50 MHz
Flash 50 MHz; TPM: 33 MHz; Debug Tool: 33MHz</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1 (50 MHz)</td><td>30   5%.
To be placed within 7.62 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2 (50 MHz)</td><td>51   5%.
To be placed within 7.62 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3 (50 MHz)</td><td>5 .
To be placed within 7.62 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
It is optional to have R3 on the channel. It can be removed to reduce BOM cost.</td></tr><tr><td>R1 (76.8Hz)</td><td>10   10%.
To be placed within 12.7 mm from the device on  SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2 (76.8 MHz)</td><td>330   10%.
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3 (76.8 MHz)</td><td>No R3 required (0 /short pad).</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support:</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as point-to-point topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>For operating frequency of 76.8 MHz. Via count can be increased to 6 max for 50 MHz.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R3</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>TPM/MUX/FET</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="8FF4588C-8287-443D-8B7A-9E5313C17324"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 203.2</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 203.2 mm;  2) Total topology length = 243.8 mm.</p></section><section id="9496B670-E5EE-4A3D-8225-B8C8D8EF00F3"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 2-Load Branch MAF (Device Down) with Flash and TPM Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>60.96</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>15.24</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Max Length Total (mm): 203.2</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 203.2 mm;  2) Total topology length = 231.1 mm.</p></section><section id="0D159F92-1440-4B07-BEE3-4F6618B18AE6"><h2>SPI0 3-Load Branch MAF (Device Down) Topology</h2><div><div>SPI0 3-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/A1C8A7D8-C4C9-48D2-A6AF-250E2B033C55.jpg" class="contentImage" /></div><table><caption>SPI0 3-Load Branch MAF (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>30   5%.
To be placed  within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51   5%.
To be placed on within 10.16 mm from the branch SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>4 .
To be placed within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
It is optional to have R3 on the channel. It can be removed to reduce BOM cost.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4 or BO + M1 + M2 + M3 + M5</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as 2-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="19E84E38-04EE-4E37-BA72-C1E45DDA5718"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 3-Load Branch MAF (Device Down) Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, M5 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 203.2</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 203.2 mm;  2) Total topology length = 284.48 mm.</p></section><section id="F811B480-5E4B-4CC8-A7AF-0824A37D2A44"><h2>SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology</h2><div><div>SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/A2EB8346-76C6-4B53-99D7-748297365CB4.png" class="contentImage" /></div><table><caption>SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 76.8 MHz.
TPM:  14.3 MHz.
Debug Tool: 12 MHz</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>10   10%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430   10%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 30.48mm</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support:</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Flash1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>TPM</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>FET/MUX</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="FCA93383-3034-4F9F-A1EE-7F6EACF22E83"><h2> Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 76.8MHz 3-Load Branch MAF (Device Down) Topology  Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>71.12</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>15.24</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 162.56</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 162.56 mm;  2) Total topology length = 205.74 mm; 3) Max length between CPU to Flash = 101.6 mm.</p></section><section id="0D62C1B9-AA80-4C77-A665-FF2265A8C913"><h2>SPI0 4-Load Branch MAF (Device Down) Topology</h2><div><div>SPI0 4-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/4AE4C31C-C8D4-48C6-BDBC-7AC876522A8A.jpg" class="contentImage" /></div><table><caption>SPI0 4-Load Branch MAF (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>[1] DATA: 18   5%.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 30   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>51   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>4 .
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
It is optional to have R3 on the channel. It can be removed to reduce BOM cost.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as 3-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M6</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="8B00EFD8-3937-4916-A556-49799AC2E6E4"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 4-Load Branch MAF (Device Down) Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>38.1</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, M5 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 177.8 mm;  2) Total topology length = 299.72 mm.</p></section><section id="D7CF3DF0-AC32-49A5-BAFD-5AEB5A6ACB55"><h2>SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology Diagram</div><image src="assets/images/ADE6E2DE-4C0D-426E-AF88-2D0994BA1F43.jpg" class="contentImage" /></div><table><caption>SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash: 76.8 MHz
EC: 50 MHz</td></tr><tr><td>R1 (50 MHz)</td><td>[1] DATA: 39   5%. 
To be placed within 7.62 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 22   5%. 
To be placed within 7.62 mm from the branch on SPI0_CLK.</td></tr><tr><td>R1 (76.8 MHz)</td><td>[1] DATA: 18   10%. 
To be placed within 7.62 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 10   10%. 
To be placed within 7.62 mm from the branch on SPI0_CLK.</td></tr><tr><td>Length from CPU to flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support:</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>For operating frequency of 76.8 MHz. Via count can be increased to 7 max for 50 MHz.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td /><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td /><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td /><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td /><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td /><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td /><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td /><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td /><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td /><td>8</td></tr><tr><td>Flash</td><td /><td>Device</td><td>8</td><td /><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td /><td>10</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>10</td><td /><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td /><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td /><td>-1</td></tr></table></section><section id="9B2AB994-7B33-48AE-BA69-5F2F7E5C6888"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>121.92</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1 and M4 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 177.8</p></section><section id="0AB53ECF-D358-4E56-85A6-764492063AC5"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 2-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>68.58</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>81.28</td></tr></table><p>Max Length Total (mm): 111.76</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 111.76 mm;  2) Total topology length = 195.58 mm.</p></section><section id="5D2C7B34-E9EC-4AE6-9049-28209827FA28"><h2>SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology</h2><div><div>SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET Topology Diagram</div><image src="assets/images/4DEB2189-AB69-49A7-B2C4-98ED7B4380D8.jpg" class="contentImage" /></div><table><caption>SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>R1</td><td>[1] DATA: 30   5%.
To be placed within 7.62 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 22   5%.
To be placed within 7.62 mm from the branch on SPI0_CLK.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4 or BO + M1 + M2 + M3 + M5</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as 2-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>EC</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="D34FEAC5-50C6-42BE-830F-37ACD55F2FB9"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 3-Load Branch (Device Down) with G3 EC Isolation FET of Flash Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>63.5</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>63.5</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>121.92</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, and M5 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 256.54 mm.</p></section><section id="7143FA18-8A83-41CC-BEA4-F40DFBC8BD14"><h2>SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology</h2><div><div>SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash Sharing and TPM Topology Diagram</div><image src="assets/images/476228FB-EC43-49C7-8199-9663B9F516A0.jpg" class="contentImage" /></div><table><caption>SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Option 1: Segment Lengths for Maximum 80 MHz
Flash: 76.8 MHz; TPM: 14.3 MHz; Debug Tool: 12 MHz; EC: 50 MHz

Option 2: Segment Lengths for Maximum 50 MHz
Flash 50 MHz; TPM: 33 MHz; EC: 50 MHz</td></tr><tr><td>R1 (50 MHz)</td><td>30   5%. 
To be placed within 10.16mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2 (50 MHz)</td><td>51   5%.
To be placed within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R1 (76.8 MHz)</td><td>10    10%.
To be placed within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2 (76.8 MHz)</td><td>430   10%. 
To be placed within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support:</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as 2-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>For operating frequency of 76.8 MHz. Via count can be increased to 6 max for 50 MHz.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>TPM/MUX/FET</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>EC</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="E9916570-6640-49A9-942E-7FED2BA39477"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>121.92</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4 and M5 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 203.2</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 203.2 mm;  2) Total topology length = 243.8 mm.</p></section><section id="4E634244-760A-4D73-B7B7-6FE2DBEDE751"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 3-Load Branch (Device Down) with G3 Isolation FET of Flash and TPM Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>68.58</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>15.24</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>81.28</td></tr></table><p>Max Length Total (mm): 162.56</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 162.56 mm;  2) Total topology length = 264.16 mm.</p></section><section id="B82DA450-6E60-4EF1-9E77-75AF407F883D"><h2>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Diagram</div><image src="assets/images/9D8DA6BD-26FF-47A7-9E82-501215438335.jpg" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 76.8 MHz.
TPM:  14.3 MHz.
Debug Tool: 12 MHz
EC: 50 MHz.</td></tr><tr><td>R1</td><td>10   10%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430   10%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 30.48mm</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support:</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Flash</td><td /><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>11</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>11</td><td>13</td></tr><tr><td>M5</td><td /><td>Trace</td><td>12</td><td>14</td></tr><tr><td>TPM</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>15</td></tr><tr><td>FET</td><td /><td>Device</td><td>15</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>7</td><td>16</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>M7</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>EC</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="EF45E3B3-5F75-4D46-AE85-B03D053D6C70"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>68.58</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>15.24</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>121.92</td></tr></table><p>Max Length Total (mm): 162.56</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 162.56 mm;  2) Total topology length = 330.2 mm; 3) Max length between CPU to Flash = 101.58 mm.</p></section><section id="CD0AC7FF-4D26-4FEB-8579-192146DF9257"><h2>SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology Diagram</div><image src="assets/images/392283D5-6EF4-4ED0-B72A-F1AAA8AC0E19.jpg" class="contentImage" /></div><table><caption>SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>R1</td><td>30   5%.
To be placed within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51   5%.
To be placed within 10.16 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4 or BO + M1 + M2 + M3 + M5</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as 3-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>18</td><td>19</td></tr><tr><td>M7</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>EC</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="20ED6214-1E69-43D2-9AAF-8CE0AD52E0C3"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>121.92</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm;  2) Min length on M1, M4, M5 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 203.2</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 203.2 mm;  2) Total topology length = 284.48 mm.</p></section><section id="4E14168C-AB6B-462C-9B94-1584D8371E37"><h2>SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology Diagram</div><image src="assets/images/87BAFF73-3BFE-4222-B16C-F84651B87299.jpg" class="contentImage" /></div><table><caption>SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>R1</td><td>[1] DATA: 18   5%.
To be placed within 15.24 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 30   5%.
To be placed within 15.24 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>51   5%.
To be placed within 15.24 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of the devices is unstuffed (rework), treat it as 4-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>21</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M6</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET</td><td /><td>Device</td><td>20</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>22</td><td>23</td></tr><tr><td>M7</td><td /><td>Trace</td><td>23</td><td>24</td></tr><tr><td>EC</td><td /><td>Device</td><td>24</td><td>-1</td></tr></table></section><section id="BA834D72-D23C-4EFE-A59E-C7B151AE108D"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 5-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.22</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>121.92</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm;  2) Min length on M1, M4, M5 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 177.8 mm;  2) Total topology length = 299.72 mm.</p></section><section id="C8A731C2-61F0-4088-8000-7CC4385AA8A0"><h2>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/A42A8B74-C48F-47EB-8920-57B814F56DA7.jpg" class="contentImage" /></div><table><caption>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash &amp; EC: 50 MHz</td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M5 + M6 shall not exceed 25.4 mm.</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>22   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>22   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>22   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R3</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="C2E0476E-F265-44D7-B49E-0614E3813AD5"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>88.9</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 177.8 mm;  2) Total topology length = 304.8 mm.</p></section><section id="1AF0DD13-A726-4047-9A67-39385063D86E"><h2>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology</h2><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Diagram</div><image src="assets/images/CF90A5C8-29FF-4478-AACA-3E983E8069CD.jpg" class="contentImage" /></div><table><caption>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash &amp; EC: 50 MHz</td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M6 + M7 shall not exceed 25.4 mm.</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>[1] DATA: 22   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>[1] DATA: 22   5%.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 10   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R3</td><td>[1] DATA: 22   5%.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 10   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R4</td><td>[1] DATA: 22   5%.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 10   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>EC</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="98FA2DF4-C14F-48D5-B3A9-4665BB25E68E"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>88.9</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, M5 and M7 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 165.1</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 165.1 mm;  2) Total topology length = 330.2 mm.</p></section><section id="314F49D9-8421-4F9A-89EB-020A02640384"><h2>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</h2><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Diagram</div><image src="assets/images/2B20017D-C9A1-46BF-AD2A-85CC3EF8888C.jpg" class="contentImage" /></div><table><caption>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash &amp; EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M6 + M7 shall not exceed 25.4 mm.</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>[1] DATA: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 22   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>[1] DATA: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 22   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R3</td><td>[1] DATA: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 22   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R4</td><td>51   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>TPM</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>EC</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="F51E8D25-06F5-41C4-B859-0059B8043DD7"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>88.9</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, M5 and M7 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 342.9 mm.</p></section><section id="9AF02417-3766-4AD6-A4C5-270950DB7FD4"><h2>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/2BEE7DF6-A8DA-4862-8D11-C6BB9E3E3BCE.jpg" class="contentImage" /></div><table><caption>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM &amp; EC: 33 MHz.</td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between M1 + M2 and M6 + M7 shall not exceed 25.4 mm.</td></tr><tr><td>Flash programmer</td><td>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</td></tr><tr><td>R1</td><td>1] DATA: 0  placeholder.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 15   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>68   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>15   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R4</td><td>15   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R5</td><td>68   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R5</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M6</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M7</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>EC</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="434E322F-0761-4E99-A576-D53DC479E82F"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>63.5</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>76.2</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, M5 and M7 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 177.8 mm;  2) Total topology length = 393.7 mm.</p></section><section id="493D82E5-597F-4F53-BF76-86F33181E2D1"><h2>[For Internal Validation] SPI0 1-Load 100 MHz MAF (Device Down) Topology</h2><div><div>[For Internal Validation] SPI0 1-Load 100 MHz MAF (Device Down) Topology Diagram</div><image src="assets/images/F6CE04F1-4A0D-4AD2-8AB2-CE7FB74450CB.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] SPI0 1-Load 100 MHz MAF (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>5</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>100 MHz</td></tr><tr><td>R1</td><td>0  placeholder.
To be placed on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total </td><td>BO + M1 + M2 + M3 + M4 + M5: 58.42 mm </td></tr><tr><td>Device recommendation</td><td>Standard-Flash: Micron MT25QU.</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 1.75 ns.
Data input hold time &lt; 2 ns.
1 ns &lt; CLK to DATA output valid time &lt; 6 ns based on 30 pF test load.</td></tr><tr><td>Device driver strength characteristics </td><td>Impedance: 30  to 50 .
0.6 ns &lt; rise/ fall time measured at 20% - 80% &lt; 1.2 ns based on 10 pF test load.
5.6 pF  output capacitance, Cout  5.75 pF.
2 pF  input capacitance, Cin  10 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash).</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>via</td><td>1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>via</td><td>2</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M2</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>via</td><td>3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>via</td><td>4</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>via</td><td>5</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Flash</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="B7BB8B2E-F533-46F3-8884-1A5B101B172E"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] SPI0 1-Load 100 MHz MAF (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>15.24</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>31.75</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>31.75</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 109.22</p></section><section id="BD6CC927-F136-4B03-AA56-3E8388427728"><h2>SUSCLK</h2></section><section id="E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1"><h2>SUSCLK 1-Load (Add-In Card) Topology</h2><div><div>SUSCLK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/A2E2F6A6-FD7F-4958-B22E-3722B9E0128B.jpg" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33  resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A034E9F2-1390-4B79-939E-D87C97916ACF"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="B85749CB-FAE9-402B-920A-0F77E1026353"><h2>SUSCLK 1-Load (Device Down) Topology</h2><div><div>SUSCLK 1-Load (Device Down) Topology Diagram</div><image src="assets/images/0A50350B-D60D-4A71-A9F1-9AAA0B55D65C.jpg" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33  resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="55593423-F6B3-4EBD-91E3-2BFE834ED042"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="6E525338-4D82-4689-8912-7339FC681E7F"><h2>SUSCLK 2-Load Topology</h2><div><div>SUSCLK 2-Load Topology Diagram</div><image src="assets/images/F8678111-CE48-4C98-B525-ED4F8C68FB7B.jpg" class="contentImage" /></div><table><caption>SUSCLK 2-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 +  M4 = 228.6 mm.
Branch 2 = M3 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches.</td></tr><tr><td>R1</td><td>33 .
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device2</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D"><h2>Segment Lengths</h2><table><caption>SUSCLK 2-Load Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 279.4 mm;  2) Total topology length = 508 mm.</p></section><section id="A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5"><h2>SUSCLK 3-Load Topology</h2><div><div>SUSCLK 3-Load Topology Diagram</div><image src="assets/images/B6DD6A88-BC27-4044-A409-CEE67DAB5A4E.jpg" class="contentImage" /></div><table><caption>SUSCLK 3-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 + M5 = 228.6 mm.
Branch 2 = M3 + M_Cable + M6 = 711.2 mm.
Branch 3 = M4 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches. </td></tr><tr><td>R1</td><td>33 .
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>11</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Cable Connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>M4</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device3</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="7D357FA1-3963-4136-9633-2124C2058003"><h2>Segment Lengths</h2><table><caption>SUSCLK 3-Load Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>38.1</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>279.4</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M6</td><td>MS</td><td>50.8</td></tr><tr><td>M_Cable</td><td>Cable</td><td>381</td></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 762 mm;  2) Total topology length = 1219.2 mm.</p></section><section id="C32E5431-7196-4E92-AF42-C362B7C09870"><h2>SVID</h2></section><section id="ABEBBCD5-3628-4222-ADF8-E1B47086E4E0"><h2>SVID 1-Load (Device Down) Topology</h2><div><div>SVID 1-Load (Device Down) Topology Diagram</div><image src="assets/images/0CB84229-B7DB-4B19-BB93-E7F2AF477BBA.png" class="contentImage" /></div><table><caption>SVID 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 , Rpu2 = 160 , R1 = 10 , R2 = 15 .</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 , R1 = 0  / Short pad, R2 = 15 .</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 , Rpu2 = Empty, R1 = 0  / Short pad, R2 = 0  / Short pad.</td></tr><tr><td>Platform resistor tolerance</td><td> 5%</td></tr><tr><td>Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2)</td><td>The Rpu1 &amp; R1 resistor should be place close to CPU and Rpu2 &amp; R2 resistor should be place close to IMVP. </td></tr><tr><td>Clarification about Rpu1/ Rpu2/ R1/ R2  = Empty/ 0 / Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.05V power rail (VDD2H).
[2] R1 or R2 = 0 / Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0   if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>7 </td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#: 726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route ALERT between DATA and CLK.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td> 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>VDD2_CPU</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>8</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>7</td><td>10</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>VDD2_CPU</td><td>2</td><td>Rail</td><td>9</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="D5CC2660-A73A-44A1-8082-1D18F5A424E8"><h2>Segment Lengths</h2><table><caption>SVID 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>153.8</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>75</td><td /></tr></table><p>Max Length Total (mm): 304.8</p></section><section id="F292D491-E2D8-4668-B443-800CF1A91E8A"><h2>THC-SPI</h2></section><section id="9C577E2A-7732-445A-8BB2-4FD71D91D82B"><h2>THC-SPI 1-Load (for Touch Panel) Topology</h2><div><div>THC-SPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/22567101-26DD-47CC-BE19-2007AA464043.jpg" class="contentImage" /></div><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>42.67MHz (Please contact Intel for higher frequency enabling)</td></tr><tr><td>R1</td><td>10   5%

To be placed 12.7 mm from the connector on THC0_SPI1_CLK, THC0_SPI1_IO[0:3], THC1_SPI2_CLK, THC1_SPI2_IO[0:3].</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>M_cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42  &lt; Impedance &lt; 62 </td></tr><tr><td>Minimum length, total </td><td>139.7 mm</td></tr><tr><td>Length restriction for full microstrip routing</td><td>M1 + M2 = 139.7 mm (max). </td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Devices Electrical Assumptions</td><td>Please refer to "SPI Interface and Electrical Assumptions for the Touch Device" chapter in Intel Touch Host Controller Integration Guide for further detials. (Touch Integration Guide Doc#:778513)</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Signal name/ list</td><td>THC0_SPI1_CLK, THC0_SPI1_IO[0:3], THC0_SPI1_CS#, THC0_SPI1_RST#, THC0_SPI1_INT#, THC1_SPI2_CLK, THC1_SPI2_IO[0:3], THC1_SPI2_CS#, THC1_SPI2_RST#, THC1_SPI2_INT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="042CCB52-B193-4015-984C-8224D75529BF"><h2>Segment Lengths</h2><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, SL, DSL</td><td>228.6</td><td /></tr><tr><td>M2</td><td>MS, SL, DSL</td><td>12.7</td><td /></tr><tr><td>M_cable</td><td>Cable</td><td>304.8</td><td>For different frequency option, refer to "THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table".</td></tr></table><p>Max Length Total (mm): 558.8</p><table><tr><th>Max Frequency (MHz)</th><th>M_cable Max Length (mm)</th><th>Low time ratio (%)</th></tr><tr><td>42.67</td><td>304.8</td><td>50</td></tr><tr><td>32</td><td>457.2</td><td>50</td></tr><tr><td>25.6</td><td>762</td><td>50</td></tr><tr><td>16</td><td>1219.2</td><td>50</td></tr><tr /></table></section><section id="4E22BDA0-47C4-44E8-A8D5-CD1B8C4171D9"><h2>THERMTRIP#</h2></section><section id="45340D29-921E-41A3-B0C0-51E778AD83E0"><h2>THERMTRIP# Topology</h2><div><div>THERMTRIP# Topology Diagram</div><image src="assets/images/29359B28-D844-46C3-8DD9-C8D03EC2285F.jpg" class="contentImage" /></div><table><caption>THERMTRIP# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 k  20%.
Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>THERMTRIP#</td></tr></table></section><section id="57AF8D40-DC54-442A-854D-F8B5A163481B"><h2>Segment Lengths</h2><table><caption>THERMTRIP# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 k  10%</td></tr><tr><td>254</td><td>5</td><td>4.7 k  10%</td></tr><tr><td>381</td><td>5</td><td>3.9 k  10%</td></tr><tr><td>508</td><td>5</td><td>3.3 k  10%</td></tr><tr><td>762</td><td>5</td><td>2.7 k  10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 k  10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 k  10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 k  10%</td></tr><tr /></table></section><section id="1284D2A6-6129-44EB-9A92-C2CC4AA7BA31"><h2>UART</h2></section><section id="8D88852B-9BE0-4F9A-9678-33AA5DBB96F9"><h2>UART0/ UART1 1-Load (Device Down) Topology</h2><div><div>UART0/ UART1 1-Load (Device Down) Topology Diagram</div><image src="assets/images/E9DC8954-E666-4432-84F7-70843AACC811.jpg" class="contentImage" /></div><table><caption>UART0/ UART1 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART[0:1]_RXD, UART[0:1]_TXD, UART0_RTS#, UART0_CTS#, A_UART1_RXD, A_UART1_TXD, ISH_UART[0:1]_RXD, ISH_UART[0:1]_TXD, ISH_UART0_RTS#, ISH_UART0_CTS#, A_ISH_UART1_RXD, A_ISH_UART1_TXD, CNV_MFUART2_RXD, CNV_MFUART2_TXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 . </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>DEVICE</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="53673B87-28CB-4763-A97A-EFF066513C4A"><h2>Segment Lengths</h2><table><caption>UART0/ UART1 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="DD33177C-E988-4324-9E18-2A8323F84CEB"><h2>UART2 1-Load (Device Down) Topology</h2><div><div>UART2 1-Load (Device Down) Topology Diagram</div><image src="assets/images/BE221274-CB7D-46F1-9FF4-DFFD49E9B033.jpg" class="contentImage" /></div><table><caption>UART2 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>13 . 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required.</td></tr><tr><td>R2</td><td>0  placeholder. 
If failing device overshoot/ undershoot, a 13  resistor can be stuffed. If possible work with device vendor to determine necessity of R2.</td></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART2_RXD, UART2_TXD, UART2_RTS#, UART2_CTS#.</td></tr><tr><td>CPU buffer driver strength</td><td>33 . </td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Device</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="1E832F16-6492-4C21-A456-4BE0B7375577"><h2>Segment Lengths</h2><table><caption>UART2 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>622.3</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>609.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="41418F2E-5AF0-45C3-A7FD-A9036188EE04"><h2>UFS Reference Clock</h2><p>Description: (Internal Validation)</p></section><section id="44AC8B49-3480-40FE-BBC6-2C3B289931C1"><h2>(Internal Validation) UFS Reference Clock Topology</h2><div><div>UFS Reference Clock Topology Diagram</div><image src="assets/images/EFE4D844-8702-4397-B67B-8AF18491C3E8.jpg" class="contentImage" /></div><table><caption>(Internal Validation) UFS Reference Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Resistor values (for step down from 1.8 V to 1.2 V) </td><td>R1 = 22 Ohm
R2 = 150 Ohm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Minimum length</td><td>38.1 mm</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr></table></section><section id="BAF0B542-4BF3-4198-B555-788074C2D0AB"><h2>Segment Lengths</h2><table><caption>(Internal Validation) UFS Reference Clock Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>114.3</td></tr><tr><td>M2</td><td>Cable</td><td>25.4</td></tr></table><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Total length for device down. For add-in card version, total length is 140 mm.</p></section><section id="3B83B9F1-EA41-43DA-B16E-DA0837E39A23"><h2>XTAL</h2></section><section id="9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8"><h2>Crystal Oscillator Topology</h2><div><div>Crystal Oscillator (38.4 MHz) Topology Diagram</div><image src="assets/images/CC615016-7650-4A03-AED8-63613ED5D64E.jpg" class="contentImage" /></div><table><caption>Crystal Oscillator Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between XTAL_IN and XTAL_OUT</td><td>Total length mismatch: 1.27 mm.</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground. 
Avoid routing directly parallel (under/ over/shadow) to high current power planes. If unavoidable route signal orthogonal to power plane.</td></tr><tr><td>External capacitor value</td><td>External capacitors C1 and C2 must be matched (C1 = C2).Capacitor values should be tuned accordingly with respect to load capacitance for crystal. 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value.</td></tr><tr><td>Rs resistors</td><td>Resistors Rs1 and Rs2 are required for potential stuffing options for RFI/ EMI purposes.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="03C8F96D-B56A-4F38-82B0-70090BD1FDD2"><h2>Segment Lengths</h2><table><caption>Crystal Oscillator Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL, SL</td><td /></tr></table><p>Max Length Total (mm): 25.4</p></section><section id="B694F966-FBF1-449D-B12A-43CCDE5A98CA"><h2>EIO Flexi-PDG for I2C, SMBus/SMLink</h2><p>Description: EIO Flexi-PDG for I2C, SMBus/SMLink.</p></section><section id="72BF9C9A-F2E0-4884-87EF-DE3A17368569"><h2>EPD_ON</h2></section><section id="654E3D0B-EE4C-4700-AC0B-DC0E944B36F5"><h2>EPD_ON Topology</h2><div><div>EPD_ON Topology diagram HX12e, HX10e</div><image src="assets/images/5B3F1398-EACA-49D5-949E-895335C7B712.png" class="contentImage" /></div><div><div>EPD_ON Topology diagram H204 H404 H444 H484</div><image src="assets/images/E7031CFD-68DA-4988-8700-D9ADA9C0A936.png" class="contentImage" /></div><table><caption>EPD_ON Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R</td><td>0  placeholder.</td></tr><tr><td>R1</td><td>R1 = 0  for H204/H404/H444/H484
R1 = 10 k 1% for H12Xe/H10Xe</td></tr><tr><td>R2</td><td>R2 is a placeholder and left it open or do not populate for H204/H404/H444/H484
R2 = 16.5 k 1% for H12Xe/H10Xe</td></tr><tr><td>Signal name/ list</td><td>EPD_ON.
This signal is originating from the PCH die that are required for the CPU and GPU to boot and work properly.</td></tr><tr><td>Routing restriction</td><td>Route all the EPD* signals far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#: 726825). Follow the small routing length as possible.
Place R1 and R2 closer to GCD_IN pin (R1 and R2 are used as voltage divider to get 1.12V for H12Xe/H10Xe GCD)</td></tr><tr><td>Package pins</td><td>EPD_ON_CPU_OUT, EPD_ON_CPU_IN, EPD_ON_GCD_IN, EPD_ON_GCD_OUT(Previously GPP_A_15) </td></tr></table></section><section id="77EE52F0-BDA4-4343-8497-0EC209A3B7B7"><h2>VDD2PWRGOOD</h2></section><section id="61EEEA04-0EFA-47AE-87D3-11723D2B5CDD"><h2>VDD2PWRGOOD Topology</h2><div><div>VDD2PWRGD</div><image src="assets/images/2984DD82-EB58-4C5C-BC79-7B05305296AC.png" class="contentImage" /></div><table><caption>VDD2PWRGOOD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Package pins</td><td>VDD2PWRGOOD_in, VDD2PWRGOOD_out</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Follow the small routing length as possible. </td></tr><tr><td>Signal name/ list</td><td>VDD2PWRGOOD</td></tr><tr><td>R</td><td>0  </td></tr></table></section><section id="05F004C8-F492-474C-903E-0728E09DB0C1"><h2>DDR5</h2><p>Description: DDR5 SODIMM</p></section><section id="F1B7836F-EC8C-4599-B50C-D3052DF61A61"><h2>MD 1Rx16</h2><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><div><div>DDR5 MD 1Rx16 DQ, DQS and RCOMP Signals Topologies</div><image src="assets/images/24C56438-958F-4959-9215-E1BDE160BE6D.png" class="contentImage" /></div><div><div>DDR5 MD 1Rx16 CA and CLK (CKD) Signals Topologies</div><image src="assets/images/47987A9D-E25B-4741-81C5-DDE55E7CF817.png" class="contentImage" /></div><div><div>DDR5 MD with CKD Solution</div><image src="assets/images/2BE7500F-1A86-453D-A14D-E02495B9A59A.png" class="contentImage" /></div><div><div>DDR5 MD Length Matching Rules</div><image src="assets/images/0F1EAF57-71D2-458D-B9DF-F7711A8C1F8D.png" class="contentImage" /></div><div><div>DDR5 MD 1Rx16 RESET Signals Topology</div><image src="assets/images/BBFD74A8-2945-44C4-AC49-9ED79EF06583.png" class="contentImage" /></div><table><caption>MD 1Rx16 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 10 layers.</td></tr><tr><td>Layer assignment rules</td><td>DDR signals are routed on layer 3, 6 and 8. Please refer to the RVP for layer assignment of memory signals.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 vias for DQ/ DQS; max 5 vias for CA/ CS/ CLK.</td></tr><tr><td>Ground stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the max microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
DDR5: Byte Swapping is allowed within each x32 channel.</td></tr><tr><td>MS BO and BI segment, PTH pattern</td><td>Keep DDR MS BO and BI as close as possible to reference board.</td></tr><tr><td>CA_ODT</td><td>CA/ CS/ CK ODT to be set as "Rtt" value for last DRAM and as "Open'" for all other DRAMs, by appropriate strap connection to the CA_ODT pin on DRAM. 

Strap connection:
VSS for group A  Rtt off.
VDDQ for group B  Rtt enable as per spec.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>CLK routing</td><td>Please follow the CLK with CKD routing topology and guidelines as shown in the PDG.</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, DQS</td><td>3</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: DQ, DQS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DRAM</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: CA/CS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td /><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td /><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA2</td><td /><td>Via</td><td>5</td><td>8</td></tr><tr><td>BI1</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DRAM</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>BI2</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>VIA3</td><td /><td>Via</td><td>9</td><td>10</td></tr><tr><td>BI1</td><td>2</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DRAM</td><td>2</td><td>Device</td><td>11</td><td>-1</td></tr></table><p>Signal Group: CLK</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td /><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td /><td>Via</td><td>5</td><td>6</td></tr><tr><td>TL1</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CKD Buffer</td><td /><td>Device</td><td>7</td><td>8</td></tr><tr><td>TL2</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>VIA3</td><td /><td>Via</td><td>9</td><td>10</td></tr><tr><td>TL3</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>VIA4</td><td /><td>Via</td><td>11</td><td>12</td></tr><tr><td>VIA4</td><td /><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1</td><td>1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM</td><td>1</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2</td><td /><td>Trace</td><td>14</td><td>15</td></tr><tr><td>VIA5</td><td /><td>Via</td><td>15</td><td>16</td></tr><tr><td>BI1</td><td>2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM</td><td>2</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via</td><td>1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>2</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td /><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td /><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td /><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via</td><td>3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via</td><td>3</td><td>Via</td><td>11</td><td>52</td></tr><tr><td>M</td><td>2</td><td>Trace</td><td>12</td><td>14</td></tr><tr><td>Via</td><td>4</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>Via</td><td>4</td><td>Via</td><td>14</td><td>16</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>CKD</td><td>1</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>M</td><td>3</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Via</td><td>5</td><td>Via</td><td>18</td><td>19</td></tr><tr><td>Via</td><td>5</td><td>Via</td><td>18</td><td>20</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>20</td><td>21</td></tr><tr><td>DRAM</td><td>1</td><td>Device</td><td>21</td><td>-1</td></tr><tr><td>M</td><td>4</td><td>Trace</td><td>19</td><td>22</td></tr><tr><td>Via</td><td>6</td><td>Via</td><td>22</td><td>23</td></tr><tr><td>Via</td><td>6</td><td>Via</td><td>22</td><td>24</td></tr><tr><td>BI</td><td>3</td><td>Trace</td><td>24</td><td>25</td></tr><tr><td>DRAM</td><td>2</td><td>Device</td><td>25</td><td>-1</td></tr><tr><td>M</td><td>5</td><td>Trace</td><td>23</td><td>26</td></tr><tr><td>Via</td><td>7</td><td>Via</td><td>26</td><td>27</td></tr><tr><td>Via</td><td>7</td><td>Via</td><td>26</td><td>28</td></tr><tr><td>BI</td><td>4</td><td>Trace</td><td>28</td><td>29</td></tr><tr><td>DRAM</td><td>3</td><td>Device</td><td>29</td><td>-1</td></tr><tr><td>M</td><td>6</td><td>Trace</td><td>27</td><td>30</td></tr><tr><td>Via</td><td>8</td><td>Via</td><td>30</td><td>31</td></tr><tr><td>BI</td><td>5</td><td>Trace</td><td>31</td><td>32</td></tr><tr><td>DRAM</td><td>4</td><td>Device</td><td>32</td><td>-1</td></tr><tr><td>M</td><td>7</td><td>Trace</td><td>52</td><td>54</td></tr><tr><td>Via</td><td>10</td><td>Via</td><td>54</td><td>55</td></tr><tr><td>Via</td><td>10</td><td>Via</td><td>54</td><td>56</td></tr><tr><td>BI</td><td>6</td><td>Trace</td><td>56</td><td>57</td></tr><tr><td>CKD</td><td>2</td><td>Device</td><td>57</td><td>-1</td></tr><tr><td>M</td><td>8</td><td>Trace</td><td>55</td><td>58</td></tr><tr><td>Via</td><td>11</td><td>Via</td><td>58</td><td>59</td></tr><tr><td>Via</td><td>11</td><td>Via</td><td>58</td><td>60</td></tr><tr><td>BI</td><td>7</td><td>Trace</td><td>60</td><td>61</td></tr><tr><td>DRAM</td><td>5</td><td>Device</td><td>61</td><td>-1</td></tr><tr><td>M</td><td>9</td><td>Trace</td><td>59</td><td>62</td></tr><tr><td>Via</td><td>12</td><td>Via</td><td>62</td><td>63</td></tr><tr><td>Via</td><td>12</td><td>Via</td><td>62</td><td>64</td></tr><tr><td>BI</td><td>8</td><td>Trace</td><td>64</td><td>65</td></tr><tr><td>DRAM</td><td>6</td><td>Device</td><td>65</td><td>-1</td></tr><tr><td>M</td><td>10</td><td>Trace</td><td>63</td><td>66</td></tr><tr><td>Via</td><td>13</td><td>Via</td><td>66</td><td>67</td></tr><tr><td>Via</td><td>13</td><td>Via</td><td>66</td><td>68</td></tr><tr><td>BI</td><td>9</td><td>Trace</td><td>68</td><td>69</td></tr><tr><td>DRAM</td><td>7</td><td>Device</td><td>69</td><td>-1</td></tr><tr><td>M</td><td>11</td><td>Trace</td><td>67</td><td>70</td></tr><tr><td>Via</td><td>14</td><td>Via</td><td>70</td><td>71</td></tr><tr><td>BI</td><td>10</td><td>Trace</td><td>71</td><td>72</td></tr><tr><td>DRAM</td><td>8</td><td>Device</td><td>72</td><td>-1</td></tr></table></section><section id="System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~F1B7836F-EC8C-4599-B50C-D3052DF61A61~Length Matching"><h2>Length Matching</h2><table><caption>MD 1Rx16 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Max</th></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td>0.125</td></tr></table></section><section id="951AC82A-566C-4EC5-B4AC-AA9018494C94"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>7.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>BI2</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="49FB55BB-DC18-418D-A52B-F0616A10BAA8"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Outer</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4.5</td></tr><tr><td>BO2</td><td>SL</td><td>5.6</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>BI2</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="F79801AD-A573-4CE3-ADBE-33F396F82323"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Inner</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>20</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>BI2</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="C00935FE-0357-4A77-8BC6-77006905C1F2"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Outer</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>BI2</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length.</p></section><section id="905855AE-EB25-4ECC-BA37-DF2646427941"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>7.7</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>TL1</td><td>MS</td><td>5</td></tr><tr><td>TL2</td><td>MS</td><td>4</td></tr><tr><td>TL3</td><td>SL</td><td>30</td></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>B12</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="977F0B15-2398-4900-8D88-5966F5E90616"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Outer</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td></tr><tr><td>BO2</td><td>SL</td><td>2</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>TL1</td><td>MS</td><td>5</td></tr><tr><td>TL2</td><td>MS</td><td>4</td></tr><tr><td>TL3</td><td>SL</td><td>30</td></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>BI2</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="979CBBD2-1139-4E9A-8F5D-DF5008DCC81F"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Inner</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>16</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>TL1</td><td>MS</td><td>5</td></tr><tr><td>TL2</td><td>MS</td><td>4</td></tr><tr><td>TL3</td><td>SL</td><td>30</td></tr><tr><td>BI1</td><td>MS</td><td>0.7</td></tr><tr><td>BI2</td><td>SL</td><td>17</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="28A4AFF2-3280-43FD-B180-85C892887C22"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Outer</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>TL1</td><td>MS</td><td>5</td><td /></tr><tr><td>TL2</td><td>MS</td><td>4</td><td /></tr><tr><td>TL3</td><td>SL</td><td>30</td><td /></tr><tr><td>BI1</td><td>MS</td><td>0.7</td><td /></tr><tr><td>BI2</td><td>SL</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Max length to each DRAM: 1st DRAM: 73mm; 2nd DRAM: 90mm and inclusive of package length. System RFI/EMI may be in high risk if having long MS routing. Please refer to RF/EMC section - DDR RFI Mitigation for max microstrip BO/BI length requirements.</p></section><section id="452D3810-30A7-4008-9713-7052C8581D55"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="591D6FA6-7D17-42FE-A1B7-66F7EBE21670"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Outer</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>5.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="1329812C-3839-4BC5-936B-4B8024147D31"><h2>Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="38416E43-7962-4A56-B4EE-ADB68E106807"><h2>Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Outer</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>8</td></tr><tr><td>BO2</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 90</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="CFE15B74-F02E-42F5-90AE-6996A10B9D94"><h2>Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 75um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="F539AF1B-DC04-4F86-B7AA-AE8415D78838"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD 1Rx16 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>13</td></tr><tr><td>BO2</td><td>SL</td><td>25</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>10</td></tr></table><p>Max Length Total (mm): 200</p></section><section id="BFF3EFA1-3165-420F-B117-A14AB9388D70"><h2>SODIMM 1DPC Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.8mm</p><div><div>DDR5 SODIMM Type-3 8L Signals Topologies</div><image src="assets/images/1C838170-569D-44E8-A669-DBAF47053D6C.png" class="contentImage" /></div><div><div>DDR5 SODIMM Side-by-Side Placement Block Diagram</div><image src="assets/images/8EC29894-2FE9-4C37-AD29-E23333030CE8.png" class="contentImage" /></div><div><div>DDR5 SODIMM Back-to-Back Placement Block Diagram</div><image src="assets/images/083AADE8-B168-4D89-B70F-9F9ECFB913BB.png" class="contentImage" /></div><div><div>DDR5 SODIMM 1DPC Top-Pin Bottom-Pin Definition and Compensation</div><image src="assets/images/11E0903A-3430-4F7D-9498-5B7836983E28.png" class="contentImage" /></div><table><caption>SODIMM 1DPC Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 8 layer.</td></tr><tr><td>Layer assignment rules</td><td>Follow the reference design (RVP).
</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 transition vias.</td></tr><tr><td>Ground stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the max microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
DDR5: Byte Swapping is allowed within each x32 channel.
</td></tr><tr><td>MS BO and BI segment, PTH pattern</td><td>Keep DDR MS BO and BI as close as possible to reference board.</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr><tr><td>Unused signals</td><td>DDR signals on CPU which are not applicable for DDR5 can be left unconnected (example ALERT).</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, DQS</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA/CS, CLK, DQ, DQS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~BFF3EFA1-3165-420F-B117-A14AB9388D70~Length Matching"><h2>Length Matching</h2><table><caption>SODIMM 1DPC Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>CLK_P</td><td>-</td><td>DQS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-38</td><td>63.5</td></tr><tr><td>DQ</td><td>-</td><td>DQS</td><td>Byte (x8)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-0.5</td><td>0.5</td></tr><tr><td>DQS</td><td>-</td><td>DQS</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_P</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CS</td><td>Rank</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-2.5</td><td>0</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-6</td><td>6</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr></table></section><section id="DCA95F42-2265-4222-8E71-165685B98A57"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>20</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="CB06BE7C-8508-41F2-844B-6B3F9E0921B0"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-1/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="66145E27-582A-4AAF-92C9-86A267D82B18"><h2>Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>16</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="EEBEA653-C381-4DC9-884A-BC6F29E2C75E"><h2>Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-1/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>3</td><td /></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes of CLK and inclusive of package length.</p></section><section id="66AC0560-898C-4A11-ADF1-999EDAF1AC1F"><h2>Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="C9FB57DC-97AC-439C-B221-81C2F4980E29"><h2>Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQ, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>5.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="8DD11CFF-A3C6-4E68-8AC7-12D10C613154"><h2>Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="CB20DC96-8C8C-41C9-8AB8-18873EC2B038"><h2>Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), DQS, CH-0/CH-1/CH-2/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>8</td></tr><tr><td>BO2</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="4BEA14B0-F168-467F-8B52-6A41EEE4FD91"><h2>Mainstream, Mid Loss (ML), RCOMP, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 75um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="FBB8677A-0FC5-40D0-B4B7-2B40C70692B5"><h2>Mainstream, Mid Loss (ML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>13</td></tr><tr><td>BO2</td><td>SL</td><td>25</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>10</td></tr></table><p>Max Length Total (mm): 200</p></section><section id="D72AF912-BB9B-49AE-B5EA-E7E0B51F9151"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>7.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="02824E19-D5AD-417D-8C3D-EC04F6B5140F"><h2>Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CA/CS, CH-0/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4.5</td></tr><tr><td>BO2</td><td>SL</td><td>5.6</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="1A5A87BC-E056-4507-A4E9-87D4F041C62C"><h2>Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>7.7</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>1.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="56ABD7AF-8801-47EF-B9BF-6B47FE80B51F"><h2>Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-3</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Mainstream, Mid Loss (ML), CLK, CH-0/CH-3, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td></tr><tr><td>BO2</td><td>SL</td><td>2</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="B2B8A509-F831-4A1A-8A10-9E395B2EE0B2"><h2>LPDDR5/x</h2></section><section id="2683787A-ABE5-43C3-B165-D357C5C78D0E"><h2>LPCAMM2 x128 Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.8mm, Type-3, 0.9mm</p><div><div>LPCAMM2 x128  Type-3 PCB DQ, DQS, CA, CS, CLK Topology Diagram</div><image src="assets/images/FBFCA0BB-DB93-4063-8015-29D002EE89A5.jpg" class="contentImage" /></div><div><div>LPCAMM2 x128 Type-3 Reset and RCOMP Topology Diagram</div><image src="assets/images/715FA3D3-43E3-4E90-80EB-553CB063AA12.png" class="contentImage" /></div><div><div>LPCAMM2 x128 Type-3 CAMM Placement and Block Diagram</div><image src="assets/images/54D7B433-FFFD-4BD6-B30A-B7A6DF6437CD.png" class="contentImage" /></div><table><caption>LPCAMM2 x128 Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>LPCAMM2 connector</td><td>Intel recommends to follow the latest version LPCAMM2 connector CAD symbol from JEDEC Spec.</td></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 8 layers.</td></tr><tr><td>Layer assignment rules</td><td>Outer Row DQ signals on layer3 and Inner Row DQ signals on Layer 7. CAC Signals in layer 5.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>DQ/ RDQS/WCK CA/ CS/ CLK: Max 2 vias,
</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/ clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the maximum microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>WCK Tee-segment guideline</td><td>Route with max differential impedance available; higher length helps reduce jitter, keep min 5 mm.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel.
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at CPU side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, RDQS, WCK</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA/CS, CLK, DQ, RDQS, WCK</p><p>Pin group/Location: Outer</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: CA/CS, CLK, DQ, RDQS, WCK</p><p>Pin group/Location: Inner</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Via2</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>BI2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~2683787A-ABE5-43C3-B165-D357C5C78D0E~Length Matching"><h2>Length Matching</h2><table><caption>LPCAMM2 x128 Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="3402983A-C8B2-420E-90E9-1B551BA844A4"><h2>Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>14</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C0ECA510-47FC-4FC5-95E4-2B1912F89F8F"><h2>Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>7 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>6</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C8B1DCE4-911B-46A2-9054-92B7D04B24E7"><h2>Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>18</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="42B3BE3F-0130-4409-A7A6-EEC338FCE3DF"><h2>Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>4.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>6 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>8.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="BBECBD21-6FB5-484B-A32F-209D9CBEBA32"><h2>Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>15</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="78D27F7B-39EF-4ADE-9D31-1AE6AC8DED01"><h2>Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>4.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>10-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>5.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="00D6B242-E6F1-48E0-80A4-7ADCCE9EE86F"><h2>Mainstream, Mid Loss (ML), RCOMP, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, Mid Loss (ML), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 75um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="FBA77E66-161F-499D-87E9-482E44AA72D9"><h2>Mainstream, Mid Loss (ML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Mid Loss (ML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, Mid Loss (ML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>40</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="3ABD67E1-0B37-4951-A385-EB339B8E8FF8"><h2>Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>18</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="9B9A868A-25A8-45DB-8B70-156DAE1F2C2D"><h2>Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>14 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8F5CED27-C70C-4365-B037-6248481402F3"><h2>Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>16.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="378B0BE4-3EC7-4060-AE21-6E825291FB1A"><h2>Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>LPCAMM2 x128 Type-3 Mainstream, WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>4.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>7.5 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>7.5</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9"><h2>MD x32 Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><div><div>LPDDR5/x x32 Type-3 PCB DQ, DQS, CA, CS, CLK Topology Diagram</div><image src="assets/images/2A9BDED5-ADB6-460F-AEF8-38F526995D1F.JPG" class="contentImage" /></div><div><div>LPDDR5/x x32 Type-3 Reset and RCOMP Topology Diagram</div><image src="assets/images/B1FCA88A-6341-42AE-BEA3-CB14884C5378.png" class="contentImage" /></div><div><div>LPDDR5_x x32 Type-3 Memory Down Placement and Block Diagram</div><image src="assets/images/1E03391B-6DAE-4C14-8435-B7C73D0283F4.png" class="contentImage" /></div><table><caption>MD x32 Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 10 layers.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/ clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the maximum microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel.
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at CPU side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, RDQS, WCK</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA/CS, CLK, DQ, RDQS, WCK</p><p>Pin group/Location: Outer</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DRAM</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: CA/CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Via2</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>BI2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>DRAM</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1_1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM0</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2_1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>18</td></tr><tr><td>BI1_2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM1</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>BO2_2</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>20</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>22</td></tr><tr><td>BI1_3</td><td>Trace</td><td>20</td><td>21</td></tr><tr><td>DRAM2</td><td>Device</td><td>21</td><td>-1</td></tr><tr><td>BI2_3</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Via5</td><td>Via</td><td>23</td><td>24</td></tr><tr><td>BI1_4</td><td>Trace</td><td>24</td><td>25</td></tr><tr><td>DRAM3</td><td>Device</td><td>25</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching"><h2>Length Matching</h2><table><caption>MD x32 Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="4B521411-2764-44AB-8275-A83AA2442458"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>8 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8932FDA9-73C7-44E3-AC9E-FE912B8F131A"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>9 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="876A6F7E-5D68-491D-AA02-AF69A6BBE1F1"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>4</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A5A1E411-179B-45C4-B34F-DD658B4C5472"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>9</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>6</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>4</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="B2797D3C-E12A-467B-A79D-05A97EC77555"><h2>Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 75um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="B0E25762-8F9A-474F-A6BA-7FF657953E63"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>40</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr><tr><td>BI2</td><td>SL</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="12899D87-969F-4EE9-B824-18472E212BDF"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>19 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>14</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="3E352047-6B3B-413E-B5D9-D03176EE3647"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>8.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>18 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>8</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="9CD8FACF-C344-49F8-90A6-AA1B6EBADE37"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>13-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E4310869-B9D1-4858-8BFD-506477B7DCB9"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>14-BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A7C669CC-2262-4A2E-8DF9-D1759D155C8A"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>6</td><td /></tr><tr><td>BO3</td><td>SL</td><td /><td>15 - BO2</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="7617A5CC-15F0-4A1D-9FCF-86EE3002FADD"><h2>MD x32 Type-4</h2><p>Pcb Type &amp; Thickness: Type-4 2-x-2+, 0.8mm</p><div><div>LPDDR5/x x32 Type4 DQ, RDQS, WCK, CA, CS, CLK Topology Diagram</div><image src="assets/images/83115524-7470-4DED-B6BB-9C90F3EFDB91.JPG" class="contentImage" /></div><div><div>LPDDR5/x x32 Type-4 Reset and RCOMP Topology Diagram</div><image src="assets/images/D713CAD2-8D5F-4982-822D-FECA648D45D0.png" class="contentImage" /></div><div><div>LPDDR5_x x32 Type-4 Memory Down Placement and Block Diagram</div><image src="assets/images/50DBD000-71F2-4C02-93EB-DB8D7BAF719F.png" class="contentImage" /></div><table><caption>MD x32 Type-4 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-4 (2-x-2+) stackup with minimum of 10 layers.</td></tr><tr><td>Layer assignment rules</td><td>Outer row DQ on layer 2, Inner row DQ on layer 4, CAC can be on layer 6/8. Please follow RVP / Clip files for the layer assignment details.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>DQ/ RDQS/ WCK: max 2 vias ; Only micro-vias allowed.
CA/ CS/ CLK: max 2 vias; Both micro-vias &amp; PTH allowed.
</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / Clip files.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing. Do not apply serpentine routing in the break-out region.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel. 
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at CPU side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>DQ, RDQS, WCK</td><td>2</td><td>Only Micro Vias allowed</td></tr><tr><td>CA/CS, CLK</td><td>4</td><td>2 micro via and 2 PTH</td></tr><tr><td>RCOMP</td><td>2</td><td /></tr></table><p>Signal Group: CA/CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner, Outer</p><p>Channels: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>DRAM</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1_1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM0</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2_1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>18</td></tr><tr><td>BI1_2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM1</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>BO2_2</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>20</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>22</td></tr><tr><td>BI1_3</td><td>Trace</td><td>20</td><td>21</td></tr><tr><td>DRAM2</td><td>Device</td><td>21</td><td>-1</td></tr><tr><td>BI2_3</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Via5</td><td>Via</td><td>23</td><td>24</td></tr><tr><td>BI1_4</td><td>Trace</td><td>24</td><td>25</td></tr><tr><td>DRAM3</td><td>Device</td><td>25</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~7617A5CC-15F0-4A1D-9FCF-86EE3002FADD~Length Matching"><h2>Length Matching</h2><table><caption>MD x32 Type-4 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="3C55D26C-DF6D-4F41-BF35-2EE0BCB70C95"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C9DEEFBA-7BC9-427D-954E-0DC6750ECDAD"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA/CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="EE82814E-196C-494F-A5BD-37597C8959BB"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="5E91F4AE-8A37-4AEC-A6D1-36891889DEB2"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="827C0516-9256-429E-8CBB-396FE92BC3F1"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E2B093DB-A22C-4E63-80B2-207CB708D9AD"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="0326A139-48B8-4CF3-BCA1-87FF6EEC485F"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="99E6765B-2670-42E5-A889-9FE6940D3DEC"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8895650F-9B30-4025-B3FA-6D43E6CC8976"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E525688D-B7A7-4188-9906-D22B119A2E7B"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="E18792E9-F42D-44C5-A80E-D4E5C2A91E7A"><h2>Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 75um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="6C9C09D6-B32E-4138-85C6-3EBCE1471F0B"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>13</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr><tr><td>BI2</td><td>SL</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="C9430F6F-F0CC-459D-84EE-43AE99E9F356"><h2>EMC General Considerations</h2></section><section id="6E7700AB-68FA-4CFE-8985-0428AFA31998"><h2>Ground Ring</h2><p>PCB ground (GND) rings on all layers with GND PTH vias are recommended along the edge of the board. Multiple mounting holes should be used connecting the PCB GND to chassis ground. It can significantly reduce the PCB edge coupled noise. </p><div><div>Guidelines for PCB GND Ring and GND Stitching Vias</div><image src="assets/images/5A60A910-6BE8-4B8A-8FA7-D49BF5A22FAB.png" class="contentImage" /></div><p>Multiple GND stitching vias are required on all mechanical mounting pads including for internal device modules (e.g. SSD, WiFi module) and I/O connectors (e.g. USB, DP) throughout the platform.</p><div><div>Ground Ring with Ground Vias</div><image src="assets/images/73AE7749-1F24-4278-9754-3F3977DC0EFD.png" class="contentImage" /></div></section><section id="A0AFAE3F-1072-402C-B292-57C7B4333136"><h2>Connector Decoupling</h2><p>Place a decoupling capacitor (0.1 uF, 0402 or smaller) on the power pins of all internal and external connectors to reduce power noise. These connectors include HDMI, DP, eDP, USB, Type C, FPC connectors, M.2, PCIe edge connector, etc.</p><div><div>Decoupling Capacitors Placement on Connector Power Pins</div><image src="assets/images/0D884E86-9559-4F40-BA8C-8BA0EB0C0530.jpg" class="contentImage" /></div></section><section id="278F40D2-BB7B-41E8-B471-9782AFF5E359"><h2>Crossing Splits in Reference Plane</h2><p>Crossing a split in the reference plane increases emissions from signal traces.  Avoid crossing plane splits by moving the traces or reshape the reference plane.</p><div><div>Avoid Signal Traces Routings Across Split Planes</div><image src="assets/images/415351BA-B13E-4311-9812-9C939D0E3126.jpg" class="contentImage" /></div></section><section id="9C658E8E-EB6B-4C96-ABB6-AD0D5CD1C420"><h2>Reference Discontinuity</h2><p>Changing reference plane from GND to power plane, or from power plane A to power plane B, may significantly increase noise emission. It is recommended to have stitching capacitors (0.1 uF, 0402 or smaller) to bridge the two reference planes and provide current return path and the stitching capacitor must be placed as close as possible to the signal trace.</p><div><div>Reduce Signal Referencing Discontinuities Impact</div><image src="assets/images/8A91911B-5BF5-45C9-8A3F-5EB2373B6697.png" class="contentImage" /></div></section><section id="60640260-A000-4BAF-9ECF-674A3AC54E29"><h2>EMC Audio</h2></section><section id="FB2DDE12-8709-4F1E-96F0-B9D05DE95AED"><h2>Audio ESD Protection</h2><p>Audio jack needs to have ESD protection. The ESD diodes need to connect to digital / chassis ground.</p><div><div>Audio Jack ESD Protection</div><image src="assets/images/1CC1E896-D820-456B-99D7-4A549F7CD896.jpg" class="contentImage" /></div></section><section id="9B1E4989-CCB4-424E-8036-51351ADF40D1"><h2>DMIC EMI/ RFI Risk</h2><p>DMIC clock may have EMI/ RFI risk due to its high-order harmonics.  </p><p>It is recommended to have stripline routing and a placeholder for an RC filter before being routed in microstrip/ cable to reduce high-frequency harmonics. </p><p> The RC value may vary according to the board design to meet the electrical requirements.</p><div><div>Routing Requirements and RC Filter for DMIC Clock</div><image src="assets/images/ACA28F37-0848-492C-9A1C-1986AF615BA2.jpg" class="contentImage" /></div></section><section id="83CC164E-ECED-4A9E-8AD7-C16D1E856C53"><h2>EMC Component Selection</h2></section><section id="6895396B-2FF4-4BFB-A99E-D4C873CF8DF4"><h2>Common Mode Choke Selection</h2><p>The common mode choke (CMC) selection is shown below.</p><p>Alternatively, PCB CMC can be also considered for DP 1.4, DP 2.0, eDP 1.4, eDP 1.5, Type-C USB+DP (10 Gbps), USB3.2 Gen 1 and USB3.2 Gen2 signal. Refer to #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><table><tr><th>Interface</th><th>Data Rate</th><th>CMC Placement</th><th>CMC Cutoff Frequency (3dB Bandwidth)</th><th>CMC Insertion Loss</th><th>CM Rejection (10-dB Band)</th><th>$[internal] Reference Part</th></tr><tr><td>DP 1.4/ HBR3.0</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>DP 2.0 / UHBR 10</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>DP 2.1 / UHBR 20</td><td>20 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;0.62 dB @ 10GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB542HS2</td></tr><tr><td>eDP 1.4</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>eDP 1.5</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt; 10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8 - 3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.0 (ALS topology with Post channel length &lt;=1 Inch)*</td><td>6 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt; 10 GHz</td><td>&lt; 1.2 dB @ 5 GHz, &lt;2.02 dB @3.0 GHz</td><td>1.8 - 3.8 GHz</td><td>DLM0NSM900HY2D</td></tr><tr><td>HDMI 2.0 (ALS topology with Post channel length &gt;&gt;1 Inch)*</td><td>6 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;6 GHz</td><td>&lt;0.80 dB @1.5 GHz, &lt;1.50 dB @3.0 GHz</td><td>0.3-3.8 GHz</td><td>DLM0QSB350HY2</td></tr><tr><td>HDMI 2.1</td><td>12 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.0 dB @ 6 GHz</td><td>0.3-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>Type-C USB+DP</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>USB2.0**</td><td>480 Mb/s</td><td>&lt;25 mm routing length from connector</td><td></td><td>&lt;0.2 dB @240 MHz</td><td>0.5-2.0 GHz</td><td>DLW21SN900SQ2L</td></tr><tr><td>USB3.2 Gen 1</td><td>5 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;7.5 GHz</td><td>&lt;1.5 dB @2.5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>USB3.2 Gen 2</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr /></table><p>* Refer to SI section for next level details about HDMI 2.0 ALS topology and channel length-based CMC section. </p><p>** Common mode chokes with a target common mode impedance of 80 to 90 Ohm at 100 MHz generally provide adequate noise attenuation for USB2.0. </p></section><section id="C2397E02-BCC8-4234-8BD4-F207BE2622AE"><h2>CMC Placement Guideline for USB3 Interface</h2><table><tr><th>Port Usage Scenario</th><th>CMC Guideline</th></tr><tr><td>USB3 only</td><td>Place Tx CMCs; Rx CMCs are optional</td></tr><tr><td>USB3 &amp; DP</td><td>Place both Tx and Rx CMCs due to emission from DP </td></tr><tr><td>USB3 &amp; TBT</td><td>Do not place either Tx or Rx CMCs</td></tr><tr /></table></section><section id="D0C244C6-EDDB-423D-85D0-F075A2D03731"><h2>ESD Diode Selection</h2><p>ESD diode selection recommendations below only apply to interfaces with: </p><ul><li><p>Hotplug input/output port application (external ports that exposed to end user) </p></li><li><p>Direct connection between SOC and connector (Eg, without redriver / retimer in between) </p></li></ul><p>For interfaces that require retimer: </p><ul><li><p>Intel retimer: Please refer to Thunderbolt retimer or controller documentation for more details, document number can be found in PDG chapter EMC/RF Reference Documents.  </p></li><li><p>Third party retimer: Customer may contact vendor for necessary ESD protection. </p></li></ul><p>For further ESD design optimization, customer may refer to Chapter System Efficient ESD Design (SEED) for more details. </p><table><tr><th>Interface</th><th>Data Rate</th><th>ESD Diode Placement</th><th>ESD Diode Shunt Capacitance</th><th>ESD Diode Rdyn</th><th>ESD Diode Reverse Working Voltage</th><th>$[internal]Reference Part</th></tr><tr><td>DP 2.1 HBR3 (Data)</td><td>8.1 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.4 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr><td>DP 2.1 UHBR 10 (Data)</td><td>10 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.35 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr><td>HDMI 2.1 Direct Connect Rate  6 Gbps (Data)</td><td> 6 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.4 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr><td>HDMI 2.1 Direct Connect Rate &gt; 6Gbps(Data)</td><td>&gt; 6 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.4 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr><td>HDMI connector HPD/DDC pins</td><td></td><td>&lt; 25 mm routing length from connector</td><td></td><td></td><td>5.0 V</td><td>PESD5V0H1BSF</td></tr><tr><td>Type-C USB+DP</td><td>10 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.35 pF</td><td>&lt; 0.5 Ohm</td><td>1.0 V</td><td>ESDL2011,ESDL2012</td></tr><tr><td>Type-C connector CC1/CC2 pins</td><td></td><td>&lt; 25 mm routing length from connector</td><td></td><td></td><td>5.5 V</td><td>ESD131-B1-W0201</td></tr><tr><td>Type-C connector SBU1/SBU2 pins</td><td></td><td>&lt; 25 mm routing length from connector</td><td></td><td></td><td>5.5 V</td><td>ESD108-B1-CSP0201</td></tr><tr><td>USB2.0</td><td>480 Mbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 1.5 pF</td><td>&lt; 0.8 Ohm</td><td>5.5 V</td><td>ESD131-B1-W0201</td></tr><tr><td>USB3.2 Gen1</td><td>5 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.5 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>ESD102-U1-02ELS</td></tr><tr><td>USB3.2 Gen2</td><td>10 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.35 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr /></table></section><section id="096190E9-6369-46F5-8F6F-B0422E8AB085"><h2>Other Component Selection</h2><table><tr><th>Interface/ IO Connector </th><th>Component Requirement</th><th>Recommended Part Number/ Part Value</th></tr><tr><td>AC JACK</td><td>Ferrite bead on power and ground pins of AC JACK </td><td>BLM18SG121TN1 (up to 3 A) / BLM31SN500SH1 (up to 12 A)</td></tr><tr><td>DMIC</td><td>22  + 27 pF (Placeholder)</td><td /></tr><tr><td>SPI</td><td>Placeholder for shunt capacitor (value TBD)</td><td /></tr><tr><td>Type-C connector CC pins</td><td>Decoupling capacitors on CC1 and CC2 pins </td><td>Refer to USB PD Specification, if not 200 pF as recommendation.</td></tr><tr><td>Type-C connector Tx/ Rx AC caps</td><td>AC caps for Tx, Rx lanes</td><td>In order to avoid EOS damage due to shorting between VBUS and adjacent pins, AC cap with voltage rating &gt;= 50 V is required for both Tx and Rx lanes.  The AC cap needs to be next to the connector and followed by ESD diode.</td></tr><tr><td>Type-C connector VBUS pins</td><td>Ferrite bead on VBUS</td><td>Optional. Selection based on current rating requirement of the platform.</td></tr><tr><td>Type-C connector VBUS pins</td><td>Decoupling capacitors on VBUS signal pins (x4)</td><td>0.1 uF</td></tr><tr><td>Voltage regulator</td><td>EMI filter at the voltage input (ferrite, diode, resistor)</td><td>Refer to the tab on EMC Voltage Regulator.</td></tr><tr><td>XTAL circuit</td><td>Series 0 Ohm resistors</td><td>Refer to the tab on EMC XTAL RF Immunity.</td></tr><tr /></table><div><div>Components for Type-C Interface</div><image src="assets/images/6E31AA96-2983-4F60-A655-BD8713608D07.jpg" class="contentImage" /></div><div><div>AC Capacitors Voltage Rating for Type-C TX and RX</div><image src="assets/images/D2076279-5906-4226-850E-B395920AE712.jpg" class="contentImage" /></div><div><div>Ferrite Bead for Power and Ground Pins of AC Jack</div><image src="assets/images/6F0E83A8-BA9A-48AA-A641-80264ADEB136.jpg" class="contentImage" /></div></section><section id="EA717ED3-1637-480B-B6B7-AF7E98A76664"><h2>PCB CMC</h2><p>Refer to #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><div><div>PCB Common Mode Choke Design</div><image src="assets/images/53BC6784-E404-4C15-BBC2-F3764CF49124.png" class="contentImage" /></div></section><section id="85386260-9C87-4536-949F-E5D90A602E56"><h2>System Efficient ESD Design (SEED)</h2><p>SEED defines an ESD robustness design concept that assures matching between PCB protection components and IC IO behavior during system ESD discharges event. This design concept is applying to hotplug input/output port application, that includes USB2, USB3, Type-C, Display Port, and HDMI.
</p><div><div>SEED Block Diagram</div><image src="assets/images/A26B369B-903C-41F2-86A0-B6B29A15A0C6.jpg" class="contentImage" /></div><p>Refer to Intel System Efficient ESD Design (SEED) Models User Guide (# 702999) for step by step simulation using ADS* and Hspice*. 
</p><div><div>Intel SEED Analysis Template</div><image src="assets/images/1CD408C3-EEB5-4600-A83E-B0CC4FA61473.jpg" class="contentImage" /></div></section><section id="1C20DEF6-B27C-4033-B516-530DC8284814"><h2>EMC Mechanical Consideration</h2><p>Mechanical design of the system plays a critical role in meeting requirements for EMI, ESD, RFI, RF Immunity and EFT. The broad categories of consideration in mechanical design are chassis design, connector selection and grounding, high speed cable design and grounding. Refer to Intel White Paper #602554 "Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility" for detailed design guidelines.</p></section><section id="FD04A23A-C7A1-4938-8C2C-FB799D8381CC"><h2>Chassis Design Considerations</h2><p>It is recommended to have conductive coating used for chassis covers (in case of plastic chassis) and coating should also cover the chassis sidewalls. Refer to Intel White Paper #602554 for guidelines on the coating thickness and selection criteria.</p><div><div>EMI Coating on Non Metallic Chassis</div><image src="assets/images/D5421301-75FC-4A9F-BB64-8C13C3C90BA1.jpg" class="contentImage" /></div><p>Conductive contacts along the mating interface between two covers of the chassis are required to reduce the size of the openings between chassis covers. Left figure below shows the chassis contact impact between the C and D faces of the chassis. Mounting holes for screws that are used to secure the motherboard to the chassis or between chassis faces should not have non-conductive coating and the PCB solder mask exposed for the screw to make contact to the PCB ground. The metal back-plate of the LCD screen and back-plate of the keyboard should not be left as a floating metal, and they should be properly grounded. Refer to Intel White Paper #602554 for further guidance on the contact between chassis faces. </p><div><div>Conductive Contacts for Chassis Faces and PCB Ground</div><image src="assets/images/FCB64004-F75B-4E36-8310-5922165ECE07.jpg" class="contentImage" /></div><p>The metal shell of IO connectors, such as USB3, HDMI etc. should make contact to the chassis either using EMI gaskets of metal fingers in the chassis. Figure in right shows a block diagram of gasket making connection between IO connector and chassis. For the commonly used fabric-over-foam gaskets to be effective, a minimum of 20% or higher compression is required.</p><div><div>Gasket with Compression to Connect IO Connector and Chassis</div><image src="assets/images/F96BAA8D-3FDE-42A8-98DA-6B6D919345CB.jpg" class="contentImage" /></div><p>The receptacle connector should have good area of contact to the printed circuit board. Figure below shows an example of metal fingers in chassis for IO connector contacts.</p><div><div>Metal Fingers in Chassis for IO Connector Contact</div><image src="assets/images/B47803B7-F031-4D95-AEE5-13BAD0D3BD81.jpg" class="contentImage" /></div><p>The thermal solution (heat pipe, cold plate) should be grounded to eliminate/reduce  any resonance effects that could amplify noise in vicinity. EMI gasket material can be applied to ground the thermal solution at multiple locations (either to PCB ground or chassis ground). Grounding near the fins is also recommended. Refer to Intel White Paper #602554 for further guidance on the thermal solution grounding.</p><div><div>Thermal Solution Grounding</div><image src="assets/images/F60353DE-AE82-4DAA-A6E6-CAFC04885366.jpg" class="contentImage" /></div></section><section id="6F960B7F-F7CA-4DA9-BCFF-EBDF22E5E464"><h2>Internal Cable/Connector Routing and Shielding</h2><p>Cable Routing</p><p>In a typical laptop system, several internal cables are used to connect to components such as speakers, displays, daughter cards etc. The routing of the internal cables is critical to reduce the amount of noise coupling to the sensitive circuits or nearby radio antennas, especially for the cables without good shielding. Routing cables close to the aggressor like DDR, HSIO, and SSD, could result in critical radio frequency interference (RFI) and EMI (regulatory) issues. For further guidelines on cable routing, refer to Intel White Paper #602554.</p><p>Cable and connector shielding</p><ul><li><p>A shielded micro-coax cable assembly or 3-layer FPC cable are recommended for high-speed signals.</p></li><li><p>The method by which the shield layers of a cable are well contacted to ground has a significant impact on mitigating the noise radiation. A floating shield layer does not provide a return current path and may even make the noise radiation worse. </p></li><li><p>The shield layer(s) of the cable should make contact to the plug shell (ground) of the cable.</p></li><li><p>In addition, the receptacle of the cable should have ground contact to the PCB ground at multiple locations or to the chassis through the gasket.</p></li></ul><div><div>Grounding Scheme for Internal Cable and Connector</div><image src="assets/images/77CC48B5-1D1F-443F-96D1-D749273D6A61.png" class="contentImage" /></div><div><div>Examples of ground contacts on the receptacle of the cable and connector</div><image src="assets/images/533189EA-9F8D-4217-B9A0-1E9486285ED3.png" class="contentImage" /></div></section><section id="93663956-8A84-44B0-84FB-1A2A7CE112A7"><h2>Type-C Receptacle Connector Selection</h2><p>Following are the recommendations for USB Type C, A receptacle connector selection.</p><div><div>Connector Selection and RFI Mitigation</div><image src="assets/images/23F2CD34-3D9D-4158-8C90-E2378DDEADF3.jpg" class="contentImage" /></div><div><div>Avoid Holes and Slits in Type-C Receptacle Connector</div><image src="assets/images/32B38E4A-903F-43E8-9A34-825E10EAF259.jpg" class="contentImage" /></div></section><section id="A49158B6-FD13-47F1-A6B1-39880079674C"><h2>Antenna Barricade Technology</h2><p>Technical white paper (#636597) is available to mitigate the RFI noise using Antenna Barricade Technology. The purpose of the white paper is to promote antenna barricade technology and to explain how to design effective barricades using off-the-shelf Wi-Fi antennas. This technology contrasts to conventional EMI shields that are applied to motherboard platform noise sources. The design choice (antenna barricade, conventional EMI shields, or the combination of two) has to be made before chassis designs where barricade or metallic wall is formed as shown in the whitepaper.
10~15 dB RFI reduction is achieved using antenna barricade across entire Wi-Fi frequency bands up to 7.125 GHz. 
Barricade technique can provide several advantages over conventional on-board EMI shields:
</p><ul><li><p>Relatively easy to achieve high broadband RFI shielding effectiveness with low BOM cost.</p></li><li><p>No dependency on heat solutions (active, passive) or PCB technology (Type-3 or Type-4).</p></li></ul><p>A legal agreement is required to use the Intel Antenna Barricade Technology. Contact Intel field representative for additional details.</p></section><section id="9126B7EF-FEF1-4317-B81C-EC449F3C2AFD"><h2>Crystal RF Immunity</h2><p>The crystal oscillator that provides the input clock to the CPU has been identified to be very sensitive to RF power from nearby radios.  Radiated power from internal WWAN and WLAN antennas as well as from external WWAN/ WLAN devices placed near the platform can couple to the crystal and corrupt the clock signal causing issues such as screen flickering and system hang. Similarly the crystal used with the Thunderbolt retimer is very sensitive to RF power, and noise from nearby antennas can result in connection loss with the device plugged into the Thunderbolt port. Refer to retimer collaterals (document number: #572046) for XTAL specifications. The following RF Immunity Guidelines apply to both the 38.4 MHz crystal, RTC (real-time clock) crystal as well as the Thunderbolt/ retimer crystal.</p><ul><li><p>Follow crystal routing guidelines very carefully. (Refer to XTAL design guidelines section).</p></li><li><p>Implement a ground ring surrounding crystal and related components. Refer to below figure. Do not connect external load caps to GND ring, but rather directly to GND plane on adjacent layer.</p></li><li><p>Use a shielded crystal component.</p></li><li><p>Ensure that external high speed IO (SATA, USB3.x/2/1.x, DP) and internal high speed IO (PCIe) traces are not routed in close proximity to the crystal components and traces (XTAL_IN/OUT).</p></li><li><p>Place crystal far away from antennas and potential RF power coupling paths such as unshielded/ungrounded cables. Exact distance needed depends on platform design. Platforms without board shield may have higher risk.</p></li><li><p>Chassis shielding and design plays a critical role in RF immunity. Refer to the EMC Mechanical Considerations section.</p></li><li><p>0 Ohm resistors R1 and R2 are required as potential stuffing options. Design a common footprint for the 0 Ohm resistor (default stuffing), such that other SMT component such as a CM filter or ferrite beads can be stuffed. Potential stuffing options include a common mode choke or two ferrite beads. The common footprint should be placed as close as possible to CPU side (not XTAL side). </p></li></ul><p>The following RF guideline apply to RTC (real-time) crystal</p><ul><li><p>Design a footprint for the RF cap on the power plane (VCCRTC) for RTC. The capacitance of the stuffed RF cap should be tuned with respect to the potential unintended RF power. The footprint should be as close as possible to CPU side.</p></li></ul><div><div>RF caps placement recommendation for RTC crystal</div><image src="assets/images/3D9BABAB-150D-4ADA-A8B2-4F27DA1BD576.png" class="contentImage" /></div></section><section id="47EA7D2E-67CB-4C2A-BD8D-0C6F6F6E5E5F"><h2>XTAL Ground Ring Requirements</h2><p>Adding a ground ring surrounding the crystal component, related components and routing can help reduce RF immunity risk.</p><div><div>Guidelines for XTAL Ground Ring Implementation and Components for RF Immunity</div><image src="assets/images/3A36C19B-2DEA-4297-9884-1A0EEA03E7B2.png" class="contentImage" /></div></section><section id="6CAB02E0-C146-4F8A-9C0B-45845806AA83"><h2>Memory RFI Mitigation</h2><p>Memory interface and DRAM devices generate narrowband and broadband RFI noise. The noise may interfere with radio bands. The following guidelines help to reduce the RFI risk due to memory. </p></section><section id="B1289278-ADD5-412A-BBAF-C3CD34C8CC7D"><h2>Memory RFI Mitigation Consideration</h2><table><tr><th>Design Area</th><th>Wi-Fi only designs</th><th>Wi-Fi and WWAN/ 5G designs</th></tr><tr><td>Memory signals on Type-4 board</td><td>Fully stripline required </td><td>Fully stripline required </td></tr><tr><td>Memory signals main routing on Type-3 board</td><td>Main routing fully stripline required</td><td>Main routing fully stripline required</td></tr><tr><td>Memory signals breakout routing on Type-3 board</td><td>DQ microstrip breakout signals &lt;= 6.5 mm
CLK, WCK, DQS, CA microstrip breakout signals &lt;= 9 mm</td><td>DQ microstrip breakout signals &lt;= 6.5 mm
CLK, WCK, DQS, CA microstrip breakout signals &lt;= 9 mm</td></tr><tr><td>Memory device (SODIMM, solder down memory) shielding</td><td>Required antenna distance needs to be considered based on system dependency</td><td>Required antenna distance needs to be considered based on system dependency</td></tr><tr><td>Exposed memory power planes referenced to ground</td><td>RF capacitors are recommended</td><td>RF capacitors are recommended</td></tr><tr><td>Exposed memory power planes referenced to memory signals</td><td>On-board shield required and RF capacitors are required</td><td>On-board shield required and RF capacitors are required
Additional RF capacitors for WWAN interfere frequencies may require </td></tr><tr><td>Memory Radio Frequency Interference Mitigation (RFIM) Enabling</td><td>Recommended. Please refer to Intel White Paper # 640438</td><td>Recommended. Please refer to Intel White Paper # 640438</td></tr><tr /></table></section><section id="4958ADE2-E981-4EED-8E16-6FE17E6531A7"><h2>Memory Signals Design Guidelines</h2><p>It is recommended that DQ/ CLK/ DQS/ WCK/ CA signals are routed in inner layers, or the microstrip breakout trace length is required to be minimized as table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing. 
</p><table><tr><th>Signal Types</th><th>Total Microstrip Breakout Length (mm)</th></tr><tr><td>DQ</td><td>&lt;= 6.5</td></tr><tr><td>CLK, WCK, DQS, CA</td><td>&lt;= 9</td></tr><tr /></table><p>* BI microstrip length should be  1.5 mm based on system dependency.</p></section><section id="0886105D-A20B-431F-A9B6-DA90AC2A7940"><h2>Memory Power Plane Routing Guidelines</h2><p>It is recommended to embed memory power planes in inner PCB layers. If embedding memory power plane is not possible, please consider the following design guide: </p><p>When exposed memory power planes (VDD2/VDDQ) are referenced to solid GND, and memory data rate falls into Wi-Fi 2.4 GHz/ 5 GHz/ 6 GHz and WWAN radio bands, exposed memory power planes can radiate narrowband RFI noise at data rate frequency. </p><ul><li><p>Recommend adding platform RF capacitors to mitigate power plane noise (refer to exposed memory Power plane RF capacitors decoupling below). </p></li><li><p>Recommend shielding exposed memory power planes or add absorber. </p></li><li><p>If data rate does not fall into radio bands, the platform RF capacitors guideline can be optional. </p></li></ul><p>When exposed memory power planes are referenced to memory signals, exposed memory power planes can radiate both narrowband and broadband RFI noise. </p><ul><li><p>Require platform RF capacitors to mitigate power plane noise (refer to exposed memory power plane RF Capacitor placement as below). </p></li><li><p>Require shielding on exposed memory power planes or add absorber. </p></li><li><p>Highly recommend avoiding surface memory power plane reference to memory signal, instead, surface memory power planes shall be referenced to solid GND plane in adjacent layer. </p></li></ul><div><div>RFI Suppression Guidelines on Memory Signal and Power Plane Exposure</div><image src="assets/images/D07D6602-E629-4F57-8612-2C9059B6669C.png" class="contentImage" /></div><div><div>Exposed Memory Power Plane RF Decoupling Capacitors</div><image src="assets/images/7370EAD5-2C82-4E83-A39C-B4E9F746A4CC.png" class="contentImage" /></div><p>Memory power plane could be shared or separated based on design configuration. </p><p>RF decoupling capacitors are paired in groups. </p><ul><li><p>0402 12 pF and 0402 2.2 pF </p></li><li><p>0201 15 pF and 0201 3.0 pF </p></li></ul><p>RF decoupling capacitors pairs placement.</p><ul><li><p>&lt; 4 mm proximity from CPU and memory devices </p></li><li><p>Pair-to-pair distance &lt; 12 mm. </p></li><li><p>Evenly distributed. </p></li></ul></section><section id="D3BAA5F6-B8A4-420C-B105-CC06774662FD"><h2>Memory Devices</h2><p>Memory devices (ex. DRAM, SODIMM, LPCAMM2) can radiate broadband and narrowband RFI noise and may cause radio frequency interference. A combination of EMI shield and antenna placement is one of the solutions to mitigate noise from memory devices. </p><p>SODIMM memory devices can cause higher RFI noise than the soldered down DRAM devices and it is recommended to use an EMI shield for the SODIMM memory devices and/or use the DDR RFI Mitigation (RFIM) software feature.</p><p>Refer to the sections On-Board Shielding and Intel DDR RFI Mitigation (RFIM) Software Feature for more information.</p></section><section id="3114E4E9-2C66-4656-B351-93D49FFED27E"><h2>LPCAMM2 PCB Design Guidelines</h2><ul><li><p>Avoid exposed power planes under the LPCAMM2 connector region.</p></li></ul><p>It is recommended to route ground (GND) planes in the LPCAMM2 connector area on motherboard on both top and bottom layers. Avoid routing any power shapes in this region to reduce any power plane noise coupling to LPCAMM2 backplate or module. Distribute GND stitching vias across the GND plane.</p><div><div>Avoid Exposed Power Planes Under the LPCAMM2 Connector Region</div><image src="assets/images/B2986B1B-1567-44F5-B8DE-005C2118C524.png" class="contentImage" /></div><ul><li><p>LPCAMM2 backplate grounding and module retention screws</p></li></ul><p>For improved RFI performance, it is recommended to ensure a ground connection between the LPCAMM2 module and the PCB.</p><ol><li><p>Expose ground pads with multiple ground stitching vias around mechanical mounting/screw holes on the bottom side of the motherboard PCB (to allow ground contact of the backplate).</p></li><li><p>A backplate with a custom nut (or EMI washer, alternatively) is recommended to ensure ground connection between back plate and PCB bottom layer ground. </p></li><li><p>The recommended backplate and threaded insert/custom nut dimensions are the following figure (in mm).</p></li><li><p>Conductive screws without any coating/paint are recommended to secure the module to the motherboard. The screw's dimensions guidelines (in mm) are based on a recommended LPCAMM2 module-level shield. </p></li></ol><div><div>Backplate with threaded insert or nut for ground contact to PCB</div><image src="assets/images/932A6990-9ABB-4A6F-BC31-2BD214A9B8AC.png" class="contentImage" /></div><div><div>Recommended LPCAMM2 module screw dimensions</div><image src="assets/images/74D361FE-374C-45C3-8283-57C0166F1F68.png" class="contentImage" /></div><ul><li><p>LPCAMM Module-level Shield</p></li></ul><p>A module-level EMI shield can be installed on the LPCAMM2 module as illustrated in the pictures below. The shield must make ground contact to the ground ring on the periphery of the module. A top plate/EMI shield with conductive foam gaskets can be used to achieve the ground contact of the shield with the module PCB. The figures below show the recommended dimensions for the shield and conductive gaskets.</p><div><div>Optional on-module shield for LPCAMM2</div><image src="assets/images/D7C82FE3-7E11-400E-B3C2-B376F457CD06.png" class="contentImage" /></div><div><div>Recommended dimensions for LPCAMM2 on-module shield</div><image src="assets/images/D2C985FB-CA2B-47BD-94E5-BBE43F3B9A83.png" class="contentImage" /></div><div><div>Critical dimensions for conductive gasket for LPCAMM2 on-module shield</div><image src="assets/images/1B0D42CC-99F1-49CC-9519-00CC7A46FC84.png" class="contentImage" /></div><ul><li><p>RFI-friendly LPCAMM2 connector option</p></li></ul><p>To mitigate noise radiation from the LPCAMM2 connector, an optional RFI-friendly connector has been developed with connector vendors. The connector design is comprised of a thin metal shield layer along the periphery of the connector. The shield layer may wrap around the entire connector or only along the south-edge of the connector near the differential pins. The shield layer should contact the module ground and PCB ground using compression contacts. An illustration of the connector is shown below. Customers should contact their LPCAMM2 connector vendor for part numbers and details.</p><div><div>RFI-friendly LPCAMM2 Connector</div><image src="assets/images/79A633A1-DFE5-4E61-8A66-0D6585AF44EE.png" class="contentImage" /></div></section><section id="172668BF-247A-4F4A-83F4-DC072658A610"><h2>Intel DDR RFI Mitigation (RFIM) Software Feature</h2><p>DDR RFIM is a frequency shifting RFI mitigation software feature. The DDR RFIM feature is primarily aimed at resolving narrowband RFI from memory (DDR and LPDDR technologies and both soldered-down and modules) for the Wi-Fi in high frequency bands (5 to 7GHz). By changing the DDR data rate, using Intel dynamic voltage and frequency scaling (DVFS) technology, the narrowband memory noise at the clock harmonic frequency can be shifted out of a radio band of interest, thus mitigating RFI to the radio. The change of the DDR data rate is dynamic based on the radio channel in use.</p><p>Dynamic DDR data rate selection and control can be done at the request of the Intel integrated Wi-Fi firmware (CNVi) or at the request of Intels DTT DDR RFIM policy. In systems with CNVi installed, the feature is enabled by default. In systems with discrete Intel or 3rd party Wi-Fi, the DDR RFIM policy must be enabled in DTT. For both cases, the OEM has the option to customize the DDR RFI table (list of Wi-Fi channels affected by each DDR frequency of the system) based on the measured platform noise.</p><p>Intel also offers a semiautomatic tool to characterize the platform DDR noise and customize the DDR RFI table that is an input to RFIM. It is highly recommended to use the tool to characterize the noise from the different memory DVFS points. Please refer to white papers #640438 and #816192 for detailed information.</p></section><section id="0D8C52A7-4142-422F-9000-B9B40C12AE51"><h2>DLVR RFI Mitigation</h2><p>The DLVR power delivery may result in RF interference with radio bands. </p><p>The following guidelines help to reduce the RFI risk due to DLVR. </p></section><section id="7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2"><h2>Minimize DLVR Input Planes Exposure</h2><p>It is recommended that the DLVR (VCC_CORE &amp; VCCSA ) power plane size be minimized in surface layers keeping PI requirements in consideration.  Refer to power integrity requirement for resistance and VR sense feedback recommendation.</p></section><section id="27822EAB-6166-4C0D-AD5A-C314CBAA2E5E"><h2>RF Decoupling Capacitors on DLVR Input Power Planes</h2><p>High frequency decoupling capacitors on DLVR power plane (VCC_CORE &amp; VCCSA) can help in DLVR noise reduction. Since there are system level dependencies for the RFI, in certain scenarios like a system with aggressive antenna placement to DLVR power plane or WWAN radio for example, it is recommended to have placeholders for decoupling capacitors. 

The following table and figures show the recommended values and placement for the decoupling caps and example of layout implementation.</p><div><div>RF Decoupling Capacitor Guideline for DLVR</div><image src="assets/images/0282EC64-4C2B-4992-9565-47179A35186D.png" class="contentImage" /></div><div><div>Example of RF Cap Placement for DLVR power plane</div><image src="assets/images/78C00635-0420-4752-93FD-B41D89606100.png" class="contentImage" /></div></section><section id="81E5DA6F-3A8D-459D-B9C5-8C502A3FDCF0"><h2>Graphic (GFX) Power Planes RFI Design Guidelines</h2><p>Graphics (GFX) may induce RF noise on power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p></section><section id="7E5A9AEE-1B9D-4556-A919-C992231880F4"><h2>RF Decoupling Capacitors on GFX Power Planes</h2><p>It is recommended to have placeholders for high-frequency decoupling capacitors on the VCCGT (GFX power plane). These decoupling capacitors may help in reducing potential GFX noise in certain scenarios such as a system with aggressive antenna placement to GFX power planes. The following table and figure show the recommended values and placement for the decoupling capacitors:</p><div><div>RF Decoupling Capacitor Guideline for GFX Power Planes</div><image src="assets/images/74BDF865-6D61-4805-894F-AF16668AACB9.png" class="contentImage" /></div><table><tr><th>Case #</th><th>Location of Decoupling Capacitor</th><th>GFX RF Capacitors for 2.4GHz Band</th><th>Comments</th><th>$[internal]Cap Stuffing Option for Internal Validation</th></tr><tr><td>Case 1</td><td>Directly underneath pair of GFX power via and GND vias (Directly from BGAs) on the plane</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>Preferred placement for RF decoupling capacitors.
Capacitors are recommended to be placed directly underneath the pair of GFX power via - GND vias at bottom layer or at least within the CPUs shadow area. The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.
 </td><td>Stuffed</td></tr><tr><td>Case 2</td><td> 5mm from GFX power via BGA </td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF) </td><td>The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.</td><td>Stuffed</td></tr><tr><td>Case 3</td><td>&gt; 5mm away from GFX power via BGA </td><td>Not recommended </td><td>RF capacitors are NOT effective for RFI reduction in this location of placement.</td><td>Stuffed</td></tr><tr /></table></section><section id="348B68E3-84ED-424F-8D31-9D75505372A6"><h2>HSIO RFI Mitigation</h2><p>Exposed high speed I/O routing traces are regarded as RFI source. The RFI level depends on interface signal characteristics such as data rate, rise/ fall time and coupling between antenna and signal trace.</p></section><section id="6B52BA9D-7B74-419B-857C-A31F0A2EF6D4"><h2>Internal Cable Selection</h2><p>Shielded internal cable is recommended with two different approaches, that are:</p><ul><li><p>Ground outer layers.</p></li><li><p>Outer signal routing layers with EMI shielding film (silk screening with silver/ copper ink, aluminum/ copper film lamination).</p></li></ul><p>Multiple ground pins/ contacts are required to connect the internal cable to PCB ground. Figures below illustrate some guidance on internal cable in reducing cable edge emission. Shielded connector may be considered.</p><div><div>Internal Cable Guidance in Edge Emission Reduction</div><image src="assets/images/84FAD45C-FBDE-47F8-966C-20601E714DEF.png" class="contentImage" /></div></section><section id="98FDA96A-3F10-452A-B773-5B932AF297AB"><h2>Minimize Exposed High Speed I/O Channel Routing</h2><p>It is recommended that the routing of I/O interfaces in the table below be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout and the routing at the connector region. Please refer to the table below for maximum microstrip length.  </p><table><tr><th>Interface</th><th>Data Rate</th><th>Max Breakout Length (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th><th>Note</th></tr><tr><td>CNVio3 (STEP)</td><td>12 Gbps</td><td>Refer to CNVio3 subsection (under High Speed chapter's CNVio Bus section)</td><td>Refer to CNVio3 subsection (under High Speed chapter's CNVio Bus section)</td><td>Not applicable</td><td>Keep out distance of CNVio3' signals (microstrip) to Wi-Fi antenna &gt; 15 mm.
Refer to document #610694 for the latest Intel Wi-Fi module RFI/EMC recommendations.</td></tr><tr><td>DMIC Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>DP 1.4</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>DP 2.0</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>DP 2.1</td><td>20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>eDP 1.4</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.0</td><td>5.94 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.1</td><td>12 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>PCIe4</td><td>16 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4 Add-in Card Clock Topology or PCIe Gen4 Device Down Clock Topology (under High Speed I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe5</td><td>32 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen5 Add-in Card Clock Topology or PCIe Gen5 Device Down Clock Topology (under High Speed I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe Refclk</td><td>100 MHz</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4/Gen5 Add-in Card Clock Topology or PCIe Gen4/Gen5 Device Down Clock Topology (under High Speed I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>SATA</td><td>6 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>SPI Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>Type-C USB+DP</td><td>10, 20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>Type-C USB+DP+TBT</td><td>20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB2.0</td><td>480 Mbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen1</td><td>5 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen2</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr /></table><p>Note: Refer to EMC Mechanical Consideration section for internal cable selection</p></section><section id="DC3867A4-838F-4CE5-9B51-180E50C7BA70"><h2>eDP RFI Mitigation</h2></section><section id="2E142F63-3687-436D-978E-92106DFA7E33"><h2>Narrowband Spur Noise from eDP Data and TCON Clock</h2><p>To prevent interference with radio bands, select the eDP data rates that ensure the fundamental frequencies and harmonics of the eDP signals do not fall into Wi-Fi radio bands. The eDP data rates 2.43 Gbps and 6.75 Gbps should be avoided to mitigate the RF noise impact on Wi-Fi radios. Other mitigation solutions such as using high-quality shielding cable for eDP and TCON connection/board or enabling spread spectrum clocking may provide effective but limited noise reduction as an alternative solution.</p><div><div>Mitigate eDP RF interference by preventing using data rate that falling into Wi-Fi radios</div><image src="assets/images/315E68F4-B651-4A06-A769-9BD3F6C281A2.png" class="contentImage" /></div><div><div>TCON clock noise falling into Wi-Fi bands</div><image src="assets/images/E44364BF-6296-4387-863E-C6BE757CD0A2.png" class="contentImage" /></div></section><section id="D2A48156-D352-4EDD-B284-105C034EABC0"><h2>RF Interference from Embedded Display Port (eDP) Interface and TCON</h2><p>In mobile designs, RF interference from eDP interface has become more problematic due to the increase of thinner and lighter devices, which limit options for effective cable shielding and antenna isolation. While the data rates increase, the high-frequency data and clocks generate RF noise that falls into Wi-Fi radio bands. Besides RF noise from eDP, timing controller (TCON), used to convert the eDP signal and drive the individual pixels of the display, could be another source of interference.</p></section><section id="DAC40DE2-B07D-4D68-8FAA-06A3B6305776"><h2>Software Mitigation Solution  Enable Intel Wi-Fi Module Notch Filter</h2><p>Intel Wi-Fi module supports a notch filter enabling that is configurated through BIOS based on specific request. The notch filter solution aims for narrowband noise mitigation and may impact Wi-Fi performance in some scenarios. Please contact Intel wireless customer support for more information.</p><div><div>Intel Wi-Fi Module Notch Filter Implementation</div><image src="assets/images/B22E2A05-E38F-4A24-80A3-A5A69EE9E5E3.png" class="contentImage" /></div></section><section id="A31572FF-4391-43F5-9CBD-3D6E5423E00F"><h2>On-board Shielding</h2><p>In the consideration of Wi-Fi/ WWAN/ 5G antenna placement in proximity with PCB board, gaps or slits in between chassis covers allows the noise leak towards antenna. Platform noise may be guided by chassis cover towards antenna. Improved chassis design and on board shielding could isolate platform noise from interfering to the radio devices performances.</p><div><div>Chassis and On-board Shielding Consideration</div><image src="assets/images/2FEAA5AF-42D5-4864-9732-167C4DC1A3A8.jpg" class="contentImage" /></div></section><section id="3065D5F8-8B53-4D35-916E-2CAF7E17C586"><h2>EMI Shielding Design</h2><p>An integrated active cooling and EMI shield solution implemented onto Intel LPDDR4 reference platform of Type-3 PCB is shown in the figures below. This demonstrated EMI shield covers the entire core area, including DRAM subsystem, CPU, and power delivery circuits in Type-3 PCB and is an example of the co-design of active thermal and EMI shield solutions. For key implementation principals and PCB design aspects of this shield, please refer to the Intel whitepaper # 621488, "New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis"</p><div><div>Reference Platform with EMI Shield Solution</div><image src="assets/images/894825DD-1200-4347-A64C-BC64EACDDA53.jpg" class="contentImage" /></div><div><div>EMI Gasket Surround Shield and Connect to Board Ground Pad Opening</div><image src="assets/images/2F561B3F-CA97-4ED5-9FA6-2C83A5AC1FD0.jpg" class="contentImage" /></div><p>In the using of fabric-over-foam gasket in making connection between shielding lid and frame or between shielding can and PCB, a minimum of 20% or higher compression should be considered in ensuring the electrical effectiveness. Components height and distance from shielding solution depends on heat pipe routing and system thermal &amp; mechanical design. Shielding solution inclusive of compressed gasket should avoid physical collision and interference with components.

</p><div><div>Gasket Compression Required for Electrical Effectiveness</div><image src="assets/images/3D63D16D-5DB2-4AF5-A9A8-8BB9B0C3C5F0.jpg" class="contentImage" /></div><p>EMI shielding could be one of RFI mitigation for exposed power planes and memory devices. Shielding mechanical enclosure should not have electrical openings for minimum noise leakage.</p><div><div>Good Conductivity Between Shielding Lid and Frame</div><image src="assets/images/02798D1C-ADA2-4152-BEEA-6A78FCC86092.jpg" class="contentImage" /></div><p>Another example of shielding solution with co-optimized EMC-thermal solution that adopts a large metal frame interposer that cover GPU, GDDR devices, GPU voltage regulator, CPU, DDR devices and voltage regulator. The metal frame has electrical conductive interface connects to on board GND pad opening. </p><div><div>Example Implementation of EMC-Thermal Solution</div><image src="assets/images/86FC3191-ABA9-420E-9406-EE376E2DB8C0.jpg" class="contentImage" /></div><div><div>Metal Frame Interposer with Electrical Conductive Interface to Board</div><image src="assets/images/61905A50-892A-46B5-A4F7-F60134CEE564.jpg" class="contentImage" /></div><p>Shielding cans or lids are subject to warpage issues. Shielding design should consider sufficient screws in provide effective mechanical force in the shielding mating or closure. Screw size, count and contact subject to PCB thickness, gasket interface and shielding material. Structure analysis required in ensuring the thermal/ EMI shielding provides appropriate/ uniform pressure on die, and ensuring good gasket stiffness and proper electrical contact of gasket towards PCB GND. 
</p><div><div>Adequate Mechanical Forces in Shielding Attachment</div><image src="assets/images/0BC1E936-304D-4391-9F88-4E88130A7C4B.jpg" class="contentImage" /></div></section><section id="8A8C844E-2C12-40D2-91F2-E8E669C1F36D"><h2>EMI/ RFI Lidless Shielding Solution</h2><p>The Lidless shielding solution relies on the case (C or D cover) to be used as the lid of the fence. This design requires the use of a taller fence, electrically conductive gasket and a conductive case or conductive coated case. The conductive case can be achieved using a metallic case or a conductive coatings over a plastic chassis. The figure below shows an example implementation of this shield concept. Note: EMI Lidless shielding implementation shall include system thermal and airflow design consideration. </p><div><div>Example Implementation of Lidless Shielding Solution Concept</div><image src="assets/images/4ABF587E-AC32-49BD-B1D2-4BA1882CCC71.jpg" class="contentImage" /></div><p>Air flow to the enclosure and mechanical strength of the shielding are factors of the shield. Balanced trade off is required for air ventilation hole for thermal conductivity and RF shielding effectiveness.  An example of optimized ventilation and effective RF shielding fence is illustrated in figure below.</p><div><div>Trade-off between Air Flow Ventilation and RF Shielding Effectiveness</div><image src="assets/images/968EC49C-7CB0-402C-B53D-7105717890B4.jpg" class="contentImage" /></div><p>An opening in the fence allows the heat pipe to go through it, however the heat pipe must be grounded and the space between the fence and heat pipe needs to be sealed. Flexible gasket is a good option to fill the spaces, especially in complex geometries. This gasket helps to avoid rigid unions and geometry irregularities. Refer to the suppliers data sheet to determine the requirements to achieve the electrical conductivity (percentage of compression required).The flexible gasket can be used to seal irregular components such as heat pipes or other complex geometries. When the gasket is compressed, lateral expansion can occur, which should be considered as part of the design. KOZ requirements with respect to electrical components may be needed to avoid  short circuits. </p><div><div>Flexible Conductive Gasket for Enclosure </div><image src="assets/images/F6BB34A4-FD2D-4B5B-9940-0A49CAB0B349.jpg" class="contentImage" /></div></section><section id="A054D6E5-A4A3-4EE7-9588-BF107175D379"><h2>Shielding Ground Contact</h2><p>Platform on-board shielding can be an effective mitigation options for EMC and help to reduce platform noise radiation and reduce susceptibility to external RF noise. Proper ground contact of the shield is critical to ensuring shielding effectiveness. In consideration of (/10) @ 7.5 GHz, the following figure shows the maximum recommended spacing between grounding pads and vias. Poor grounding contact or gaps/ seams in the shield can reduce the shielding effectiveness.</p><div><div>On Board Shielding Guidelines</div><image src="assets/images/89A246BE-0BF2-4FB3-8A03-8125205C9E9E.jpg" class="contentImage" /></div></section><section id="959B2697-9D69-403C-BC97-70601B98BD12"><h2>Throughput vs. Noise</h2><p>Noise from platform components such as high speed traces and clocks can radiate and couple to the antennas of integrated radios such as Wi-Fi or LTE. This is referred to as radio frequency interference and results is degraded signal to noise ratio at the input to the radio receiver. The degraded SNR will impact the data throughput as well as range on the wireless link. </p><p>Different noise sources from the platform will have different frequency spectrum. For example, a scrambled signal, such as USB3 will appear with broadband frequency content ranging from DC to 5 GHz. A clock signal, on the other hand will result in single-tone (narrow band) peaks at the harmonic frequencies of the clock frequency.</p></section><section id="3445C1D3-0288-4ECE-A849-A394F7C51782"><h2>Noise Threshold Recommendation</h2><p>Figure A shows measured Wi-Fi throughput as a function of RFI level (broadband and single-tone). Table A shows the noise threshold above which Wi-Fi throughput starts to decrease. </p><p>Figure B shows measured SISO reference sensitivity as a function of RFI level (broadband and narrowband noise). The 3GPP specified the SISO reference sensitivity over all LTE bands is -90.3~-93.8 dBm. Table B lists the noise threshold that the measured reference sensitivity starts to fail 3GPP requirement.</p><p>It is recommended to ensure that the platform noise coupled to the Wi-Fi/ LTE antennas be lower than this threshold.</p><div><div>Wi-Fi Throughput vs. RFI Level</div><image src="assets/images/D6659BE7-53A0-4719-B30C-064B39DE8560.jpg" class="contentImage" /></div><div><div>WWAN Sensitivity vs RFI</div><image src="assets/images/761E0FAF-B292-4526-A02C-FF44EE67FD89.png" class="contentImage" /></div></section><section id="2AA99C31-77AB-4B77-9E5D-203D8B4644B5"><h2>EMC/ RF Reference Documents</h2><table><tr><th>Document Number</th><th>Document Name</th></tr><tr><td>546122</td><td>Intel PCB Common Mode Choke License Technology Technical White Paper</td></tr><tr><td>602554</td><td>Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility White Paper </td></tr><tr><td>608288</td><td>System-level Procedure for Identifying  Possible RF Immunity Issues Technical Advisory</td></tr><tr><td>610694</td><td>Intel WLAN Module Layout Checklist</td></tr><tr><td>621488</td><td>New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis Technical White Paper</td></tr><tr><td>640438</td><td>Intel DDR Memory Radio-Frequency Interference Mitigation (RFIM) Policy Enabling and Validation</td></tr><tr><td>702999</td><td>Intel System Efficient ESD Design (SEED) Models User Guide</td></tr><tr><td>742989</td><td>Low Cost RFI Shielding Strategy Technical White Paper</td></tr><tr><td>764890</td><td>Intel Clients Platforms Design for EMC and Best Design Practices Technical White Paper</td></tr><tr><td>816192</td><td>Semi-Automation of Table Generation for Intel DDR Radio-Frequency Interference Mitigation (RFIM) Feature</td></tr><tr><td>631030</td><td>Thunderbolt - Hayden Bridge Collateral - Rev 1.29</td></tr><tr><td>736855</td><td>Thunderbolt - Barlow Ridge HR Collateral</td></tr><tr><td>TBD</td><td>Intel Wireless Design Guide for Panther Lake Thin-and-Light Form Factors</td></tr><tr /></table></section><section id="B0D1C81A-2F09-4A69-9C9D-8E8B6DB21EFE"><h2>UFS (Internal Validation)</h2><table><tr><th>Interface</th><th>Data Rate</th><th>CMC Placement</th><th>CMC Cutoff Frequency (3-dB Bandwidth)</th><th>CMC Insertion Loss</th><th>CM Rejection (10-dB Band)</th><th>Reference Part*</th></tr><tr><td>UFS 3.0</td><td>11.66Gbps</td><td>&lt; 25 mm from connector</td><td>&gt; 10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8 - 3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr /></table><table><tr><th>Interface/ IO Connector </th><th>Component Requirement</th><th>Recommended Part Number/ Part Value</th></tr><tr><td>UFS 3.0 (clock net)</td><td>RC filter place close to noise source.</td><td>R= 0 Ohm, C = XX pF (The value can be tunned based on the validation data as the clock ranges from 38.4 MHz to 52 MHz)</td></tr><tr /></table><div><div>Common Mode Choke and RC Filter for UFS 3.0</div><image src="assets/images/5A57119C-4C07-46FA-98EF-C158FBDE7582.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 8</p><p>PCB Thickness: 0.8mm</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE(H404/T3/0.8mm PCB)</td></tr><tr><td>VCCGT(H404/T3/0.8mm PCB)</td></tr><tr><td>VCCSA(H404/T3/0.8mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H404/T3/0.8mm PCB)</td></tr><tr><td>VCCPRIM_VNNAON_(Type-3_PCB)</td></tr><tr><td>VCCPRIM_IO(Type-3 PCB)</td></tr><tr><td>VCCPRIM_1P8</td></tr><tr><td>VCCPRIM_3P3</td></tr><tr><td>VCCRTC</td></tr><tr><td>VCCST</td></tr><tr><td>VDD2 DDR5 (Type-3 PCB)</td></tr><tr><td>VDDQ (Type-3 8L PCB LPCAMM2)</td></tr><tr><td>VDD2 (Type-3 8L PCB LPCAMM2)</td></tr></table><p>PCB Type: Type-3</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.9mm</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE(H12Xe/T3/0.9mm PCB)</td></tr><tr><td>VCC_CORE(H484/T3/0.9mm PCB)</td></tr><tr><td>VCCGT(H12Xe/T3/0.9mm PCB)</td></tr><tr><td>VCCGT(H484/T3/0.9mm PCB)</td></tr><tr><td>VCCSA(H12Xe/T3/0.9mm PCB)</td></tr><tr><td>VCCSA(H484/T3/0.9mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H12Xe/T3/0.9mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H484/T3/0.9mm PCB)</td></tr><tr><td>VCCPRIM_VNNAON_(Type-3_PCB)</td></tr><tr><td>VCCPRIM_IO(Type-3 PCB)</td></tr><tr><td>VCCPRIM_1P8</td></tr><tr><td>VCCPRIM_3P3</td></tr><tr><td>VCCRTC</td></tr><tr><td>VCCST</td></tr><tr><td>VDD2 (Type-3 PCB)</td></tr><tr><td>VDDQ (Type 3-PCB)</td></tr><tr><td>VDDQ (Type-3 10L PCB LPCAMM2)</td></tr><tr><td>VDD2 (Type-3 10L PCB LPCAMM2)</td></tr></table><p>PCB Type: Type-4</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.8mm</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCCGT(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCCSA(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</td></tr><tr><td>VCCPRIM_VNNAON_(Type-4_PCB)</td></tr><tr><td>VCCPRIM_IO(Type-4 PCB)</td></tr><tr><td>VCCPRIM_1P8</td></tr><tr><td>VCCPRIM_3P3</td></tr><tr><td>VCCRTC</td></tr><tr><td>VCCST</td></tr><tr><td>VDD2 (Type4 LP5x32)</td></tr><tr><td>VDDQ (Type4 LP5x32)</td></tr></table></section><section id="CD10027C-E6DE-4AA7-B551-C99642B6D02F"><h2>VCCPRIM_VNNAON_(Type-3_PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VNNAON on at least 3 power layers (30 um copper thickness each) from VRM to processor BGA &amp; ensure adjacent ground layers available for return path</td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short VCPRIM_VNNAON BGA with power plane on 2 layers with 30um copper thickness each</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power &amp; ground sense lines are connected to CN8 &amp; CN9 BGA respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short VCCPRIM_VNNAON_FLTR BGA CT18, CV18, CT16 &amp; CV16 with a power plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
 Inductance range : 0.47-1 uH
 Max DCR rating: 55m
Refer image for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/B7DD28A4-6CD8-446B-A0F1-C6E29F5C72A6.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/E9DBB917-4528-426E-98A8-6EDE1F3BA1DF.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/C84EE308-6BC2-4F62-B4D0-1CACCBCFA764.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/606183D2-A162-4222-8EE4-D0DC503C1CA8.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/CD9A0FA0-7DAD-4261-86C3-4BC09FB0CD84.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402  0603  0805 Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place 4 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>Place 2 x 0603 22uF cap under VCCPRIM_VNNAON BGAs.</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGAs.
</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603/0402</td><td>22uF</td><td>1</td><td>Pair 0603/0402 22uF cap with inductor to form LC-filter</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603</td><td>0.47 uH / 55m DCR</td><td>1</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
   Inductance range : 0.47-1 uH
   Max DCR rating: 55m</td><td>VCCPRIM_VNNAON_7</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/F17566E2-9997-4DDB-A2F3-3578729E67B5.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/F5D561AB-1B12-4121-9981-7F627C38D933.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VNNAON on at least 3 power layers (30 um copper thickness each) from VRM to processor BGA &amp; ensure adjacent ground layers available for return path</td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short VCPRIM_VNNAON BGA with power plane on 2 layers with 30um copper thickness each</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power &amp; ground sense lines are connected to CN8 &amp; CN9 BGA respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short VCCPRIM_VNNAON_FLTR BGA CT18, CV18, CT16 &amp; CV16 with a power plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
 Inductance range : 0.47-1 uH
 Max DCR rating: 55m
Refer image for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/593F35FF-937F-453E-9204-29DB30708268.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/66ACB6C8-CCE7-4C97-A428-9E9CBCFA50D7.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/E118E20D-47CD-49BB-92C6-8C1DE3FEF534.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/EE3B82ED-D593-41D1-A8D8-BDE961312A69.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/C646FE8B-A74E-492E-8D07-26CEAB9459C5.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from Processor to VR in the following order : 0402  0603  0805 Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0603</td><td>22 uF</td><td>4</td><td>4</td><td>4</td><td>Place 4 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Place 2 x 0603 22uF cap under VCCPRIM_VNNAON BGAs.</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGAs.
</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603/0402</td><td>22uF</td><td>1</td><td>1</td><td>1</td><td>Pair 0603/0402 22uF cap with inductor to form LC-filter</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603</td><td>0.47 uH / 55m DCR</td><td>1</td><td>1</td><td>1</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 10mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
   Inductance range : 0.47-1 uH
   Max DCR rating: 55m</td><td>VCCPRIM_VNNAON_7</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/C7B5977E-D904-49B5-A458-C3C74D1E0A6B.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/FF4E561D-D2BA-474B-8DF2-CFA209DED3D9.png" class="contentImage" /></div></section><section id="204C8196-71F0-4E34-B358-5013D9D66555"><h2>VCCPRIM_VNNAON_(Type-4_PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VNNAON on at least 2 power layers (30 um copper thickness each) with wide plane from VRM to processor BGA &amp; ensure adjacent ground layers available for return path</td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short VCPRIM_VNNAON BGA with power plane on 2 layers with 30um copper thickness each</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power &amp; ground sense lines are connected to CN8 &amp; CN9 BGA respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short VCCPRIM_VNNAON_FLTR BGA CT18, CV18, CT16 &amp; CV16 with a power plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
 Inductance range : 0.47-1 uH
 Max DCR rating: 55m
Refer image for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/4126D98A-4BD3-4038-921A-1B54B4CEC1EC.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/90BFA2A6-5958-4DFD-B85E-23E20CCFE704.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/26E2CFD0-8D06-4DED-8B2D-506EE24E0F0E.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/A9FF02E6-E127-4C63-887D-345BD7DE64D7.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/106859B1-35DE-497D-891E-C42CEA886834.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM to package in the following order : 0402  0603  0805 Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place 4 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>Place 2 x 0603 22uF cap under VCCPRIM_VNNAON BGAs.</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGAs.
</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603/0402</td><td>22uF</td><td>1</td><td>Pair 0603/0402 22uF cap with inductor to form LC-filter</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603</td><td>0.47 uH / 55m DCR</td><td>1</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
   Inductance range : 0.47-1 uH
   Max DCR rating: 55m</td><td>VCCPRIM_VNNAON_7</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/FB7C60E8-1CE2-4106-A040-DE9A5515D5ED.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/0BD422E8-2E76-4253-BB7F-3E0F41EEBC4B.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~204C8196-71F0-4E34-B358-5013D9D66555~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VNNAON on at least 2 power layers (30 um copper thickness each) with wide plane from VRM to processor BGA &amp; ensure adjacent ground layers available for return path</td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short VCPRIM_VNNAON BGA with power plane on 2 layers with 30um copper thickness each</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power &amp; ground sense lines are connected to CN8 &amp; CN9 BGA respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short VCCPRIM_VNNAON_FLTR BGA CT18, CV18, CT16 &amp; CV16 with a power plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 1mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
 Inductance range : 0.47-1 uH
 Max DCR rating: 55m
Refer image for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/CC597CAE-58B4-4AD5-B79B-4388B7765969.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/D39A604A-7ABC-45CB-84E7-2D90252790DC.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/CFD68B94-D6D2-461D-8FDA-7363CFC49DE9.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/2E78A482-47D8-4D87-A9B1-6BEA25E0B097.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/D06F2288-7285-4520-84A0-E8753E64D296.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from Processor to VR in the following order : 0402  0603  0805 Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>0603</td><td>22 uF</td><td>4</td><td>4</td><td>4</td><td>Place 4 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Place 2 x 0603 22uF cap under VCCPRIM_VNNAON BGAs.</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGAs.
</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603/0402</td><td>22uF</td><td>1</td><td>1</td><td>1</td><td>Pair 0603/0402 22uF cap with inductor to form LC-filter</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary Side</td><td>0603</td><td>0.47 uH / 55m DCR</td><td>1</td><td>1</td><td>1</td><td>Merge VCCPRIM_VNNAON_FLTR to VCCPRIM_VNNAON power plane within 10mm from package edge through an LC filter placed  &lt;1mm from package edge with the following inductor requirements:
   Inductance range : 0.47-1 uH
   Max DCR rating: 55m</td><td>VCCPRIM_VNNAON_7</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/580594F9-AA88-4FC8-8AB7-F46CFB2569D9.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/A9132302-C121-443B-8A0F-3EB82ABB6E72.png" class="contentImage" /></div></section><section id="F98323ED-E097-4BD7-A427-7E309278D16D"><h2>VCCPRIM_IO(Type-3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_IO_SENSE BGA, and the VSS_VCCPRIM_IO_SENSE line is connected to VSS_VCCPRIM_IO_SENSE BGA (DF9) adjacent to VCCPRIM_IO_SENSE BGA (DF8)</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 6 and Layer 8. Adjacent layer from VCCPRIM_IO power plane should be ground.</td><td>VCCPRIM_IO_2</td></tr><tr><td>3</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 8</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Route VCCPRIM_IO_FLTR_CAP from BGA directly down to the capacitor component on bottom layer</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/2009CEF2-938A-4D92-910B-24D8AC2EB820.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/BC099C51-6BF7-4994-9D53-1B5CC8DC59E7.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side </td><td>0402</td><td>10 uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side (Inductor)</td><td>0603</td><td>1 uH/350mOhm</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side</td><td>0402/0201</td><td>Placeholder</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR_CAP BGA</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr></table><div><div>VCCPRIM_IO_4</div><image src="assets/images/FA39C9AD-D211-46C8-AB62-22EC726BE6A8.png" class="contentImage" /></div><div><div>VCCPRIM_IO_5</div><image src="assets/images/F83352F6-B302-4477-ACB1-43E5248E1220.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_IO_SENSE BGA, and the VSS_VCCPRIM_IO_SENSE line is connected to VSS_VCCPRIM_IO_SENSE BGA (DF9) adjacent to VCCPRIM_IO_SENSE BGA (DF8)</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on Layer 1, Layer 6 and Layer 8. Adjacent layer from VCCPRIM_IO power plane should be ground.</td><td>VCCPRIM_IO_2</td></tr><tr><td>3</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on Layer 8</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Route VCCPRIM_IO_FLTR_CAP from BGA directly down to the capacitor component on bottom layer</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/F1F8F002-75D6-46B3-BD48-618772EE6494.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/15027CF0-5B12-46C3-B362-2CF0E5D27DBA.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side </td><td>0402</td><td>10 uF</td><td>4</td><td>4</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side (inductor)</td><td>0603</td><td>1 uH / 350mOhm</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>1</td><td>1</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402/0201</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR_CAP BGA</td><td>VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_4</div><image src="assets/images/C26AABC0-30EF-456E-B505-76533F2275EE.png" class="contentImage" /></div></section><section id="30CDFF0F-8BAA-484E-8EDD-A2C91944CD57"><h2>VCCPRIM_IO(Type-4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_IO_SENSE BGA, and the VSS_VCCPRIM_IO_SENSE line is connected to VSS_VCCPRIM_IO_SENSE BGA (DF9) adjacent to VCCPRIM_IO_SENSE BGA (DF8)</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on primary side. Other layer should be ground.</td><td>VCCPRIM_IO_2</td></tr><tr><td>3</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on secondary side
</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Route VCCPRIM_IO_FLTR_CAP from BGA directly down to the capacitor component on bottom layer</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/8A0E2995-C955-4BF7-ACA3-C7812AFFC884.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/548D061E-E6FB-44E2-ABFA-A0D3BFC3F593.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side </td><td>0402</td><td>10 uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Place right below the VCCPRIM_IO BGA
</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side (Inductor)</td><td>0603</td><td>1 uH/350mOhm</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr><tr><td>Secondary side</td><td>0402/0201</td><td>Placeholder</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR_CAP BGA</td><td>VCCPRIM_IO_4,VCCPRIM_IO_5</td></tr></table><div><div>VCCPRIM_IO_4</div><image src="assets/images/EF003D7D-1FB5-49F3-9CE5-3DC930A21551.png" class="contentImage" /></div><div><div>VCCPRIM_IO_5</div><image src="assets/images/E9CA0A46-5233-468C-83F1-A86BDD02D2B4.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~30CDFF0F-8BAA-484E-8EDD-A2C91944CD57~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_IO_SENSE BGA, and the VSS_VCCPRIM_IO_SENSE line is connected to VSS_VCCPRIM_IO_SENSE BGA (DF9) adjacent to VCCPRIM_IO_SENSE BGA (DF8)</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on primary side. Other layer should be ground.</td><td>VCCPRIM_IO_2</td></tr><tr><td>3</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after LC filter on secondary side
</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Route VCCPRIM_IO_FLTR_CAP from BGA directly down to the capacitor component on bottom layer</td><td /></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/41E703D3-D052-4023-B914-172C34DE27AD.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/F7484FFF-2C26-44C0-A7A9-7CCF07C8D5BF.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side </td><td>0402</td><td>10 uF</td><td>4</td><td>4</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side </td><td>0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side (inductor)</td><td>0603</td><td>1 uH / 350mOhm</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>1</td><td>1</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402/0201</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR_CAP BGA</td><td>VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_4</div><image src="assets/images/A462B42F-B1DE-4749-8020-C97E5D8AA93E.png" class="contentImage" /></div></section><section id="D3D55D1C-64E8-48D8-B623-0E37B02D9544"><h2>VCCPRIM_1P8</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8, VCCPRIM_1P8_FLTRA and VCCPRIM_1P8_FLTRB on Layer 4, with immediate ground reference. VCCPRIM_1P8_FLTRA should be merged with VCCPRIM_1P8 after LC filter on Layer 1. VCCPRIM_1P8_FLTRB can be merged with VCCPRIM_1P8 on Layer 4.</td><td>VCCPRIM_1P8_1</td></tr><tr><td /><td /><td /></tr></table><div><div>VCCPRIM_1P8_1</div><image src="assets/images/A1E4CAE1-0356-423F-BD3D-57AE69280ABE.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side (Inductor)</td><td>0805 / 0603</td><td>1uH</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8 rail to VCCPRIM_1P8_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3, VCCPRIM_1P8_4</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>2</td><td>Decoupling capacitor placed on VCCPRIM_1P8_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3, VCCPRIM_1P8_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>Place under VCCPRIM_1P8_FLTRA BGAs.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_FLTRB BGAs.
</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>Place under VCCPRIM_1P8_FLTRB BGAs.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0402 / 0201</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8 BGAs</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr></table><div><div>VCCPRIM_1P8_2</div><image src="assets/images/6DC0AFF5-85BC-4873-8D7B-DC01C7DD2BC9.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_3</div><image src="assets/images/387986B4-E669-49C8-B634-53445DA54086.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_4</div><image src="assets/images/996B817A-65F1-4BE7-A67F-528AC7F7E96D.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8, VCCPRIM_1P8_FLTRA and VCCPRIM_1P8_FLTRB on Layer 4, with immediate ground reference. VCCPRIM_1P8_FLTRA should be merged with VCCPRIM_1P8 after LC filter on Layer 1. VCCPRIM_1P8_FLTRB can be merged with VCCPRIM_1P8 on Layer 4.</td><td>VCCPRIM_1P8_1</td></tr><tr><td /><td>
</td><td /></tr></table><div><div>VCCPRIM_1P8_1</div><image src="assets/images/F57498EF-375F-492E-919B-62BBD8ED2521.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side (Inductor)</td><td>0805 / 0603</td><td>1 uH</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8 rail to VCCPRIM_1P8_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3, VCCPRIM_1P8_4</td></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Decoupling capacitor placed on VCCPRIM_1P8_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3, VCCPRIM_1P8_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_FLTRA.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_FLTRB BGAs.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_FLTRB BGAs.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0402 / 0201</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8 BGAs.</td><td>VCCPRIM_1P8_2, VCCPRIM_1P8_3</td></tr></table><div><div>VCCPRIM_1P8_2</div><image src="assets/images/FC15AEAF-DD60-4602-BC55-E4DD82BFA93E.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_3</div><image src="assets/images/B59627F9-7F65-425D-8B46-B09D6F0BCA15.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_4</div><image src="assets/images/24E294AE-FAB9-4C6D-AA18-63AF95395179.png" class="contentImage" /></div></section><section id="35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E"><h2>VCCPRIM_3P3</h2></section><section id="Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCC3P3 plane with minimum width of 0.5mm from vrm to board pin with immediate GND reference on one adjacent layer. Refer to reference design image for design implementation.</td><td>VCCPRIM_3P3_1</td></tr></table><div><div>VCCPRIM_3P3_1</div><image src="assets/images/838976CA-6627-4CE6-B7C2-30AEC4E7FB84.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>Place right under BGA area.</td><td>VCCPRIM_3P3_2</td></tr></table><div><div>VCCPRIM_3P3_2</div><image src="assets/images/7B50712B-D082-482B-8DC5-72401204BBC1.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCC3P3 plane with minimum width of 0.5mm from vrm to board pin with immediate GND reference on one adjacent layer. Refer to reference design image for design implementation.</td><td>VCCPRIM_3P3_1</td></tr></table><div><div>VCCPRIM_3p3_1</div><image src="assets/images/864A2755-E8F4-4159-8DF8-0CA3B97C9497.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place right under the BGA area.</td><td>VCCPRIM_3P3_2</td></tr></table><div><div>VCCPRIM_3P3_2</div><image src="assets/images/BC02AC5B-10C2-48FB-8B78-68A42CD2DC17.PNG" class="contentImage" /></div></section><section id="8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77"><h2>VCCRTC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCCRTC plane from vrm to board pin with immediate GND reference on one of the adjacent layers. Refer to reference design image for design implementation.</td><td>VCCRTC_1</td></tr></table><div><div>VCCRTC_1</div><image src="assets/images/F80D2187-A03E-4531-B92C-6DB99ED83254.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0201</td><td>1 uF</td><td>1</td><td>Place within 10mm from package edge.</td><td>VCCRTC_2</td></tr><tr><td>Secondary side</td><td>0402 / 0201</td><td>0.1 uF</td><td>1</td><td>Place right under BGA area.</td><td>VCCRTC_3</td></tr></table><div><div>VCCRTC_2</div><image src="assets/images/6152480B-5920-4365-92D3-A895260B3D6F.png" class="contentImage" /></div><div><div>VCCRTC_3</div><image src="assets/images/FD69F83D-F057-4134-9996-EE7B0AA7150F.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCCRTC plane from vrm to board pin with immediate GND reference on one of the adjacent layers. Refer to reference design image for design implementation.</td><td>VCCRTC_1</td></tr></table><div><div>VCCRTC_1</div><image src="assets/images/6D7C1C8B-6084-46CB-9486-9CEC7A2771C0.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place within 10mm from package edge.</td><td>VCCRTC_2</td></tr><tr><td>Secondary side</td><td>0402/ 0201</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place right under BGA area.
</td><td>VCCRTC_3</td></tr></table><div><div>VCCRTC_2</div><image src="assets/images/A95B3FB0-97DB-45EB-8F1B-B28BEAE3A883.png" class="contentImage" /></div><div><div>VCCRTC_3</div><image src="assets/images/6780781C-26CE-4AE0-9BD8-8E492EA1C24D.PNG" class="contentImage" /></div></section><section id="4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51"><h2>VCCST</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require a power plane of width 1mm for VCCST with immediate GND reference.</td><td>VCCST_1</td></tr><tr><td>2</td><td>Rpath+Rdson is 39mohm max.</td><td /></tr></table><div><div>VCCST_1</div><image src="assets/images/314A3DD5-8DB6-452D-9F25-D955994E84FC.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>NA</td><td>NA</td><td>0</td><td>NA</td><td /></tr></table></section><section id="Power Integrity~Processor Power Rails~Documents~4E5FC13A-B4BE-4DF0-83D5-A0908DE2EB51~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require a power plane of width 1mm for VCCST with immediate GND reference.</td><td>VCCST_1</td></tr><tr><td>2</td><td>Rpath+Rdson is 39mohm max.
</td><td /></tr></table><div><div>VCCST_1</div><image src="assets/images/8E43D2AF-81EB-4169-A290-5B1398B5569F.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>NA</td><td>NA</td><td>0</td><td>0</td><td>0</td><td /><td /></tr></table></section><section id="1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E"><h2>VCCGT(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H404_T3_0.8mm_1</div><image src="assets/images/0F3C7A71-0C7A-46F6-8E3B-E8597D1B2C8E.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>9</td><td /><td>VCCGT_H404_T3_0.8mm_3</td></tr></table><div><div>VCCGT_H404_T3_0.8mm_2</div><image src="assets/images/0C59177C-F55B-4633-82D0-6F10917A070A.png" class="contentImage" /></div><div><div>VCCGT_H404_T3_0.8mm_3</div><image src="assets/images/60385F58-1494-4587-BDAF-F3FC76BEF82E.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~1FE8E7F4-CCCD-4F46-AF4D-F0AEBD7CE01E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_T3_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_T3_ERB_1</div><image src="assets/images/850FCB7D-5D2F-476E-9B90-FAB3719E0222.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_T3_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>These are the compensation caps for the socket.</td><td>VCCGT_T3_ERB_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>2.2uF</td><td>1</td><td>3</td><td>3</td><td /><td /></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td>11</td><td>11</td><td /><td>VCCGT_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>5</td><td>7</td><td>7</td><td /><td>VCCGT_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>2</td><td>0</td><td>0</td><td>These are the compensation caps for the socket.</td><td>VCCGT_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>10</td><td>10</td><td>10</td><td /><td>VCCGT_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>21</td><td>19</td><td>19</td><td /><td>VCCGT_T3_ERB_3</td></tr></table><div><div>VCCGT_T3_ERB_2</div><image src="assets/images/1E92A9FB-517B-4A51-A35C-48A2E9CB1D84.png" class="contentImage" /></div><div><div>VCCGT_T3_ERB_3</div><image src="assets/images/E623A8F5-EA85-48C8-AB34-7C575CD32A15.png" class="contentImage" /></div></section><section id="B5AB37C2-2B20-4D33-A87F-0FA011CD12CD"><h2>VCCGT(H12Xe/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~B5AB37C2-2B20-4D33-A87F-0FA011CD12CD~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H12Xe_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H12Xe_T3_0.9mm_1</div><image src="assets/images/67B370B3-952E-45D2-B8F6-005D8FB1D29C.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5 mOhm with 2.5V voltage rating.</td><td>VCCGT_H12Xe_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td /><td>VCCGT_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>9</td><td /><td>VCCGT_H12Xe_T3_0.9mm_3</td></tr></table><div><div>VCCGT_H12Xe_T3_0.9mm_2</div><image src="assets/images/FED5D55E-99D7-4EE2-BD10-355C29DBAD69.png" class="contentImage" /></div><div><div>VCCGT_H12Xe_T3_0.9mm_3</div><image src="assets/images/15CC707D-A1FE-470D-8DEC-462CFE623E3E.png" class="contentImage" /></div></section><section id="93847CE4-2732-4CFD-961D-DFC629EA536C"><h2>VCCGT(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~93847CE4-2732-4CFD-961D-DFC629EA536C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H12Xe_T4_0.8mm_1</div><image src="assets/images/C4FDBD32-64D1-4FD4-B46D-4BB125356938.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td /><td>VCCGT_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>9</td><td /><td>VCCGT_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCCGT_H12Xe_T4_0.8mm_2</div><image src="assets/images/2B85F083-2393-4B56-9243-6C18AEEB1D9D.png" class="contentImage" /></div><div><div>VCCGT_H12Xe_T4_0.8mm_3</div><image src="assets/images/8744FD67-649E-4B3E-ADC9-2398EF8DAE16.png" class="contentImage" /></div></section><section id="7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E"><h2>VCCGT(H484/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_H484_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_H484_T3_0.9mm_1</div><image src="assets/images/EE2B215B-DEED-48CF-B3BE-973934EA2CE6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_H484_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td /><td>VCCGT_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>9</td><td /><td>VCCGT_H484_T3_0.9mm_3</td></tr></table><div><div>VCCGT_H484_T3_0.9mm_2</div><image src="assets/images/121A4A02-7548-4603-B500-F4E3C5D88166.png" class="contentImage" /></div><div><div>VCCGT_H484_T3_0.9mm_3</div><image src="assets/images/AEFFEA14-6914-4D84-B12A-4173AC6899CC.png" class="contentImage" /></div></section><section id="02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4"><h2>VCCSA(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H404_T3_0.8mm_1</div><image src="assets/images/DE4E1BB0-2A04-4555-BDF1-1AE892D03854.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td /><td>VCCSA_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>3</td><td /><td>VCCSA_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H404_T3_0.8mm_3</td></tr></table><div><div>VCCSA_H404_T3_0.8mm_2</div><image src="assets/images/C6889FF0-BC3F-4491-A5CD-EFCBB5572137.png" class="contentImage" /></div><div><div>VCCSA_H404_T3_0.8mm_3</div><image src="assets/images/E6E887A9-0672-447A-9AFA-29EF0FE71C09.JPG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_T3_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_T3_ERB_1</div><image src="assets/images/B9A29F54-7146-443D-8C5D-72E98A683198.JPG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>1</td><td>3</td><td>3</td><td /><td>VCCSA_T3_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_T3_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>11</td><td>9</td><td>9</td><td /><td>VCCSA_T3_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td>VCCSA_T3_ERB_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>6</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>6</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td>0</td><td>0</td><td /><td>VCCSA_T3_ERB_3</td></tr></table><div><div>VCCSA_T3_ERB_2</div><image src="assets/images/5AED826A-DC1B-4A0D-94CE-CFEEBCF91F78.JPG" class="contentImage" /></div><div><div>VCCSA_T3_ERB_3</div><image src="assets/images/FC577812-404D-46CF-9773-E106342C744E.JPG" class="contentImage" /></div></section><section id="70D93F0B-BF34-4DE5-B65E-3EFFB72C515F"><h2>VCCSA(H12Xe/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~70D93F0B-BF34-4DE5-B65E-3EFFB72C515F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H12Xe_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H12Xe_T3_0.9mm_1</div><image src="assets/images/0B49A51E-E3A5-41F5-9134-4AF6DD8B31E8.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td /><td>VCCSA_H12Xe_T3_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H12Xe_T3_0.9mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>3</td><td /><td>VCCSA_H12Xe_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T3_0.9mm_3</td></tr></table><div><div>VCCSA_H12Xe_T3_0.9mm_2</div><image src="assets/images/1BAC408A-0AC1-4723-BC2F-696EF8D65C93.png" class="contentImage" /></div><div><div>VCCSA_H12Xe_T3_0.9mm_3</div><image src="assets/images/C3552B74-ED54-426B-BD9F-1CF50B7035F5.JPG" class="contentImage" /></div></section><section id="F82E17AB-D130-4119-B718-39EED5F87B6B"><h2>VCCSA(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F82E17AB-D130-4119-B718-39EED5F87B6B~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H12Xe_T4_0.8mm_1</div><image src="assets/images/D60630E5-7D75-44BB-AD09-544D80AE3A95.JPG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td /><td>VCCSA_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>3</td><td /><td>VCCSA_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCCSA_H12Xe_T4_0.8mm_2</div><image src="assets/images/8FE5C3EC-AF6F-486F-8DE4-721FBA120448.JPG" class="contentImage" /></div><div><div>VCCSA_H12Xe_T4_0.8mm_3</div><image src="assets/images/AD0A7253-ACD5-4F2C-8BFD-5E6205F7E746.JPG" class="contentImage" /></div></section><section id="498345E5-070C-4B40-82A9-F7A4599DA8F7"><h2>VCCSA(H484/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~498345E5-070C-4B40-82A9-F7A4599DA8F7~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_H484_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_H484_T3_0.9mm_1</div><image src="assets/images/83B13E24-348A-4D3A-BBFE-016B2BC9BED5.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td /><td>VCCSA_H484_T3_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_H484_T3_0.9mm_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>3</td><td /><td>VCCSA_H484_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCCSA_H484_T3_0.9mm_3</td></tr></table><div><div>VCCSA_H484_T3_0.9mm_2</div><image src="assets/images/F58A2CFB-D0D3-4724-9471-A10045729D5A.png" class="contentImage" /></div><div><div>VCCSA_H484_T3_0.9mm_3</div><image src="assets/images/165E0EF2-4F7E-45C7-A2B1-817CE71627BF.JPG" class="contentImage" /></div></section><section id="CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492"><h2>VCC_CORE(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H404_T3_0.8mm_1</div><image src="assets/images/B0010011-7E17-4A17-A7AD-F23D1233A6E1.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>12</td><td>Place beneath BGA.</td><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place the 0603 cap near the beneath BGA</td><td>VCC_CORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>5</td><td /><td>VCC_CORE_H404_T3_0.8mm_3</td></tr></table><div><div>VCC_CORE_H404_T3_0.8mm_2</div><image src="assets/images/D148C408-F279-4155-BECA-98C9B621A36B.PNG" class="contentImage" /></div><div><div>VCC_CORE_H404_T3_0.8mm_3</div><image src="assets/images/3C083B13-0C3F-4119-B31C-687B515751C6.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~CDCBBAD5-6AD0-407F-B541-A8B0B3C9D492~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_T3_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_T3_ERB_1</div><image src="assets/images/D5FB349B-2435-4AE7-8337-7A22DFC602DB.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4.Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>3</td><td>3</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_T3_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>These are the compensation caps for the socket.</td><td>VCC_CORE_T3_ERB_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>12</td><td>12</td><td>12</td><td>Place beneath BGA.</td><td>VCC_CORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>10</td><td>10</td><td>Place beneath BGA.</td><td>VCC_CORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>3</td><td>6</td><td>6</td><td>Place the 0603 cap near the beneath BGA.</td><td>VCC_CORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>10</td><td>6</td><td>6</td><td>These are the compensation caps for the socket.</td><td>VCC_CORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>16</td><td>13</td><td>13</td><td>These are the compensation caps for the socket.</td><td>VCC_CORE_T3_ERB_3</td></tr></table><div><div>VCC_CORE_T3_ERB_2</div><image src="assets/images/F39C4C14-CB4C-4049-B0B8-55329A556DE9.PNG" class="contentImage" /></div><div><div>VCC_CORE_T3_ERB_3</div><image src="assets/images/EF59AB47-0018-4C62-88A1-57AE790A64A8.PNG" class="contentImage" /></div></section><section id="CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77"><h2>VCC_CORE(H12Xe/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CAE1D1C6-4F0B-4D30-BCF5-A9CCFAB97B77~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H12Xe_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H12Xe_T3_0.9mm_1</div><image src="assets/images/FB75AE20-D74C-4A2A-81FE-5961AAF37F86.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H12Xe_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>12</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place the 0603 cap near the beneath BGA</td><td>VCC_CORE_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>5</td><td /><td>VCC_CORE_H12Xe_T3_0.9mm_3</td></tr></table><div><div>VCC_CORE_H12Xe_T3_0.9mm_2</div><image src="assets/images/83E71C37-6061-4E67-AB99-E6A17BF70665.PNG" class="contentImage" /></div><div><div>VCC_CORE_H12Xe_T3_0.9mm_3</div><image src="assets/images/33CD20DB-C9E9-42BB-84C6-9F042212903E.PNG" class="contentImage" /></div></section><section id="3C54E7AE-FE0A-468B-8B9A-B83FF805A140"><h2>VCC_CORE(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~3C54E7AE-FE0A-468B-8B9A-B83FF805A140~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H12Xe_T4_0.8mm_1</div><image src="assets/images/97518DB2-8FD1-4522-A16F-753C660D97D2.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>12</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place the 0603 cap near the beneath BGA</td><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>5</td><td /><td>VCC_CORE_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCC_CORE_H12Xe_T4_0.8mm_2</div><image src="assets/images/1DE45D0B-647D-4C44-B9EC-66E01F23703B.PNG" class="contentImage" /></div><div><div>VCC_CORE_H12Xe_T4_0.8mm_3</div><image src="assets/images/3826A7D9-5255-4B49-8DC3-659BD434A47F.PNG" class="contentImage" /></div></section><section id="4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC"><h2>VCC_CORE(H484/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4D241E46-F3C8-45F2-B41A-AFCFACBFC3CC~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_H484_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_H484_T3_0.9mm_1</div><image src="assets/images/D2DC6682-07A4-4A75-AEC0-C4BCBE11F50E.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_H484_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>12</td><td>Place beneath BGA.</td><td>VCC_CORE_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCC_CORE_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place the 0603 cap near the beneath BGA</td><td>VCC_CORE_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>5</td><td /><td>VCC_CORE_H484_T3_0.9mm_3</td></tr></table><div><div>VCC_CORE_H484_T3_0.9mm_2</div><image src="assets/images/B5B8CD91-AE97-459F-B3A9-20AFA32351F5.PNG" class="contentImage" /></div><div><div>VCC_CORE_H484_T3_0.9mm_3</div><image src="assets/images/BC666222-FD45-455A-BC16-69560FCA9F9B.PNG" class="contentImage" /></div></section><section id="2A1B61E9-8B7D-4EA5-8D19-CA17933F7417"><h2>VCC_LP_ECORE(H404/T3/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H404_T3_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H404_T3_0.8mm_1</div><image src="assets/images/D15A7999-76F4-4D7B-989C-77FA998D41CE.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>6</td><td /><td>VCC_LP_ECORE_H404_T3_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H404_T3_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H404_T3_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCC_LP_ECORE_H404_T3_0.8mm_3</td></tr></table><div><div>VCC_LP_ECORE_H404_T3_0.8mm_2</div><image src="assets/images/84BC0F78-6C9F-4503-9C3C-DC04D511A82C.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_H404_T3_0.8mm_3</div><image src="assets/images/20F14705-366D-4FA6-B12B-99AA6EA186D7.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~2A1B61E9-8B7D-4EA5-8D19-CA17933F7417~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_T3_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_T3_ERB_1</div><image src="assets/images/DFDDA1CE-B8DD-4D2C-8E5B-F8A846650C83.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Place smaller capacitors electrical closer to the package (i.e. placement from package to VR: 0201-&gt; 0402 -&gt; 0603 -&gt; bulk capacitors).</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>6</td><td>9</td><td>9</td><td /><td>VCC_LP_ECORE_T3_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>100uF</td><td>0</td><td>3</td><td>3</td><td /><td>VCC_LP_ECORE_T3_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>0</td><td>0</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_T3_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>6</td><td>3</td><td>3</td><td>These are the compensation caps for the socket.</td><td>VCC_LP_ECORE_T3_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>5</td><td>2</td><td>2</td><td>These are the compensation caps for the socket.</td><td>VCC_LP_ECORE_T3_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>These are the compensation caps for the socket.</td><td>VCC_LP_ECORE_T3_ERB_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>2</td><td>2</td><td>placed beneath BGA</td><td>VCC_LP_ECORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>0</td><td>3</td><td>3</td><td>placed beneath BGA</td><td>VCC_LP_ECORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>2</td><td>2</td><td /><td>VCC_LP_ECORE_T3_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>5</td><td>2</td><td>2</td><td /><td>VCC_LP_ECORE_T3_ERB_3</td></tr></table><div><div>VCC_LP_ECORE_T3_ERB_2</div><image src="assets/images/DAFF77C7-7B53-4EC8-9392-D031AB832130.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_T3_ERB_3</div><image src="assets/images/EC96B83A-33EB-4B1F-8830-E1DC98DC4095.png" class="contentImage" /></div></section><section id="4A744EA9-CA50-471D-9BE9-6202EC597876"><h2>VCC_LP_ECORE(H12Xe/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4A744EA9-CA50-471D-9BE9-6202EC597876~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H12Xe_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H12Xe_T3_0.9mm_1</div><image src="assets/images/F9C80CBE-0031-4843-AD14-D67EFE986403.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>6</td><td /><td>VCC_LP_ECORE_H12Xe_T3_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H12Xe_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCC_LP_ECORE_H12Xe_T3_0.9mm_3</td></tr></table><div><div>VCC_LP_ECORE_H12Xe_T3_0.9mm_2</div><image src="assets/images/9679E51B-9461-4E44-AF1B-542673A377A6.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_H12Xe_T3_0.9mm_3</div><image src="assets/images/B0130337-932C-4292-8A64-2E0F06716079.png" class="contentImage" /></div></section><section id="4C882EAD-CF8B-46CC-9289-968EF1D8947C"><h2>VCC_LP_ECORE(H12Xe/T4/0.8mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4C882EAD-CF8B-46CC-9289-968EF1D8947C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H12Xe_T4_0.8mm_1</div><image src="assets/images/B4B5FF25-27E2-4320-8E9F-F0D886D8DF33.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>6</td><td /><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</td></tr></table><div><div>VCC_LP_ECORE_H12Xe_T4_0.8mm_2</div><image src="assets/images/B3065F01-A7AD-4395-8EB0-021EBC4C9FB3.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_H12Xe_T4_0.8mm_3</div><image src="assets/images/05FC3DD9-EA95-4875-A663-24AA0E626F65.png" class="contentImage" /></div></section><section id="69871F49-5057-40AF-A8A0-D0B723FF1EC7"><h2>VCC_LP_ECORE(H484/T3/0.9mm PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_H484_T3_0.9mm_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_H484_T3_0.9mm_1</div><image src="assets/images/E3241015-FC14-477E-8E8F-E8955FD8B57E.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>6</td><td /><td>VCC_LP_ECORE_H484_T3_0.9mm_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_H484_T3_0.9mm_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>4</td><td>Place beneath BGA</td><td>VCC_LP_ECORE_H484_T3_0.9mm_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCC_LP_ECORE_H484_T3_0.9mm_3</td></tr></table><div><div>VCC_LP_ECORE_H484_T3_0.9mm_2</div><image src="assets/images/272ECAEF-64D8-41D1-94F8-7050FC61119A.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_H484_T3_0.9mm_3</div><image src="assets/images/206C96A5-5A91-469D-AA29-203CC3CFBA63.png" class="contentImage" /></div></section><section id="4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C"><h2>VDD2 (Type-3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_LP5_1</div><image src="assets/images/909DEAC3-4DC4-4FDE-9933-13F3209FB9B4.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/ED447DB7-4CAF-480B-BEBE-8A92EB9ECA1F.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_PTLP_T3_10L_LP5X32_Landscape_FPrev1p0_BMW40p5_BMF_ww42p1.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>6</td><td>6</td><td>VDD2_1</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_1</td></tr></table><div><div>VDD2_1</div><image src="assets/images/B2029F28-69EA-4206-AC82-901D7003C229.png" class="contentImage" /></div></section><section id="F5F27CB2-AFAD-49FC-9BB4-312612AA3F83"><h2>VDD2 (Type-3 8L PCB LPCAMM2)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 8L CAMM motherboard reference layout showing the plane routing</td><td>VDD2_T3_CAMM8L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_CAMM8L_1</div><image src="assets/images/7C5CA2BD-5AF9-4F94-AD13-645DD1AE99F2.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM8L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM8L_2</td></tr></table><div><div>VDD2_T3_CAMM8L_2</div><image src="assets/images/40648261-6629-4011-9338-0FE1FFA3430D.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F5F27CB2-AFAD-49FC-9BB4-312612AA3F83~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_PTLP_T3_10L_LP5X32_Landscape_FPrev1p0_BMW40p5_BMF_ww42p1.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>6</td><td>6</td><td>VDD2_1</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_1</td></tr></table><div><div>VDD2_1</div><image src="assets/images/4B3559D9-C4D2-4E4A-81DC-E7A195E2894D.png" class="contentImage" /></div></section><section id="5EF31C41-471B-43D2-9F9D-55BBB3D01C91"><h2>VDD2 (Type-3 10L PCB LPCAMM2)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~5EF31C41-471B-43D2-9F9D-55BBB3D01C91~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 10L CAMM motherboard reference layout showing the plane routing</td><td>VDD2_T3_CAMM10L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_CAMM10L_1</div><image src="assets/images/831F4454-D4F8-40C8-B8C6-BACD9C504539.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM10L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM10L_2</td></tr></table><div><div>VDD2_T3_CAMM10L_2</div><image src="assets/images/CCA85A52-D770-4DE3-92F0-F837698229F6.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~5EF31C41-471B-43D2-9F9D-55BBB3D01C91~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_PTLP_T3_10L_LP5X32_Landscape_FPrev1p0_BMW40p5_BMF_ww42p1.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>6</td><td>6</td><td>VDD2_1</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_1</td></tr></table><div><div>VDD2_1</div><image src="assets/images/227E84D0-4EF8-45A9-A7F0-5481F82F3289.png" class="contentImage" /></div></section><section id="EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED"><h2>VDD2 (Type4 LP5x32)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-4 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T4_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T4_LP5_1</div><image src="assets/images/D7375364-412A-4B24-A944-75F397B0710B.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>Place beneath BGA</td><td>VDD2_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T4_LP5_2</td></tr></table><div><div>VDD2_T4_LP5_2</div><image src="assets/images/A463FF2A-6A24-4705-83A6-C970EB6F3177.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~EC3CCEE6-3DA0-4A3A-B0C0-F7D9511EE8ED~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>PTL-P_T4_10L_4X32LP5_BMRev0p9_ww45p2C.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>6</td><td>6</td><td>6</td><td>VDD2_1</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_1</td></tr></table><div><div>VDD2_1</div><image src="assets/images/DAFD3200-8B2A-47A2-8102-6B6BA10C26B3.png" class="contentImage" /></div></section><section id="92A90F50-DCC3-4A29-BCAD-1C89A9617159"><h2>VDD2 DDR5 (Type-3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 DDR5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_DDR5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_DDR5_1</div><image src="assets/images/B2BA0EB4-A778-41FB-A164-255020FA010C.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr></table><div><div>VDD2_T3_DDR5_2</div><image src="assets/images/6A2D6813-79D2-4BC2-A698-990D0E90E2CA.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>PTL-U_P_8L_SODIMM_SBS_ww49p2.brd</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VDDQ and VDD2 ball from PKG are shorted to the VDD2 platform rail .</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDD2_1</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>8</td><td>8</td><td>8</td><td>VDD2_1</td></tr></table><div><div>VDD2_1</div><image src="assets/images/3DC4C5C1-7517-404D-AFBB-FC38B45260E2.png" class="contentImage" /></div></section><section id="6C7D012A-5739-40EA-940A-2398D86F27D9"><h2>VDDQ (Type 3-PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_LP5_1</div><image src="assets/images/96653330-581A-4818-A0F4-CD43DF610697.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/90DA332E-5900-4020-ACBF-8D05E1DF011D.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_PTLP_T3_10L_LP5X32_Landscape_FPrev1p0_BMW40p5_BMF_ww42p1.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td></tr></table><div><div>VDDQ_1</div><image src="assets/images/52DEBF84-E8FF-4BDD-B1B6-9F2A86698388.PNG" class="contentImage" /></div></section><section id="8687CA60-30A0-4260-B157-0D944093C644"><h2>VDDQ (Type-3 8L PCB LPCAMM2)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 8L CAMM motherboard reference layout showing the plane routing</td><td>VDDQ_T3_CAMM8L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_CAMM8L_1</div><image src="assets/images/30677906-FDD7-46B5-82EB-A495B1728F38.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM8L_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM8L_2</td></tr></table><div><div>VDDQ_T3_CAMM8L_2</div><image src="assets/images/A7F0380F-A875-4A11-B7A4-962B4FD89114.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~8687CA60-30A0-4260-B157-0D944093C644~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_PTLP_T3_10L_LP5X32_Landscape_FPrev1p0_BMW40p5_BMF_ww42p1.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td></tr></table><div><div>VDDQ_1</div><image src="assets/images/F8234F1D-5130-462B-9970-F6C4238C1B46.PNG" class="contentImage" /></div></section><section id="3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06"><h2>VDDQ (Type-3 10L PCB LPCAMM2)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 10L CAMM motherboard reference layout showing the plane routing</td><td>VDDQ_T3_CAMM_10L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_CAMM_10L_1</div><image src="assets/images/D2E8E47B-520E-4BCE-964E-34042F808984.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM_10L_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM_10L_2</td></tr></table><div><div>VDDQ_T3_CAMM_10L_2</div><image src="assets/images/636D166C-7830-4E6D-8869-95CE402B2EE8.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~3556C4D0-2E32-4ED8-BDDE-6ACF269BAD06~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_PTLP_T3_10L_LP5X32_Landscape_FPrev1p0_BMW40p5_BMF_ww42p1.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td></tr></table><div><div>VDDQ_1</div><image src="assets/images/0C246DC2-DC2D-48D8-B4A7-B22DCEDC69C4.PNG" class="contentImage" /></div></section><section id="64054FEA-9EA6-4B02-A31D-8F3CB8A09277"><h2>VDDQ (Type4 LP5x32)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-4 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T4_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T4_LP5_1</div><image src="assets/images/984B2ECE-46B7-42A5-8CAF-B6DEC79ED1D4.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T4_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T4_LP5_2</td></tr></table><div><div>VDDQ_T4_LP5_2</div><image src="assets/images/8A1849D1-EDB6-42E5-965F-1F400961E1FD.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~64054FEA-9EA6-4B02-A31D-8F3CB8A09277~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>PTL-P_T4_10L_4X32LP5_BMRev0p9_ww45p2C.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td></tr></table><div><div>VDDQ_1</div><image src="assets/images/A1F263DA-BC2A-41E6-9A33-DC0915CAE60D.PNG" class="contentImage" /></div></section><section id="788B6F3D-F34F-4258-AEC1-3D1F22E87911"><h2>DDR5 Device Decoupling</h2></section><section id="486A5564-67A2-41CF-9A29-9C0D2A4EFA2F"><h2>Memory Down Decoupling Config: X16 SDP</h2><p>Description: This is PI guidance for the DDR5 x16 SDP memory down solution if the customers choose to merge VDD/ VDDQ rails on the platform.</p><p>The capacitor quantity if for 8 DRAM devices. 
Each DDR channel to have two X16 DRAM devices. The layout example shows the decoupling cap placement for 4 DRAM devices. The same strategy can be extended to all the 8 X16 DRAM devices.   
Customers should check the DRAM supplier datasheets for the VDD/ VDDQ voltage levels and only merge if they are the same voltage.
</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS  on the Memory power rails</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDD/VDDQ (VDD &amp; VDDQ rails are merged on the platform)</td><td>0402/ 0201, 1uF</td><td>32</td><td>4 caps per DRAM, as close as possible to VDD/ VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr><tr><td>VDD/ VDDQ (VDD &amp; VDDQ rails are merged on the platform)</td><td>0402, 10 uF</td><td>8</td><td>1 cap per DRAM, as close as possible to VDD/ VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr><tr><td>VPP</td><td>0402/ 0201, 1 uF</td><td>16</td><td>2 caps per DRAM. One per short side connecting the VPP BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr><tr><td>VPP</td><td>0402, 10 uF</td><td>8</td><td>1 cap per DRAM, close as possible to VPP BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr></table><div><div>DDR5 Memory Down X16</div><image src="assets/images/F1E842EE-30DC-418F-B21B-4343BE74B6D3.png" class="contentImage" /></div></section><section id="683850C4-85EE-4C52-BDC6-0CFFD84C8577"><h2>Small Outline Dual In-line Memory Module (SODIMM)</h2><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p></section><section id="9A96826A-2BBE-488E-8B09-0399123849E0"><h2>LPCAMM2 E1</h2></section><section id="7C1C3C20-1441-448C-9C9A-868BAC5AD26A"><h2>LPCAMM2 E1 module</h2><p>Description: LPCAMM2 E1 module has a configurable VDDQ rail option i.e. VDDQ rail can be sourced from on module PMIC or from the Motherboard VRM. This section provides routing recommendations for using Motherboard VDDQ VRM shared with the SOC on 8 Layer and 10 Layer Type-3 Motherboard stackup.</p><p>A shared VDDQ rail between the SOC and LPCAMM2 E1 module is required to support speeds above 7467 MT/s.</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all LPCAMM2 E1 connector JEDEC SPECS. </td></tr><tr><td>VSS referencing is recommended for the VDDQ power rail.</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDDQ</td><td>0603, 47 uf</td><td>2</td><td>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPCAMM2_E1_10L, LPCAMM2_E1_8L</td></tr></table><div><div>LPCAMM2_E1_10L</div><image src="assets/images/C58C9E8D-9946-468D-A2D3-EFB7242C4A3D.png" class="contentImage" /></div><div><div>LPCAMM2_E1_8L</div><image src="assets/images/B9D8C126-2B0B-485E-BA23-6FF1E60CDA59.png" class="contentImage" /></div></section><section id="0ACF5BE4-DFCD-4FFE-8485-7E49F4ADB8A3"><h2>LPDDR5/x Device Decoupling</h2></section><section id="3C28D41C-A787-470A-8181-F3103E301662"><h2>Memory Down Decoupling Config: 4X32</h2><p>Description: LPDDR5x x32 memory down PI solution guidance with eDVFSC enabled on the platform.</p><p>eDVFSC is an optional power savings feature for LP5x speed 3200 MT/s. 
eDVFSC requires an independent VDD2L rail on the platform. 
If the eDVFSC support is not desired on the platform, customers can merge DRAM VDD2L ball with the VDD2H rail. Customers should consult the DRAM vendors for Z(f) spec guidance for merged VDD2H/VDD2L rail.</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>TYPE-4 (2-x-2+) DRAM power rail layer assignment is provided in  LPDDR5x_TYPE4_1</td></tr><tr><td>TYPE-3 10L DRAM power rail layer assignment is provided in  LPDDR5x_TYPE3_1</td></tr><tr><td>VSS referencing is recommended for all the Memory power rails</td></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS on the Memory power rails</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDD2H</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per side close to VDD2H BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_2, LPDDR5x_TYPE3_2</td></tr><tr><td>VDD2H</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_2, LPDDR5x_TYPE3_2</td></tr><tr><td>VDDQ</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per each corner close to VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_3, LPDDR5x_TYPE3_3</td></tr><tr><td>VDDQ</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_3, LPDDR5x_TYPE3_3</td></tr><tr><td>VDD1</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per each VDD1 BGA.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_4, LPDDR5x_TYPE3_4</td></tr><tr><td>VDD1</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_4, LPDDR5x_TYPE3_4</td></tr><tr><td>VDD2L</td><td>0201, 1uF</td><td>16</td><td>4 cap per DRAM, 1 per each corner close to VDD2L BGA's 
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_5, LPDDR5x_TYPE3_5</td></tr><tr><td>VDD2L</td><td>0402, 10uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_5, LPDDR5x_TYPE3_5</td></tr></table><div><div>LPDDR5x_TYPE4_1</div><image src="assets/images/C880AEA8-A399-4052-82B6-763A3C882DB0.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_2</div><image src="assets/images/E6A8F62D-D091-47B9-8E5D-0F1457A33F01.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_3</div><image src="assets/images/0343F181-FE19-4BCB-9E44-912AF2C00F4F.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_4</div><image src="assets/images/E8D2584D-AF88-4E69-99C5-FE4A0CA182B9.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_5</div><image src="assets/images/4457A184-3641-4002-8241-212E0C99D95C.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_1</div><image src="assets/images/89B3C0B2-15C5-4802-BAFF-C26E111981D2.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_2</div><image src="assets/images/96E55874-5863-4F4F-AAF0-08A91A59CC4F.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_3</div><image src="assets/images/887C66B1-558A-4C62-915B-E8EC20B9F4CB.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_4</div><image src="assets/images/06CAC957-2195-4013-A1AF-391B49F321FC.png" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_5</div><image src="assets/images/1395F2FF-7C0B-4BF5-8F6F-FA7AB9167F06.png" class="contentImage" /></div></section></body></html>