[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13200       tick       3075723       1328346       1280329       3075723 
      2  13200       tick       5229093       2380914       2355508       5229093 
      3  13200       tick       5143833       2345639       2328690       5143833 
      4  13200       tick       5326061       2427734       2405771       5326061 
      5  13200       tick       5237791       2386172       2366899       5237791 
      6  13200       tick       5233084       2387290       2367198       5233084 
      7  13200       tick       5228932       2385126       2368180       5228932 
      8  13200       tick       5240758       2387361       2370698       5240758 
      9  13200       tick       5241805       2387734       2371830       5241805 
     10  13200       tick       5243879       2390027       2373706       5243879 
     11  13200       tick       5073779       2312132       2293289       5073779 
     12  13200       tick       5407424       2463074       2445745       5407424 
     13  13200       tick       5250740       2389676       2373266       5250740 
     14  13200       tick       5239308       2387610       2366939       5239308 
     15  13200       tick       5244652       2387769       2365475       5244652 
     16  13200       tick       5232312       2384454       2364205       5232312 
     17  13200       tick       5239813       2389283       2371249       5239813 
     18  13200       tick       5237483       2388692       2369616       5237483 
     19  13200       tick       5233829       2388154       2369558       5233829 
     20  13200       exit       1747559        796660        789706       1747559 
