4-2-input OR-AND-Invert gate
.cell OAI42
.origin OAI41
.inputs B1 B A3 A2 A1 A 
.outputs Y 
pmos B1 N3 vdd vdd g 1 3 1
pmos B N3 vdd vdd g 1 2 1
pmos A3 N2 vdd vdd g 4 1 4
pmos A2 N1 N2 vdd g 3 1 3
pmos A1 N N1 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos B1 N4 gnd gnd 1 3 4 -3
nmos B N3 N4 gnd 1 2 4 -2
nmos A3 Y N3 gnd 1 1 4 -1
nmos A2 Y N3 gnd 1 1 3 -1
nmos A1 Y N3 gnd 1 1 2 -1
nmos A Y N3 gnd 1 1 1 -1
.end