寄存器

共用一个时钟输入信号的2个或2个以上的D触发器的组合称为寄存器。寄存器通常用来存储一组相关的二进制数。移位寄存器还具有移位功能，可以实现数据的串并转换、数值运算和数据处理等。

1.8位寄存器

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity register8 is
--  Port ( );
port(
clk,reset: in std_logic;--当把clk换成电平信号C时，可设计成锁存器
d: in std_logic_vector(7 downto 0);
q: out std_logic_vector(7 downto 0)
);
end register8;

architecture Behavioral of register8 is
begin
process(clk,reset)
begin
if reset='1' then
q<="00000000";
elsif(clk'event and clk='1') then
q<=d;
end if;
end process;

end Behavioral;
```

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220929145531.png)

2.串入/串出移位寄存器

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/qq_pic_merged_1664438194463.jpg)

行为级描述，可以调用D触发器模块，使用generate语句进行结构化描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity shift_register is
--  Port ( );
port(
d,clk: in std_logic;
q: out std_logic
);
end shift_register;
architecture Behavioral of shift_register is
signal temp : std_logic_vector(5 downto 0);
begin
process(clk)
begin
if (clk'event and clk='1') then
temp(5)<=d;
temp(4 downto 0)<=temp(5 downto 1);
end if;
end process;
q<=temp(0);
end Behavioral;
```

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220929152657.png)

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20220929152748.png)

3.串入并出移位寄存器

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity shift_ser_pa is
--  Port ( );
port(
d,clk: in std_logic;
q:out std_logic_vector(5 downto 0)
);
end shift_ser_pa;

architecture Behavioral of shift_ser_pa is
component dff--调用D触发器
port(
d,clk: in std_logic;
q: out std_logic
);
end component;
signal z: std_logic_vector(6 downto 0);
begin
z(0)<=d;
g1:for i in 0 to 5 generate --i从0到5变化，构成D触发器串联
    dffx: dff port map(
    d=>z(i),
    clk=>clk,
    q=>z(i+1)
    );
end generate;
q<=z(6 downto 1);
end Behavioral;
```

