

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Tue Oct 29 09:34:15 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.091 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%delta_k_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_0_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 10 'read' 'delta_k_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_kmin1_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_0_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 11 'read' 'output_kmin1_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 13 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %p_read_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 14 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 15 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%mul_ln12 = mul i25 %sext_ln12_3, i25 %sext_ln12_4" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 16 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %output_kmin1_0_0_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 17 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "%mul_ln13 = mul i25 %sext_ln12_3, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 18 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.08ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i23 %sext_ln12_1, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 20 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 22 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 23 'read' 'output_kmin1_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 24 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 25 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %output_kmin1_0_0_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 26 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.91ns)   --->   "%mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 27 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 28 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.91ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 29 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/3] (1.08ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i23 %sext_ln12_1, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 30 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %p_read_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 31 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %output_kmin1_0_1_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 32 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 33 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 34 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%icmp_ln11 = icmp_sgt  i16 %output_kmin1_0_0_val_read, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%icmp_ln11_1 = icmp_sgt  i16 %output_kmin1_0_1_val_read, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 36 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%delta_k_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_1_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 37 'read' 'delta_k_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%biases_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_0_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 38 'read' 'biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 39 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i23 %sext_ln12_1, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 40 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_0_val_read, i9 0" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 41 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%sext_ln15 = sext i23 %mul_ln15" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 42 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15 = sub i25 %shl_ln2, i25 %sext_ln15" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 43 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 44 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.91ns)   --->   "%mul_ln14_3 = mul i32 %sext_ln12_2, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 45 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.91ns)   --->   "%mul_ln12_1 = mul i25 %sext_ln12_6, i25 %sext_ln12_4" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 46 'mul' 'mul_ln12_1' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 47 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 48 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln12_8 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 49 'sext' 'sext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [3/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 50 'mul' 'mul_ln12_2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 52 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 53 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15 = sub i25 %shl_ln2, i25 %sext_ln15" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 54 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bias_out_bias_change = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15, i32 9, i32 24" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 55 'partselect' 'bias_out_bias_change' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 56 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 57 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [2/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 58 'mul' 'mul_ln12_2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (2.91ns)   --->   "%mul_ln13_2 = mul i25 %sext_ln12_7, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 59 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln12_9 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 60 'sext' 'sext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [3/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 61 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13_2, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 62 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.91ns)   --->   "%mul_ln14_6 = mul i32 %sext_ln12_2, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 63 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 64 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_3, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.88ns)   --->   "%mul_ln14_1 = mul i34 %sext_ln14, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 66 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.21ns)   --->   "%add_ln14 = add i34 %shl_ln, i34 %mul_ln14_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 67 'add' 'add_ln14' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 68 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %mul_ln14_2" [../array.cpp:24]   --->   Operation 69 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 70 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 71 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 72 'partselect' 'weight_out_sum_output_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_2, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 73 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.88ns)   --->   "%mul_ln14_4 = mul i34 %sext_ln24, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 74 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.21ns)   --->   "%add_ln14_1 = add i34 %shl_ln14_1, i34 %mul_ln14_4" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 75 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_1, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 76 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.01ns)   --->   "%bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %biases_0_0_val_read" [../bias_pe.cpp:14->../array.cpp:32]   --->   Operation 77 'add' 'bias_out_net_sum' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i16 %bias_out_net_sum" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 78 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_sgt  i16 %bias_out_net_sum, i16 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 79 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.48ns)   --->   "%output_3 = select i1 %icmp_ln12, i15 %trunc_ln12, i15 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 80 'select' 'output_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 81 'mul' 'mul_ln12_2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln3, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 82 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [2/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 83 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [3/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 84 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.09>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 85 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i32 %mul_ln14_3" [../array.cpp:24]   --->   Operation 86 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln3, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 87 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 88 'partselect' 'weight_out_sum_delta_out' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_1, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 89 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (3.88ns)   --->   "%mul_ln14_5 = mul i34 %sext_ln24_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 90 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.21ns)   --->   "%add_ln14_3 = add i34 %shl_ln14_2, i34 %mul_ln14_5" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 91 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_3, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 92 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 93 'bitconcatenate' 'shl_ln12_1' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 0.00>
ST_6 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 94 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 95 'add' 'add_ln12_1' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [2/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 96 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %mul_ln14_6" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 97 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 98 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (3.88ns)   --->   "%mul_ln14_7 = mul i34 %sext_ln14_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 99 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.21ns)   --->   "%add_ln14_4 = add i34 %shl_ln14_3, i34 %mul_ln14_7" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 100 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_4, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 101 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [3/3] (1.08ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i23 %sext_ln12_5, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 102 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln11, i16 %weight_out_sum_delta_out, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 103 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 104 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.25>
ST_7 : Operation 105 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 105 'add' 'add_ln12_1' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 106 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (!cmp_i_i & icmp_ln11_1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 107 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 108 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 109 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [2/3] (1.08ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i23 %sext_ln12_5, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 110 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln11_1, i16 %weight_out_sum_delta_out_1, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 111 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 112 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 113 'read' 'biases_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 114 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13_1, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 115 'partselect' 'weight_out_sum_output_out_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.01ns)   --->   "%bias_out_net_sum_1 = add i16 %weight_out_sum_output_out_1, i16 %biases_0_1_val_read" [../bias_pe.cpp:14->../array.cpp:32]   --->   Operation 116 'add' 'bias_out_net_sum_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i16 %bias_out_net_sum_1" [../array.cpp:32]   --->   Operation 117 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i23 %sext_ln12_5, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 118 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_1_val_read, i9 0" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 119 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%sext_ln15_1 = sext i23 %mul_ln15_1" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 120 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 121 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (1.01ns)   --->   "%icmp_ln12_1 = icmp_sgt  i16 %bias_out_net_sum_1, i16 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 122 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.48ns)   --->   "%output_2 = select i1 %icmp_ln12_1, i15 %trunc_ln32, i15 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 123 'select' 'output_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.83>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i15 %output_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 124 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 125 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15_1, i32 9, i32 24" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 126 'partselect' 'bias_out_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i15 %output_2" [../act_pe.cpp:6->../array.cpp:34]   --->   Operation 127 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %zext_ln12" [../array.cpp:46]   --->   Operation 128 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %zext_ln6" [../array.cpp:46]   --->   Operation 129 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [../array.cpp:46]   --->   Operation 130 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [../array.cpp:46]   --->   Operation 131 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [../array.cpp:46]   --->   Operation 132 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [../array.cpp:46]   --->   Operation 133 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [../array.cpp:46]   --->   Operation 134 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [../array.cpp:46]   --->   Operation 135 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %bias_out_bias_change" [../array.cpp:46]   --->   Operation 136 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %bias_out_bias_change_1" [../array.cpp:46]   --->   Operation 137 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i160 %mrv_9" [../array.cpp:46]   --->   Operation 138 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
delta_k_0_0_val_read        (read          ) [ 0010000000]
output_kmin1_0_0_val_read   (read          ) [ 0010000000]
p_read_3                    (read          ) [ 0011110000]
sext_ln12_1                 (sext          ) [ 0011000000]
sext_ln12_3                 (sext          ) [ 0000000000]
sext_ln12_4                 (sext          ) [ 0011000000]
mul_ln12                    (mul           ) [ 0000000000]
sext_ln13_2                 (sext          ) [ 0011100000]
mul_ln13                    (mul           ) [ 0000000000]
tmp                         (partselect    ) [ 0011100000]
tmp_1                       (partselect    ) [ 0011110000]
training_read               (read          ) [ 0000000000]
output_kmin1_0_1_val_read   (read          ) [ 0000000000]
p_read_2                    (read          ) [ 0001110000]
sext_ln12                   (sext          ) [ 0000000000]
sext_ln13                   (sext          ) [ 0001000000]
mul_ln14                    (mul           ) [ 0001110000]
sext_ln13_1                 (sext          ) [ 0001100000]
mul_ln14_2                  (mul           ) [ 0001110000]
sext_ln12_6                 (sext          ) [ 0001100000]
sext_ln13_3                 (sext          ) [ 0001111100]
cmp_i_i                     (icmp          ) [ 0001111100]
icmp_ln11                   (icmp          ) [ 0001111000]
icmp_ln11_1                 (icmp          ) [ 0001111100]
delta_k_0_1_val_read        (read          ) [ 0000111000]
biases_0_0_val_read         (read          ) [ 0000110000]
p_read_1                    (read          ) [ 0000111000]
mul_ln15                    (mul           ) [ 0000000000]
shl_ln2                     (bitconcatenate) [ 0000100000]
sext_ln15                   (sext          ) [ 0000100000]
sext_ln12_2                 (sext          ) [ 0000100000]
mul_ln14_3                  (mul           ) [ 0000111000]
mul_ln12_1                  (mul           ) [ 0000000000]
sext_ln12_7                 (sext          ) [ 0000110000]
sext_ln12_8                 (sext          ) [ 0000111000]
tmp_2                       (partselect    ) [ 0000111000]
p_read                      (read          ) [ 0000011000]
shl_ln1                     (bitconcatenate) [ 0000010000]
sub_ln15                    (sub           ) [ 0000000000]
bias_out_bias_change        (partselect    ) [ 0000011111]
mul_ln13_1                  (mul           ) [ 0000010000]
mul_ln13_2                  (mul           ) [ 0000000000]
sext_ln12_9                 (sext          ) [ 0000011100]
tmp_3                       (partselect    ) [ 0000011100]
mul_ln14_6                  (mul           ) [ 0000011000]
sext_ln14                   (sext          ) [ 0000000000]
shl_ln                      (bitconcatenate) [ 0000000000]
mul_ln14_1                  (mul           ) [ 0000000000]
add_ln14                    (add           ) [ 0000000000]
weight_out_weight_change    (partselect    ) [ 0000001111]
sext_ln24                   (sext          ) [ 0000000000]
shl_ln3                     (bitconcatenate) [ 0000001000]
add_ln13                    (add           ) [ 0000000000]
weight_out_sum_output_out   (partselect    ) [ 0000000000]
shl_ln14_1                  (bitconcatenate) [ 0000000000]
mul_ln14_4                  (mul           ) [ 0000000000]
add_ln14_1                  (add           ) [ 0000000000]
weight_out_weight_change_1  (partselect    ) [ 0000001111]
bias_out_net_sum            (add           ) [ 0000000000]
trunc_ln12                  (trunc         ) [ 0000000000]
icmp_ln12                   (icmp          ) [ 0000000000]
output_3                    (select        ) [ 0000001111]
mul_ln12_2                  (mul           ) [ 0000001000]
sext_ln12_5                 (sext          ) [ 0000000110]
sext_ln24_1                 (sext          ) [ 0000000000]
add_ln12                    (add           ) [ 0000000000]
weight_out_sum_delta_out    (partselect    ) [ 0000000000]
shl_ln14_2                  (bitconcatenate) [ 0000000000]
mul_ln14_5                  (mul           ) [ 0000000000]
add_ln14_3                  (add           ) [ 0000000000]
weight_out_weight_change_2  (partselect    ) [ 0000000111]
shl_ln12_1                  (bitconcatenate) [ 0000000100]
mul_ln12_3                  (mul           ) [ 0000000100]
sext_ln14_1                 (sext          ) [ 0000000000]
shl_ln14_3                  (bitconcatenate) [ 0000000000]
mul_ln14_7                  (mul           ) [ 0000000000]
add_ln14_4                  (add           ) [ 0000000000]
weight_out_weight_change_3  (partselect    ) [ 0000000111]
error_1                     (select        ) [ 0000000000]
agg_result_delta_kmin1_0_0  (select        ) [ 0000000111]
add_ln12_1                  (add           ) [ 0000000000]
weight_out_sum_delta_out_1  (partselect    ) [ 0000000000]
shl_ln13_1                  (bitconcatenate) [ 0000000010]
mul_ln13_3                  (mul           ) [ 0000000010]
error_3                     (select        ) [ 0000000000]
agg_result_delta_kmin1_1_0  (select        ) [ 0000000011]
biases_0_1_val_read         (read          ) [ 0000000000]
add_ln13_1                  (add           ) [ 0000000000]
weight_out_sum_output_out_1 (partselect    ) [ 0000000000]
bias_out_net_sum_1          (add           ) [ 0000000000]
trunc_ln32                  (trunc         ) [ 0000000000]
mul_ln15_1                  (mul           ) [ 0000000000]
shl_ln15_1                  (bitconcatenate) [ 0000000001]
sext_ln15_1                 (sext          ) [ 0000000001]
icmp_ln12_1                 (icmp          ) [ 0000000000]
output_2                    (select        ) [ 0000000001]
zext_ln12                   (zext          ) [ 0000000000]
sub_ln15_1                  (sub           ) [ 0000000000]
bias_out_bias_change_1      (partselect    ) [ 0000000000]
zext_ln6                    (zext          ) [ 0000000000]
mrv                         (insertvalue   ) [ 0000000000]
mrv_1                       (insertvalue   ) [ 0000000000]
mrv_2                       (insertvalue   ) [ 0000000000]
mrv_3                       (insertvalue   ) [ 0000000000]
mrv_4                       (insertvalue   ) [ 0000000000]
mrv_5                       (insertvalue   ) [ 0000000000]
mrv_6                       (insertvalue   ) [ 0000000000]
mrv_7                       (insertvalue   ) [ 0000000000]
mrv_8                       (insertvalue   ) [ 0000000000]
mrv_9                       (insertvalue   ) [ 0000000000]
ret_ln46                    (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="biases_0_1_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_kmin1_0_0_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_kmin1_0_1_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delta_k_0_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delta_k_0_1_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i16.i18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="delta_k_0_0_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_kmin1_0_0_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_3_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="training_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_kmin1_0_1_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_1_val_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="delta_k_0_1_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_1_val_read/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="biases_0_0_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_0_val_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="biases_0_1_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_1_val_read/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="7" slack="0"/>
<pin id="123" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/5 mul_ln14_5/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_4/5 mul_ln14_7/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln12_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln12_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln12_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln12_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln13_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mul_ln13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="25" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="25" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln12_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln13_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mul_ln14_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln13_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mul_ln14_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln12_6_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_6/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln13_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="cmp_i_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln11_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln11_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln12_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="mul_ln14_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln12_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="0" index="1" bw="16" slack="2"/>
<pin id="245" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln12_7_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_7/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln12_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_8/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="25" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="25" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="3"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bias_out_bias_change_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="25" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mul_ln13_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="0" index="1" bw="16" slack="3"/>
<pin id="283" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln12_9_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_9/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="25" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mul_ln14_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="0" index="1" bw="16" slack="2"/>
<pin id="301" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_6/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln14_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="3"/>
<pin id="304" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="34" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="4"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln14_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="34" slack="0"/>
<pin id="315" dir="0" index="1" bw="34" slack="0"/>
<pin id="316" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="weight_out_weight_change_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="34" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln24_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="3"/>
<pin id="331" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="shl_ln3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="25" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="4"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="weight_out_sum_output_out_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="25" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln14_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="34" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="3"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln14_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="34" slack="0"/>
<pin id="358" dir="0" index="1" bw="34" slack="0"/>
<pin id="359" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="weight_out_weight_change_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="34" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_1/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bias_out_net_sum_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="2"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln12_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="output_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="15" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_3/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln12_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="3"/>
<pin id="397" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln24_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="weight_out_sum_delta_out_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="25" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln14_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="34" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="3"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_2/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln14_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="34" slack="0"/>
<pin id="420" dir="0" index="1" bw="34" slack="0"/>
<pin id="421" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="weight_out_weight_change_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="34" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_2/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln12_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="25" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="3"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_1/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln14_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln14_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="34" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="2"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_3/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln14_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="34" slack="0"/>
<pin id="454" dir="0" index="1" bw="34" slack="0"/>
<pin id="455" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="weight_out_weight_change_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="34" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="0" index="3" bw="7" slack="0"/>
<pin id="463" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_3/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="error_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="4"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_1/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="agg_result_delta_kmin1_0_0_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="4"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_0_0/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="weight_out_sum_delta_out_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="25" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out_1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shl_ln13_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="25" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="3"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="error_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="5"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_3/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="agg_result_delta_kmin1_1_0_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="5"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="0"/>
<pin id="509" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_1_0/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="weight_out_sum_output_out_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="25" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out_1/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bias_out_net_sum_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum_1/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln32_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="shl_ln15_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="25" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15_1/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln12_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="output_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="15" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_2/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln12_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="4"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="bias_out_bias_change_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="25" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change_1/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="15" slack="1"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mrv_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="160" slack="0"/>
<pin id="570" dir="0" index="1" bw="15" slack="0"/>
<pin id="571" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="160" slack="0"/>
<pin id="576" dir="0" index="1" bw="15" slack="0"/>
<pin id="577" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="160" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="3"/>
<pin id="583" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="mrv_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="160" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="2"/>
<pin id="588" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="mrv_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="160" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="4"/>
<pin id="593" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="mrv_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="160" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="4"/>
<pin id="598" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="mrv_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="160" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="3"/>
<pin id="603" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mrv_7_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="160" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="3"/>
<pin id="608" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mrv_8_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="160" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="5"/>
<pin id="613" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="mrv_9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="160" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/9 "/>
</bind>
</comp>

<comp id="621" class="1007" name="grp_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="0" index="2" bw="25" slack="0"/>
<pin id="625" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln15/1 sext_ln15/3 sub_ln15/3 "/>
</bind>
</comp>

<comp id="630" class="1007" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="0" index="2" bw="25" slack="0"/>
<pin id="634" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_1/2 add_ln13/4 "/>
</bind>
</comp>

<comp id="639" class="1007" name="grp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="0" index="2" bw="25" slack="0"/>
<pin id="643" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_2/3 add_ln12/5 "/>
</bind>
</comp>

<comp id="648" class="1007" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="1"/>
<pin id="651" dir="0" index="2" bw="25" slack="0"/>
<pin id="652" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_3/4 add_ln12_1/6 "/>
</bind>
</comp>

<comp id="656" class="1007" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="0" index="1" bw="16" slack="3"/>
<pin id="659" dir="0" index="2" bw="25" slack="0"/>
<pin id="660" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/5 add_ln13_1/7 "/>
</bind>
</comp>

<comp id="663" class="1007" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="0" index="2" bw="25" slack="0"/>
<pin id="667" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln15_1/6 sext_ln15_1/8 sub_ln15_1/8 "/>
</bind>
</comp>

<comp id="672" class="1005" name="delta_k_0_0_val_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_k_0_0_val_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="output_kmin1_0_0_val_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="1"/>
<pin id="679" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_kmin1_0_0_val_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="p_read_3_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="4"/>
<pin id="685" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="sext_ln12_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="23" slack="1"/>
<pin id="690" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="sext_ln12_4_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="25" slack="2"/>
<pin id="695" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln12_4 "/>
</bind>
</comp>

<comp id="698" class="1005" name="sext_ln13_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="25" slack="3"/>
<pin id="700" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln13_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="3"/>
<pin id="705" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="4"/>
<pin id="710" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="p_read_2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="3"/>
<pin id="715" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="sext_ln13_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="723" class="1005" name="mul_ln14_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="3"/>
<pin id="725" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="728" class="1005" name="sext_ln13_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2"/>
<pin id="730" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln13_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="mul_ln14_2_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="3"/>
<pin id="735" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln14_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="sext_ln12_6_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="25" slack="1"/>
<pin id="740" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_6 "/>
</bind>
</comp>

<comp id="744" class="1005" name="sext_ln13_3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="25" slack="1"/>
<pin id="746" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="cmp_i_i_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln11_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="761" class="1005" name="icmp_ln11_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln11_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="delta_k_0_1_val_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="3"/>
<pin id="768" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="delta_k_0_1_val_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="biases_0_0_val_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="2"/>
<pin id="773" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="biases_0_0_val_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="p_read_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="3"/>
<pin id="778" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="shl_ln2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="25" slack="1"/>
<pin id="783" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="sext_ln12_2_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_2 "/>
</bind>
</comp>

<comp id="791" class="1005" name="mul_ln14_3_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="3"/>
<pin id="793" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln14_3 "/>
</bind>
</comp>

<comp id="796" class="1005" name="sext_ln12_7_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="25" slack="1"/>
<pin id="798" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_7 "/>
</bind>
</comp>

<comp id="802" class="1005" name="sext_ln12_8_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="25" slack="1"/>
<pin id="804" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_8 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="3"/>
<pin id="810" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="p_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="2"/>
<pin id="815" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="818" class="1005" name="shl_ln1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="25" slack="1"/>
<pin id="820" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="bias_out_bias_change_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="5"/>
<pin id="825" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="bias_out_bias_change "/>
</bind>
</comp>

<comp id="828" class="1005" name="sext_ln12_9_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="25" slack="1"/>
<pin id="830" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_9 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_3_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="3"/>
<pin id="836" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="839" class="1005" name="mul_ln14_6_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="2"/>
<pin id="841" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln14_6 "/>
</bind>
</comp>

<comp id="844" class="1005" name="weight_out_weight_change_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="4"/>
<pin id="846" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_out_weight_change "/>
</bind>
</comp>

<comp id="849" class="1005" name="shl_ln3_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="25" slack="1"/>
<pin id="851" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="weight_out_weight_change_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="4"/>
<pin id="856" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="output_3_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="15" slack="4"/>
<pin id="861" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="output_3 "/>
</bind>
</comp>

<comp id="864" class="1005" name="sext_ln12_5_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="23" slack="1"/>
<pin id="866" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_5 "/>
</bind>
</comp>

<comp id="869" class="1005" name="weight_out_weight_change_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="3"/>
<pin id="871" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="shl_ln12_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="25" slack="1"/>
<pin id="876" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln12_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="weight_out_weight_change_3_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="3"/>
<pin id="881" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_3 "/>
</bind>
</comp>

<comp id="884" class="1005" name="agg_result_delta_kmin1_0_0_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="3"/>
<pin id="886" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_delta_kmin1_0_0 "/>
</bind>
</comp>

<comp id="889" class="1005" name="shl_ln13_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="25" slack="1"/>
<pin id="891" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="agg_result_delta_kmin1_1_0_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="2"/>
<pin id="896" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_delta_kmin1_1_0 "/>
</bind>
</comp>

<comp id="899" class="1005" name="shl_ln15_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="25" slack="1"/>
<pin id="901" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln15_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="output_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="15" slack="1"/>
<pin id="906" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="54" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="66" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="54" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="60" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="134" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="142" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="78" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="178" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="84" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="78" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="72" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="78" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="96" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="90" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="102" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="90" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="108" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="280" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="120" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="28" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="125" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="340" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="377" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="120" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="125" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="44" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="46" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="48" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="473"><net_src comp="402" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="32" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="26" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="496"><net_src comp="34" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="482" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="32" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="498" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="26" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="512" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="114" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="34" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="114" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="36" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="521" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="32" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="527" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="562"><net_src comp="24" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="26" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="28" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="553" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="565" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="556" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="130" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="30" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="225" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="629"><net_src comp="621" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="635"><net_src comp="200" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="204" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="264" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="638"><net_src comp="630" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="644"><net_src comp="246" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="250" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="333" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="647"><net_src comp="639" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="653"><net_src comp="284" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="434" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="655"><net_src comp="648" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="661"><net_src comp="491" pin="3"/><net_sink comp="656" pin=2"/></net>

<net id="662"><net_src comp="656" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="668"><net_src comp="395" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="531" pin="3"/><net_sink comp="663" pin=2"/></net>

<net id="671"><net_src comp="663" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="675"><net_src comp="54" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="680"><net_src comp="60" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="686"><net_src comp="66" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="691"><net_src comp="130" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="696"><net_src comp="138" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="701"><net_src comp="148" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="706"><net_src comp="158" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="711"><net_src comp="168" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="716"><net_src comp="84" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="721"><net_src comp="181" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="726"><net_src comp="184" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="731"><net_src comp="190" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="736"><net_src comp="194" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="741"><net_src comp="200" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="747"><net_src comp="204" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="753"><net_src comp="208" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="759"><net_src comp="214" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="764"><net_src comp="219" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="769"><net_src comp="90" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="774"><net_src comp="96" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="779"><net_src comp="102" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="784"><net_src comp="225" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="789"><net_src comp="233" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="794"><net_src comp="237" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="799"><net_src comp="246" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="805"><net_src comp="250" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="811"><net_src comp="254" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="816"><net_src comp="108" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="821"><net_src comp="264" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="826"><net_src comp="271" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="831"><net_src comp="284" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="837"><net_src comp="288" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="842"><net_src comp="298" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="847"><net_src comp="319" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="852"><net_src comp="333" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="857"><net_src comp="362" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="862"><net_src comp="387" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="867"><net_src comp="395" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="872"><net_src comp="424" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="877"><net_src comp="434" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="882"><net_src comp="458" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="887"><net_src comp="475" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="892"><net_src comp="491" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="897"><net_src comp="505" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="902"><net_src comp="531" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="907"><net_src comp="545" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="565" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: model_array : p_read10 | {1 }
	Port: model_array : p_read29 | {2 }
	Port: model_array : p_read30 | {3 }
	Port: model_array : p_read31 | {4 }
	Port: model_array : biases_0_0_val | {3 }
	Port: model_array : biases_0_1_val | {8 }
	Port: model_array : output_kmin1_0_0_val | {1 }
	Port: model_array : output_kmin1_0_1_val | {2 }
	Port: model_array : delta_k_0_0_val | {1 }
	Port: model_array : delta_k_0_1_val | {3 }
	Port: model_array : training | {2 }
  - Chain level:
	State 1
		mul_ln12 : 1
		mul_ln13 : 1
		tmp : 2
		mul_ln15 : 1
		tmp_1 : 2
	State 2
		mul_ln14 : 1
		mul_ln14_2 : 1
		mul_ln13_1 : 1
	State 3
		sext_ln15 : 1
		sub_ln15 : 2
		mul_ln14_3 : 1
		mul_ln12_2 : 1
		tmp_2 : 1
	State 4
		bias_out_bias_change : 1
		add_ln13 : 1
		mul_ln12_3 : 1
		tmp_3 : 1
	State 5
		mul_ln14_1 : 1
		add_ln14 : 2
		weight_out_weight_change : 3
		weight_out_sum_output_out : 1
		mul_ln14_4 : 1
		add_ln14_1 : 2
		weight_out_weight_change_1 : 3
		bias_out_net_sum : 2
		trunc_ln12 : 3
		icmp_ln12 : 3
		output_3 : 4
		add_ln12 : 1
	State 6
		weight_out_sum_delta_out : 1
		mul_ln14_5 : 1
		add_ln14_3 : 2
		weight_out_weight_change_2 : 3
		add_ln12_1 : 1
		mul_ln14_7 : 1
		add_ln14_4 : 2
		weight_out_weight_change_3 : 3
		mul_ln15_1 : 1
		error_1 : 2
		agg_result_delta_kmin1_0_0 : 3
	State 7
		weight_out_sum_delta_out_1 : 1
		add_ln13_1 : 1
		error_3 : 2
		agg_result_delta_kmin1_1_0 : 3
	State 8
		weight_out_sum_output_out_1 : 1
		bias_out_net_sum_1 : 2
		trunc_ln32 : 3
		sext_ln15_1 : 1
		sub_ln15_1 : 2
		icmp_ln12_1 : 3
		output_2 : 4
	State 9
		bias_out_bias_change_1 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		ret_ln46 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln14_fu_313           |    0    |    0    |    41   |
|          |           add_ln14_1_fu_356          |    0    |    0    |    41   |
|    add   |        bias_out_net_sum_fu_372       |    0    |    0    |    23   |
|          |           add_ln14_3_fu_418          |    0    |    0    |    41   |
|          |           add_ln14_4_fu_452          |    0    |    0    |    41   |
|          |       bias_out_net_sum_1_fu_521      |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |            cmp_i_i_fu_208            |    0    |    0    |    23   |
|          |           icmp_ln11_fu_214           |    0    |    0    |    23   |
|   icmp   |          icmp_ln11_1_fu_219          |    0    |    0    |    23   |
|          |           icmp_ln12_fu_381           |    0    |    0    |    23   |
|          |          icmp_ln12_1_fu_539          |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |            output_3_fu_387           |    0    |    0    |    15   |
|          |            error_1_fu_468            |    0    |    0    |    16   |
|  select  |   agg_result_delta_kmin1_0_0_fu_475  |    0    |    0    |    16   |
|          |            error_3_fu_498            |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_1_0_fu_505  |    0    |    0    |    16   |
|          |            output_2_fu_545           |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_120              |    2    |    0    |    20   |
|          |              grp_fu_125              |    2    |    0    |    20   |
|          |            mul_ln12_fu_142           |    1    |    0    |    5    |
|          |            mul_ln13_fu_152           |    1    |    0    |    5    |
|    mul   |            mul_ln14_fu_184           |    1    |    0    |    5    |
|          |           mul_ln14_2_fu_194          |    1    |    0    |    5    |
|          |           mul_ln14_3_fu_237          |    1    |    0    |    5    |
|          |           mul_ln12_1_fu_242          |    1    |    0    |    5    |
|          |           mul_ln13_2_fu_280          |    1    |    0    |    5    |
|          |           mul_ln14_6_fu_298          |    1    |    0    |    5    |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_630              |    1    |    0    |    0    |
|  muladd  |              grp_fu_639              |    1    |    0    |    0    |
|          |              grp_fu_648              |    1    |    0    |    0    |
|          |              grp_fu_656              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  mulsub  |              grp_fu_621              |    1    |    0    |    0    |
|          |              grp_fu_663              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |    delta_k_0_0_val_read_read_fu_54   |    0    |    0    |    0    |
|          | output_kmin1_0_0_val_read_read_fu_60 |    0    |    0    |    0    |
|          |          p_read_3_read_fu_66         |    0    |    0    |    0    |
|          |       training_read_read_fu_72       |    0    |    0    |    0    |
|          | output_kmin1_0_1_val_read_read_fu_78 |    0    |    0    |    0    |
|   read   |          p_read_2_read_fu_84         |    0    |    0    |    0    |
|          |    delta_k_0_1_val_read_read_fu_90   |    0    |    0    |    0    |
|          |    biases_0_0_val_read_read_fu_96    |    0    |    0    |    0    |
|          |         p_read_1_read_fu_102         |    0    |    0    |    0    |
|          |          p_read_read_fu_108          |    0    |    0    |    0    |
|          |    biases_0_1_val_read_read_fu_114   |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          sext_ln12_1_fu_130          |    0    |    0    |    0    |
|          |          sext_ln12_3_fu_134          |    0    |    0    |    0    |
|          |          sext_ln12_4_fu_138          |    0    |    0    |    0    |
|          |          sext_ln13_2_fu_148          |    0    |    0    |    0    |
|          |           sext_ln12_fu_178           |    0    |    0    |    0    |
|          |           sext_ln13_fu_181           |    0    |    0    |    0    |
|          |          sext_ln13_1_fu_190          |    0    |    0    |    0    |
|          |          sext_ln12_6_fu_200          |    0    |    0    |    0    |
|   sext   |          sext_ln13_3_fu_204          |    0    |    0    |    0    |
|          |          sext_ln12_2_fu_233          |    0    |    0    |    0    |
|          |          sext_ln12_7_fu_246          |    0    |    0    |    0    |
|          |          sext_ln12_8_fu_250          |    0    |    0    |    0    |
|          |          sext_ln12_9_fu_284          |    0    |    0    |    0    |
|          |           sext_ln14_fu_302           |    0    |    0    |    0    |
|          |           sext_ln24_fu_329           |    0    |    0    |    0    |
|          |          sext_ln12_5_fu_395          |    0    |    0    |    0    |
|          |          sext_ln24_1_fu_398          |    0    |    0    |    0    |
|          |          sext_ln14_1_fu_441          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              tmp_fu_158              |    0    |    0    |    0    |
|          |             tmp_1_fu_168             |    0    |    0    |    0    |
|          |             tmp_2_fu_254             |    0    |    0    |    0    |
|          |      bias_out_bias_change_fu_271     |    0    |    0    |    0    |
|          |             tmp_3_fu_288             |    0    |    0    |    0    |
|          |    weight_out_weight_change_fu_319   |    0    |    0    |    0    |
|partselect|   weight_out_sum_output_out_fu_340   |    0    |    0    |    0    |
|          |   weight_out_weight_change_1_fu_362  |    0    |    0    |    0    |
|          |    weight_out_sum_delta_out_fu_402   |    0    |    0    |    0    |
|          |   weight_out_weight_change_2_fu_424  |    0    |    0    |    0    |
|          |   weight_out_weight_change_3_fu_458  |    0    |    0    |    0    |
|          |   weight_out_sum_delta_out_1_fu_482  |    0    |    0    |    0    |
|          |  weight_out_sum_output_out_1_fu_512  |    0    |    0    |    0    |
|          |     bias_out_bias_change_1_fu_556    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |            shl_ln2_fu_225            |    0    |    0    |    0    |
|          |            shl_ln1_fu_264            |    0    |    0    |    0    |
|          |             shl_ln_fu_306            |    0    |    0    |    0    |
|          |            shl_ln3_fu_333            |    0    |    0    |    0    |
|bitconcatenate|           shl_ln14_1_fu_349          |    0    |    0    |    0    |
|          |           shl_ln14_2_fu_411          |    0    |    0    |    0    |
|          |           shl_ln12_1_fu_434          |    0    |    0    |    0    |
|          |           shl_ln14_3_fu_445          |    0    |    0    |    0    |
|          |           shl_ln13_1_fu_491          |    0    |    0    |    0    |
|          |           shl_ln15_1_fu_531          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln12_fu_377          |    0    |    0    |    0    |
|          |           trunc_ln32_fu_527          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln12_fu_553           |    0    |    0    |    0    |
|          |            zext_ln6_fu_565           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              mrv_fu_568              |    0    |    0    |    0    |
|          |             mrv_1_fu_574             |    0    |    0    |    0    |
|          |             mrv_2_fu_580             |    0    |    0    |    0    |
|          |             mrv_3_fu_585             |    0    |    0    |    0    |
|insertvalue|             mrv_4_fu_590             |    0    |    0    |    0    |
|          |             mrv_5_fu_595             |    0    |    0    |    0    |
|          |             mrv_6_fu_600             |    0    |    0    |    0    |
|          |             mrv_7_fu_605             |    0    |    0    |    0    |
|          |             mrv_8_fu_610             |    0    |    0    |    0    |
|          |             mrv_9_fu_615             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    18   |    0    |   499   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|agg_result_delta_kmin1_0_0_reg_884|   16   |
|agg_result_delta_kmin1_1_0_reg_894|   16   |
|   bias_out_bias_change_reg_823   |   16   |
|    biases_0_0_val_read_reg_771   |   16   |
|          cmp_i_i_reg_750         |    1   |
|   delta_k_0_0_val_read_reg_672   |   16   |
|   delta_k_0_1_val_read_reg_766   |   16   |
|        icmp_ln11_1_reg_761       |    1   |
|         icmp_ln11_reg_756        |    1   |
|        mul_ln14_2_reg_733        |   32   |
|        mul_ln14_3_reg_791        |   32   |
|        mul_ln14_6_reg_839        |   32   |
|         mul_ln14_reg_723         |   32   |
|         output_2_reg_904         |   15   |
|         output_3_reg_859         |   15   |
| output_kmin1_0_0_val_read_reg_677|   16   |
|         p_read_1_reg_776         |   16   |
|         p_read_2_reg_713         |   16   |
|         p_read_3_reg_683         |   16   |
|          p_read_reg_813          |   16   |
|        sext_ln12_1_reg_688       |   23   |
|        sext_ln12_2_reg_786       |   32   |
|        sext_ln12_4_reg_693       |   25   |
|        sext_ln12_5_reg_864       |   23   |
|        sext_ln12_6_reg_738       |   25   |
|        sext_ln12_7_reg_796       |   25   |
|        sext_ln12_8_reg_802       |   25   |
|        sext_ln12_9_reg_828       |   25   |
|        sext_ln13_1_reg_728       |   32   |
|        sext_ln13_2_reg_698       |   25   |
|        sext_ln13_3_reg_744       |   25   |
|         sext_ln13_reg_718        |   32   |
|        shl_ln12_1_reg_874        |   25   |
|        shl_ln13_1_reg_889        |   25   |
|        shl_ln15_1_reg_899        |   25   |
|          shl_ln1_reg_818         |   25   |
|          shl_ln2_reg_781         |   25   |
|          shl_ln3_reg_849         |   25   |
|           tmp_1_reg_708          |   16   |
|           tmp_2_reg_808          |   16   |
|           tmp_3_reg_834          |   16   |
|            tmp_reg_703           |   16   |
|weight_out_weight_change_1_reg_854|   16   |
|weight_out_weight_change_2_reg_869|   16   |
|weight_out_weight_change_3_reg_879|   16   |
| weight_out_weight_change_reg_844 |   16   |
+----------------------------------+--------+
|               Total              |   932  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_120 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_125 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_621 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_630 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_630 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_639 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_639 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_648 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_656 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_663 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   464  ||   5.18  ||    0    ||   115   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   115  |
|  Register |    -   |    -   |   932  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    5   |   932  |   614  |
+-----------+--------+--------+--------+--------+
