{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524200966784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524200966790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 14:09:26 2018 " "Processing started: Fri Apr 20 14:09:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524200966790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200966790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off program_counter -c program_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off program_counter -c program_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200966791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524200967013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524200967013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524200974589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "program_counter " "Elaborating entity \"program_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524200974635 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out program_counter.v(6) " "Verilog HDL Always Construct warning at program_counter.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] program_counter.v(6) " "Inferred latch for \"out\[0\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] program_counter.v(6) " "Inferred latch for \"out\[1\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] program_counter.v(6) " "Inferred latch for \"out\[2\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] program_counter.v(6) " "Inferred latch for \"out\[3\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] program_counter.v(6) " "Inferred latch for \"out\[4\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] program_counter.v(6) " "Inferred latch for \"out\[5\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974636 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] program_counter.v(6) " "Inferred latch for \"out\[6\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] program_counter.v(6) " "Inferred latch for \"out\[7\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] program_counter.v(6) " "Inferred latch for \"out\[8\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] program_counter.v(6) " "Inferred latch for \"out\[9\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] program_counter.v(6) " "Inferred latch for \"out\[10\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] program_counter.v(6) " "Inferred latch for \"out\[11\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] program_counter.v(6) " "Inferred latch for \"out\[12\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] program_counter.v(6) " "Inferred latch for \"out\[13\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] program_counter.v(6) " "Inferred latch for \"out\[14\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] program_counter.v(6) " "Inferred latch for \"out\[15\]\" at program_counter.v(6)" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200974637 "|program_counter"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524200974970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524200975367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524200975367 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "program_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/program_counter/program_counter.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524200975465 "|program_counter|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524200975465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524200975466 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524200975466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524200975466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524200975466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524200975508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 14:09:35 2018 " "Processing ended: Fri Apr 20 14:09:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524200975508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524200975508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524200975508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524200975508 ""}
