###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:49:52 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin ALU_I0/ALU_OUT_reg_0_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_0_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {ALU_clk}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.001
  Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                          |      |       |           |       |  Time   |   Time   | 
     |--------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2] |           |       |   0.000 |    0.041 | 
     | ALU_I0/ALU_OUT_reg_0_/SI |  ^   | SI[2] | SDFFRQX2M | 0.001 |   0.001 |    0.042 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.041 | 
     | ALU_I0/ALU_OUT_reg_0_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.041 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin RST_SYNC_I1/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I1/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {async_default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.116
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST          |           |       |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/A                   |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.027 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/RN |  ^   | RST_fun_scan | SDFFRQX2M | 0.000 |   0.116 |    0.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |               |           |       |  Time   |   Time   | 
     |----------------------------------+------+---------------+-----------+-------+---------+----------| 
     | UART_CLK                         |  ^   | UART_CLK      |           |       |   0.000 |    0.089 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 |    0.089 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 |    0.089 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.089 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin RST_SYNC_I0/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I0/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {async_default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.116
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST          |           |       |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/A                   |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.027 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/RN |  ^   | RST_fun_scan | SDFFRQX2M | 0.000 |   0.116 |    0.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |               |           |       |  Time   |   Time   | 
     |----------------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK       |           |       |   0.000 |    0.089 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.089 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.089 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.089 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.116
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST          |           |       |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/A              |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.023 | 
     | RST_SYNC_I1/SYNC_RST_reg/RN |  ^   | RST_fun_scan | SDFFRQX1M | 0.000 |   0.116 |    0.023 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | UART_CLK                    |  ^   | UART_CLK      |           |       |   0.000 |    0.093 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 |    0.093 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 |    0.093 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan | SDFFRQX1M | 0.000 |   0.000 |    0.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.116
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST          |           |       |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/A              |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.023 | 
     | RST_SYNC_I0/SYNC_RST_reg/RN |  ^   | RST_fun_scan | SDFFRQX1M | 0.000 |   0.116 |    0.023 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |    0.093 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.093 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.093 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan | SDFFRQX1M | 0.000 |   0.000 |    0.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK 
Endpoint:   DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/D          (^) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/Q (^) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.148
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+-----------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |           |       |   0.000 |   -0.100 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.100 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan    | CLKMX2X4M | 0.000 |   0.000 |   -0.100 | 
     | DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/CK |  ^   | CLK1_fun_scan    | SDFFRQX2M | 0.000 |   0.000 |   -0.100 | 
     | DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/Q  |  ^   | DATA_SYNC_I0/n13 | SDFFRQX2M | 0.148 |   0.148 |    0.048 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/D           |  ^   | DATA_SYNC_I0/n13 | SDFFRQX2M | 0.000 |   0.148 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                           |      |               |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK       |           |       |   0.000 |    0.100 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.100 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.100 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.100 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/D      (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST_SYNC_I1/Sync_flops_reg_0_/Q (^) triggered by  leading edge of 
'Master_UART_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.150
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |               |           |       |  Time   |   Time   | 
     |----------------------------------+------+---------------+-----------+-------+---------+----------| 
     | UART_CLK                         |  ^   | UART_CLK      |           |       |   0.000 |   -0.106 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 |   -0.106 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 |   -0.106 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan | SDFFRQX2M | 0.000 |   0.000 |   -0.106 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/Q  |  ^   | n15           | SDFFRQX2M | 0.150 |   0.150 |    0.044 | 
     | RST_SYNC_I1/SYNC_RST_reg/D       |  ^   | n15           | SDFFRQX1M | 0.000 |   0.150 |    0.044 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | UART_CLK                    |  ^   | UART_CLK      |           |       |   0.000 |    0.106 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 |    0.106 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 |    0.106 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan | SDFFRQX1M | 0.000 |   0.000 |    0.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/D      (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST_SYNC_I0/Sync_flops_reg_0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.152
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |               |           |       |  Time   |   Time   | 
     |----------------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK       |           |       |   0.000 |   -0.108 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |   -0.108 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |   -0.108 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |   -0.108 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/Q  |  ^   | n16           | SDFFRQX2M | 0.152 |   0.152 |    0.043 | 
     | RST_SYNC_I0/SYNC_RST_reg/D       |  ^   | n16           | SDFFRQX1M | 0.000 |   0.152 |    0.043 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |    0.108 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.108 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.108 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan | SDFFRQX1M | 0.000 |   0.000 |    0.108 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_3_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_3_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_2_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.155
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.115 | 
     | ALU_I0/ALU_OUT_reg_2_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.115 | 
     | ALU_I0/ALU_OUT_reg_2_/Q  |  ^   | ALU_OUT[2]    | SDFFRQX2M  | 0.155 |   0.155 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_3_/SI |  ^   | ALU_OUT[2]    | SDFFRQX2M  | 0.000 |   0.155 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.115 | 
     | ALU_I0/ALU_OUT_reg_3_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.115 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_4_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_4_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_3_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.116 | 
     | ALU_I0/ALU_OUT_reg_3_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.116 | 
     | ALU_I0/ALU_OUT_reg_3_/Q  |  ^   | ALU_OUT[3]    | SDFFRQX2M  | 0.156 |   0.156 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_4_/SI |  ^   | ALU_OUT[3]    | SDFFRQX2M  | 0.000 |   0.156 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.116 | 
     | ALU_I0/ALU_OUT_reg_4_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.116 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_7_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_7_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_6_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.117 | 
     | ALU_I0/ALU_OUT_reg_6_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.117 | 
     | ALU_I0/ALU_OUT_reg_6_/Q  |  ^   | ALU_OUT[6]    | SDFFRQX2M  | 0.156 |   0.156 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_7_/SI |  ^   | ALU_OUT[6]    | SDFFRQX2M  | 0.000 |   0.156 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.117 | 
     | ALU_I0/ALU_OUT_reg_7_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_2_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_2_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_1_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.158
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.118 | 
     | ALU_I0/ALU_OUT_reg_1_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.118 | 
     | ALU_I0/ALU_OUT_reg_1_/Q  |  ^   | ALU_OUT[1]    | SDFFRQX2M  | 0.158 |   0.158 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_2_/SI |  ^   | ALU_OUT[1]    | SDFFRQX2M  | 0.000 |   0.158 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.118 | 
     | ALU_I0/ALU_OUT_reg_2_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.118 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin DATA_SYNC_I0/pulse_Gen_Q_reg/CK 
Endpoint:   DATA_SYNC_I0/pulse_Gen_Q_reg/D           (^) checked with  leading 
edge of 'Master_REF_CLK'
Beginpoint: DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/Q (^) triggered by  leading 
edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.165
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                          |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                  |           |       |   0.000 |   -0.119 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                  | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan            | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK |  ^   | CLK1_fun_scan            | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/Q  |  ^   | DATA_SYNC_I0/Sync_enable | SDFFRQX2M | 0.165 |   0.165 |    0.046 | 
     | DATA_SYNC_I0/pulse_Gen_Q_reg/D            |  ^   | DATA_SYNC_I0/Sync_enable | SDFFRQX2M | 0.000 |   0.165 |    0.046 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |               |           |       |  Time   |   Time   | 
     |---------------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK       |           |       |   0.000 |    0.119 | 
     | mux2X1_UO/U1/A                  |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | mux2X1_UO/U1/Y                  |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | DATA_SYNC_I0/pulse_Gen_Q_reg/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
5_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.120 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.120 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | SDFFRQX2M   | 0.159 |   0.159 |    0.040 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | SDFFRQX2M   | 0.000 |   0.159 |    0.040 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.120 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.120 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.120 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.120 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | SDFFRQX2M   | 0.159 |   0.159 |    0.040 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | SDFFRQX2M   | 0.000 |   0.159 |    0.040 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.120 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.120 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_1_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_1_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_0_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.160
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_0_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_0_/Q  |  ^   | ALU_OUT[0]    | SDFFRQX2M  | 0.160 |   0.160 |    0.040 | 
     | ALU_I0/ALU_OUT_reg_1_/SI |  ^   | ALU_OUT[0]    | SDFFRQX2M  | 0.000 |   0.160 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.120 | 
     | ALU_I0/ALU_OUT_reg_1_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/
CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/FSM_I/busy_reg/Q              (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.156
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |   -0.120 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/CK             |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |   -0.120 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/Q              |  ^   | Busy          | SDFFRQX2M   | 0.156 |   0.156 |    0.035 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/SI |  ^   | Busy          | SDFFRX1M    | 0.000 |   0.156 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.120 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK |  ^   | CLK3_fun_scan | SDFFRX1M    | 0.000 |   0.000 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_8_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_8_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_7_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_7_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.120 | 
     | ALU_I0/ALU_OUT_reg_7_/Q  |  ^   | ALU_OUT[7]    | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_8_/SI |  ^   | ALU_OUT[7]    | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.120 | 
     | ALU_I0/ALU_OUT_reg_8_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_14_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_14_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_13_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_13_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_13_/Q  |  ^   | ALU_OUT[13]   | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_14_/SI |  ^   | ALU_OUT[13]   | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.121 | 
     | ALU_I0/ALU_OUT_reg_14_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_10_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_10_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_9_/Q   (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_9_/CK  |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_9_/Q   |  ^   | ALU_OUT[9]    | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_10_/SI |  ^   | ALU_OUT[9]    | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.121 | 
     | ALU_I0/ALU_OUT_reg_10_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_11_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_11_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_10_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.160
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_10_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_10_/Q  |  ^   | ALU_OUT[10]   | SDFFRQX2M  | 0.160 |   0.160 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_11_/SI |  ^   | ALU_OUT[10]   | SDFFRQX2M  | 0.000 |   0.160 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.121 | 
     | ALU_I0/ALU_OUT_reg_11_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_15_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_15_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_14_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.161
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_14_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.121 | 
     | ALU_I0/ALU_OUT_reg_14_/Q  |  ^   | ALU_OUT[14]   | SDFFRQX2M  | 0.161 |   0.161 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_15_/SI |  ^   | ALU_OUT[14]   | SDFFRQX2M  | 0.000 |   0.161 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.121 | 
     | ALU_I0/ALU_OUT_reg_15_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/
CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/Q    (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.161
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |            Net             |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan              | UART_test_1 |       |   0.000 |   -0.121 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/CK   |  ^   | CLK3_fun_scan              | SDFFRQX2M   | 0.000 |   0.000 |   -0.121 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/Q    |  ^   | UART_I0/UART_TX_I0/par_bit | SDFFRQX2M   | 0.161 |   0.161 |    0.039 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/SI |  ^   | UART_I0/UART_TX_I0/par_bit | SDFFRQX2M   | 0.000 |   0.161 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |               |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.121 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.121 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
6_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.161
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.122 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.122 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_5_ | SDFFRQX2M   | 0.161 |   0.161 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_5_ | SDFFRQX2M   | 0.000 |   0.161 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.122 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.122 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_13_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_13_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_12_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.123 | 
     | ALU_I0/ALU_OUT_reg_12_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.123 | 
     | ALU_I0/ALU_OUT_reg_12_/Q  |  ^   | ALU_OUT[12]   | SDFFRQX2M  | 0.162 |   0.162 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_13_/SI |  ^   | ALU_OUT[12]   | SDFFRQX2M  | 0.000 |   0.162 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.123 | 
     | ALU_I0/ALU_OUT_reg_13_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.123 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_12_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_12_/SI (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: ALU_I0/ALU_OUT_reg_11_/Q  (^) triggered by  leading edge of 'ALU_
clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.123 | 
     | ALU_I0/ALU_OUT_reg_11_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.123 | 
     | ALU_I0/ALU_OUT_reg_11_/Q  |  ^   | ALU_OUT[11]   | SDFFRQX2M  | 0.162 |   0.162 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_12_/SI |  ^   | ALU_OUT[11]   | SDFFRQX2M  | 0.000 |   0.162 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.123 | 
     | ALU_I0/ALU_OUT_reg_12_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.123 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
7_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.123 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | SDFFRQX2M   | 0.162 |   0.162 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | SDFFRQX2M   | 0.000 |   0.162 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.123 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
4_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.162
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.123 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_3_ | SDFFRQX2M   | 0.162 |   0.162 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_3_ | SDFFRQX2M   | 0.000 |   0.162 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.123 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.123 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin BIT_SYNC_I0/SYNC_reg_0_/CK 
Endpoint:   BIT_SYNC_I0/SYNC_reg_0_/D          (^) checked with  leading edge 
of 'Master_REF_CLK'
Beginpoint: BIT_SYNC_I0/Sync_flops_reg_0__0_/Q (^) triggered by  leading edge 
of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.169
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                     |      |               |           |       |  Time   |   Time   | 
     |-------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                             |  ^   | REF_CLK       |           |       |   0.000 |   -0.124 | 
     | mux2X1_UO/U1/A                      |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |   -0.124 | 
     | mux2X1_UO/U1/Y                      |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |   -0.124 | 
     | BIT_SYNC_I0/Sync_flops_reg_0__0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |   -0.124 | 
     | BIT_SYNC_I0/Sync_flops_reg_0__0_/Q  |  ^   | n17           | SDFFRQX2M | 0.169 |   0.169 |    0.045 | 
     | BIT_SYNC_I0/SYNC_reg_0_/D           |  ^   | n17           | SDFFRQX2M | 0.000 |   0.169 |    0.045 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                            |      |               |           |       |  Time   |   Time   | 
     |----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                    |  ^   | REF_CLK       |           |       |   0.000 |    0.124 | 
     | mux2X1_UO/U1/A             |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.124 | 
     | mux2X1_UO/U1/Y             |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.124 | 
     | BIT_SYNC_I0/SYNC_reg_0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.124 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_6_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.163
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.124 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.124 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[5] | SDFFRQX2M   | 0.163 |   0.163 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[5] | SDFFRQX2M   | 0.000 |   0.163 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.124 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.124 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_6_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_6_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_5_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_5_/CK |  ^   | CLK4_fun_scan | SDFFRQX1M  | 0.000 |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_5_/Q  |  ^   | ALU_OUT[5]    | SDFFRQX1M  | 0.164 |   0.164 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_6_/SI |  ^   | ALU_OUT[5]    | SDFFRQX2M  | 0.000 |   0.164 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.125 | 
     | ALU_I0/ALU_OUT_reg_6_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_7_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[6] | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[6] | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_3_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[2] | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[2] | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_5_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_5_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_4_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.161
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_4_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_4_/Q  |  ^   | ALU_OUT[4]    | SDFFRQX2M  | 0.161 |   0.161 |    0.036 | 
     | ALU_I0/ALU_OUT_reg_5_/SI |  ^   | ALU_OUT[4]    | SDFFRQX1M  | 0.000 |   0.161 |    0.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.125 | 
     | ALU_I0/ALU_OUT_reg_5_/CK |  ^   | CLK4_fun_scan | SDFFRQX1M  | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan               | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | CLK3_fun_scan               | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | CK                                                 |      |                             |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/UART_TX_I0/ser_data | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | Q                                                  |      |                             |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/ser_data | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | SI                                                 |      |                             |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_9_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_9_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: ALU_I0/ALU_OUT_reg_8_/Q  (^) triggered by  leading edge of 'ALU_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_8_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.125 | 
     | ALU_I0/ALU_OUT_reg_8_/Q  |  ^   | ALU_OUT[8]    | SDFFRQX2M  | 0.164 |   0.164 |    0.039 | 
     | ALU_I0/ALU_OUT_reg_9_/SI |  ^   | ALU_OUT[8]    | SDFFRQX2M  | 0.000 |   0.164 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    0.125 | 
     | ALU_I0/ALU_OUT_reg_9_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_2_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.125 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[1] | SDFFRQX2M   | 0.164 |   0.164 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[1] | SDFFRQX2M   | 0.000 |   0.164 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.125 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.125 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_1_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.165
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.126 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[0] | SDFFRQX2M   | 0.165 |   0.165 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[0] | SDFFRQX2M   | 0.000 |   0.165 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.126 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_5_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.165
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.126 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[4] | SDFFRQX2M   | 0.165 |   0.165 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[4] | SDFFRQX2M   | 0.000 |   0.165 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.126 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.126 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
3_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.166
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.127 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.127 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_2_ | SDFFRQX2M   | 0.166 |   0.166 |    0.039 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_2_ | SDFFRQX2M   | 0.000 |   0.166 |    0.039 | 
     | SI                                                 |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.127 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.127 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
0_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/Q     (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.169
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                     |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                       | UART_test_1 |       |   0.000 |   -0.128 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK  |  ^   | CLK3_fun_scan                       | SDFFRX1M    | 0.000 |   0.000 |   -0.128 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/Q   |  ^   | UART_I0/UART_TX_I0/serializer_I/n42 | SDFFRX1M    | 0.169 |   0.169 |    0.040 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n42 | SDFFRQX2M   | 0.000 |   0.169 |    0.040 | 
     | SI                                                 |      |                                     |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.128 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.128 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK 
Endpoint:   UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/SI              (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.050
  Arrival Time                  0.180
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                       |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan         | UART_test_1 |       |   0.000 |   -0.129 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | CLK3_fun_scan         | SDFFRQX2M   | 0.000 |   0.000 |   -0.129 | 
     | CK                                                 |      |                       |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/UART_TX_I0/n3 | SDFFRQX2M   | 0.180 |   0.180 |    0.050 | 
     | Q                                                  |      |                       |             |       |         |          | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/SI             |  ^   | UART_I0/UART_TX_I0/n3 | SDFFRHQX8M  | 0.000 |   0.180 |    0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                        |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                         |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.129 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK |  ^   | CLK3_fun_scan | SDFFRHQX8M  | 0.000 |   0.000 |    0.129 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_4_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_/SI (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/Q  (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.169
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.130 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.130 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[3] | SDFFRQX2M   | 0.169 |   0.169 |    0.039 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[3] | SDFFRQX2M   | 0.000 |   0.169 |    0.039 | 
     | /SI                                                |      |                                                |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.130 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.130 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/
CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/SI      (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.173
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                                |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                  | UART_test_1 |       |   0.000 |   -0.134 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | CLK3_fun_scan                                  | SDFFRQX2M   | 0.000 |   0.000 |   -0.134 | 
     | /CK                                                |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[7] | SDFFRQX2M   | 0.173 |   0.173 |    0.038 | 
     | /Q                                                 |      |                                                |             |       |         |          | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/SI    |  ^   | UART_I0/UART_TX_I0/Parity_Calc_I/input_data[7] | SDFFRQX2M   | 0.000 |   0.173 |    0.038 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                 |      |               |             |       |  Time   |   Time   | 
     |-------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                  |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.134 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.134 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/
CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/QN (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.175
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |             Net             |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan               | UART_test_1 |       |   0.000 |   -0.139 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK |  ^   | CLK3_fun_scan               | SDFFRX1M    | 0.000 |   0.000 |   -0.139 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/QN |  ^   | UART_I0/UART_TX_I0/FSM_I/n7 | SDFFRX1M    | 0.175 |   0.175 |    0.036 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/SI |  ^   | UART_I0/UART_TX_I0/FSM_I/n7 | SDFFRQX2M   | 0.000 |   0.175 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.139 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/
CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/SI (^) checked with  
leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q  (^) triggered by  
leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.189
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                              | UART_test_1 |       |   0.000 |   -0.152 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK |  ^   | CLK3_fun_scan                              | SDFFRQX2M   | 0.000 |   0.000 |   -0.152 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q  |  ^   | UART_I0/UART_TX_I0/serializer_I/Counter[0] | SDFFRQX2M   | 0.189 |   0.189 |    0.037 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/SI |  ^   | UART_I0/UART_TX_I0/serializer_I/Counter[0] | SDFFRQX2M   | 0.000 |   0.189 |    0.037 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |               |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.152 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.152 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_
reg_2_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/D  (^) 
checked with  leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/QN (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {reg2reg}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.196
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK                                           |          |       |   0.000 |   -0.157 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK                                           | MX2X2M   | 0.000 |   0.000 |   -0.157 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                                      | MX2X2M   | 0.000 |   0.000 |   -0.157 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | CLK2_fun_scan                                      | SDFFRX1M | 0.000 |   0.000 |   -0.157 | 
     | _2_/CK                                             |      |                                                    |          |       |         |          | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n9           | SDFFRX1M | 0.127 |   0.127 |   -0.030 | 
     | _2_/QN                                             |      |                                                    |          |       |         |          | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n9           | OAI32X1M | 0.000 |   0.127 |   -0.030 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | OAI32X1M | 0.069 |   0.196 |    0.039 | 
     |                                                    |      | ue[2]                                              |          |       |         |          | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRX1M | 0.000 |   0.196 |    0.039 | 
     | _2_/D                                              |      | ue[2]                                              |          |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |               |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK      |          |       |   0.000 |    0.157 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK      | MX2X2M   | 0.000 |   0.000 |    0.157 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan | MX2X2M   | 0.000 |   0.000 |    0.157 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | CLK2_fun_scan | SDFFRX1M | 0.000 |   0.000 |    0.157 | 
     | _2_/CK                                             |      |               |          |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
4_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.210
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.162 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.162 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | SDFFRQX2M   | 0.159 |   0.159 |   -0.003 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U37/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_4_ | OAI2BB1X2M  | 0.000 |   0.159 |   -0.003 | 
     | UART_I0/UART_TX_I0/serializer_I/U37/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n37           | OAI2BB1X2M  | 0.051 |   0.210 |    0.048 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n37           | SDFFRQX2M   | 0.000 |   0.210 |    0.048 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.162 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.162 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.213
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.165 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.165 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | SDFFRQX2M   | 0.159 |   0.159 |   -0.005 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U31/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_1_ | OAI2BB1X2M  | 0.000 |   0.159 |   -0.005 | 
     | UART_I0/UART_TX_I0/serializer_I/U31/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n40           | OAI2BB1X2M  | 0.053 |   0.213 |    0.048 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n40           | SDFFRQX2M   | 0.000 |   0.213 |    0.048 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.165 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.165 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_reg_
6_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/D (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/Q (^) triggered 
by  leading edge of 'TX_clk'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.213
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                                 | UART_test_1 |       |   0.000 |   -0.165 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | CLK3_fun_scan                                 | SDFFRQX2M   | 0.000 |   0.000 |   -0.165 | 
     | CK                                                 |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | SDFFRQX2M   | 0.162 |   0.162 |   -0.003 | 
     | Q                                                  |      |                                               |             |       |         |          | 
     | UART_I0/UART_TX_I0/serializer_I/U41/A1N            |  ^   | UART_I0/UART_TX_I0/serializer_I/input_data_6_ | OAI2BB1X2M  | 0.000 |   0.162 |   -0.003 | 
     | UART_I0/UART_TX_I0/serializer_I/U41/Y              |  ^   | UART_I0/UART_TX_I0/serializer_I/n35           | OAI2BB1X2M  | 0.051 |   0.213 |    0.048 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/UART_TX_I0/serializer_I/n35           | SDFFRQX2M   | 0.000 |   0.213 |    0.048 | 
     | D                                                  |      |                                               |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.165 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.165 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 

