
Project_17_Temperature_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025d8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002698  08002698  00012698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026d0  080026d0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080026d0  080026d0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026d0  080026d0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026d0  080026d0  000126d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026d4  080026d4  000126d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080026d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  080026e4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080026e4  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000091bb  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001817  00000000  00000000  000291ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  0002aa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000668  00000000  00000000  0002b108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001844a  00000000  00000000  0002b770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009878  00000000  00000000  00043bba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c770  00000000  00000000  0004d432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9ba2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001768  00000000  00000000  000d9bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002680 	.word	0x08002680

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002680 	.word	0x08002680

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f98e 	bl	8000544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f805 	bl	8000236 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f892 	bl	8000354 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f860 	bl	80002f4 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000234:	e7fe      	b.n	8000234 <main+0x14>

08000236 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000236:	b590      	push	{r4, r7, lr}
 8000238:	b099      	sub	sp, #100	; 0x64
 800023a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023c:	242c      	movs	r4, #44	; 0x2c
 800023e:	193b      	adds	r3, r7, r4
 8000240:	0018      	movs	r0, r3
 8000242:	2334      	movs	r3, #52	; 0x34
 8000244:	001a      	movs	r2, r3
 8000246:	2100      	movs	r1, #0
 8000248:	f002 fa12 	bl	8002670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024c:	231c      	movs	r3, #28
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	0018      	movs	r0, r3
 8000252:	2310      	movs	r3, #16
 8000254:	001a      	movs	r2, r3
 8000256:	2100      	movs	r1, #0
 8000258:	f002 fa0a 	bl	8002670 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800025c:	003b      	movs	r3, r7
 800025e:	0018      	movs	r0, r3
 8000260:	231c      	movs	r3, #28
 8000262:	001a      	movs	r2, r3
 8000264:	2100      	movs	r1, #0
 8000266:	f002 fa03 	bl	8002670 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800026a:	0021      	movs	r1, r4
 800026c:	187b      	adds	r3, r7, r1
 800026e:	2201      	movs	r2, #1
 8000270:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000272:	187b      	adds	r3, r7, r1
 8000274:	2201      	movs	r2, #1
 8000276:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000278:	187b      	adds	r3, r7, r1
 800027a:	2202      	movs	r2, #2
 800027c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800027e:	187b      	adds	r3, r7, r1
 8000280:	2280      	movs	r2, #128	; 0x80
 8000282:	0252      	lsls	r2, r2, #9
 8000284:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2200      	movs	r2, #0
 800028a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2200      	movs	r2, #0
 8000290:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000292:	187b      	adds	r3, r7, r1
 8000294:	0018      	movs	r0, r3
 8000296:	f000 fc8d 	bl	8000bb4 <HAL_RCC_OscConfig>
 800029a:	1e03      	subs	r3, r0, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 800029e:	f000 f87f 	bl	80003a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a2:	211c      	movs	r1, #28
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2207      	movs	r2, #7
 80002a8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2202      	movs	r2, #2
 80002ae:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2200      	movs	r2, #0
 80002b4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2100      	movs	r1, #0
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 fffd 	bl	80012c0 <HAL_RCC_ClockConfig>
 80002c6:	1e03      	subs	r3, r0, #0
 80002c8:	d001      	beq.n	80002ce <SystemClock_Config+0x98>
  {
    Error_Handler();
 80002ca:	f000 f869 	bl	80003a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002ce:	003b      	movs	r3, r7
 80002d0:	2202      	movs	r2, #2
 80002d2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002d4:	003b      	movs	r3, r7
 80002d6:	2200      	movs	r2, #0
 80002d8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002da:	003b      	movs	r3, r7
 80002dc:	0018      	movs	r0, r3
 80002de:	f001 f969 	bl	80015b4 <HAL_RCCEx_PeriphCLKConfig>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002e6:	f000 f85b 	bl	80003a0 <Error_Handler>
  }
}
 80002ea:	46c0      	nop			; (mov r8, r8)
 80002ec:	46bd      	mov	sp, r7
 80002ee:	b019      	add	sp, #100	; 0x64
 80002f0:	bd90      	pop	{r4, r7, pc}
	...

080002f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002f8:	4b14      	ldr	r3, [pc, #80]	; (800034c <MX_USART2_UART_Init+0x58>)
 80002fa:	4a15      	ldr	r2, [pc, #84]	; (8000350 <MX_USART2_UART_Init+0x5c>)
 80002fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80002fe:	4b13      	ldr	r3, [pc, #76]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000300:	2296      	movs	r2, #150	; 0x96
 8000302:	0192      	lsls	r2, r2, #6
 8000304:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000306:	4b11      	ldr	r3, [pc, #68]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000308:	2200      	movs	r2, #0
 800030a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800030c:	4b0f      	ldr	r3, [pc, #60]	; (800034c <MX_USART2_UART_Init+0x58>)
 800030e:	2200      	movs	r2, #0
 8000310:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000312:	4b0e      	ldr	r3, [pc, #56]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000314:	2200      	movs	r2, #0
 8000316:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000318:	4b0c      	ldr	r3, [pc, #48]	; (800034c <MX_USART2_UART_Init+0x58>)
 800031a:	220c      	movs	r2, #12
 800031c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800031e:	4b0b      	ldr	r3, [pc, #44]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000320:	2200      	movs	r2, #0
 8000322:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000324:	4b09      	ldr	r3, [pc, #36]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000326:	2200      	movs	r2, #0
 8000328:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800032a:	4b08      	ldr	r3, [pc, #32]	; (800034c <MX_USART2_UART_Init+0x58>)
 800032c:	2200      	movs	r2, #0
 800032e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000330:	4b06      	ldr	r3, [pc, #24]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000332:	2200      	movs	r2, #0
 8000334:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000336:	4b05      	ldr	r3, [pc, #20]	; (800034c <MX_USART2_UART_Init+0x58>)
 8000338:	0018      	movs	r0, r3
 800033a:	f001 fa39 	bl	80017b0 <HAL_UART_Init>
 800033e:	1e03      	subs	r3, r0, #0
 8000340:	d001      	beq.n	8000346 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000342:	f000 f82d 	bl	80003a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000028 	.word	0x20000028
 8000350:	40004400 	.word	0x40004400

08000354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800035a:	4b10      	ldr	r3, [pc, #64]	; (800039c <MX_GPIO_Init+0x48>)
 800035c:	695a      	ldr	r2, [r3, #20]
 800035e:	4b0f      	ldr	r3, [pc, #60]	; (800039c <MX_GPIO_Init+0x48>)
 8000360:	2180      	movs	r1, #128	; 0x80
 8000362:	03c9      	lsls	r1, r1, #15
 8000364:	430a      	orrs	r2, r1
 8000366:	615a      	str	r2, [r3, #20]
 8000368:	4b0c      	ldr	r3, [pc, #48]	; (800039c <MX_GPIO_Init+0x48>)
 800036a:	695a      	ldr	r2, [r3, #20]
 800036c:	2380      	movs	r3, #128	; 0x80
 800036e:	03db      	lsls	r3, r3, #15
 8000370:	4013      	ands	r3, r2
 8000372:	607b      	str	r3, [r7, #4]
 8000374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000376:	4b09      	ldr	r3, [pc, #36]	; (800039c <MX_GPIO_Init+0x48>)
 8000378:	695a      	ldr	r2, [r3, #20]
 800037a:	4b08      	ldr	r3, [pc, #32]	; (800039c <MX_GPIO_Init+0x48>)
 800037c:	2180      	movs	r1, #128	; 0x80
 800037e:	0289      	lsls	r1, r1, #10
 8000380:	430a      	orrs	r2, r1
 8000382:	615a      	str	r2, [r3, #20]
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <MX_GPIO_Init+0x48>)
 8000386:	695a      	ldr	r2, [r3, #20]
 8000388:	2380      	movs	r3, #128	; 0x80
 800038a:	029b      	lsls	r3, r3, #10
 800038c:	4013      	ands	r3, r2
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	683b      	ldr	r3, [r7, #0]

}
 8000392:	46c0      	nop			; (mov r8, r8)
 8000394:	46bd      	mov	sp, r7
 8000396:	b002      	add	sp, #8
 8000398:	bd80      	pop	{r7, pc}
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	40021000 	.word	0x40021000

080003a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003a4:	b672      	cpsid	i
}
 80003a6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a8:	e7fe      	b.n	80003a8 <Error_Handler+0x8>
	...

080003ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003b2:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <HAL_MspInit+0x44>)
 80003b4:	699a      	ldr	r2, [r3, #24]
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <HAL_MspInit+0x44>)
 80003b8:	2101      	movs	r1, #1
 80003ba:	430a      	orrs	r2, r1
 80003bc:	619a      	str	r2, [r3, #24]
 80003be:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <HAL_MspInit+0x44>)
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	2201      	movs	r2, #1
 80003c4:	4013      	ands	r3, r2
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ca:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <HAL_MspInit+0x44>)
 80003cc:	69da      	ldr	r2, [r3, #28]
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <HAL_MspInit+0x44>)
 80003d0:	2180      	movs	r1, #128	; 0x80
 80003d2:	0549      	lsls	r1, r1, #21
 80003d4:	430a      	orrs	r2, r1
 80003d6:	61da      	str	r2, [r3, #28]
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <HAL_MspInit+0x44>)
 80003da:	69da      	ldr	r2, [r3, #28]
 80003dc:	2380      	movs	r3, #128	; 0x80
 80003de:	055b      	lsls	r3, r3, #21
 80003e0:	4013      	ands	r3, r2
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b002      	add	sp, #8
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	40021000 	.word	0x40021000

080003f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b08b      	sub	sp, #44	; 0x2c
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fc:	2414      	movs	r4, #20
 80003fe:	193b      	adds	r3, r7, r4
 8000400:	0018      	movs	r0, r3
 8000402:	2314      	movs	r3, #20
 8000404:	001a      	movs	r2, r3
 8000406:	2100      	movs	r1, #0
 8000408:	f002 f932 	bl	8002670 <memset>
  if(huart->Instance==USART2)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a20      	ldr	r2, [pc, #128]	; (8000494 <HAL_UART_MspInit+0xa0>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d13a      	bne.n	800048c <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000416:	4b20      	ldr	r3, [pc, #128]	; (8000498 <HAL_UART_MspInit+0xa4>)
 8000418:	69da      	ldr	r2, [r3, #28]
 800041a:	4b1f      	ldr	r3, [pc, #124]	; (8000498 <HAL_UART_MspInit+0xa4>)
 800041c:	2180      	movs	r1, #128	; 0x80
 800041e:	0289      	lsls	r1, r1, #10
 8000420:	430a      	orrs	r2, r1
 8000422:	61da      	str	r2, [r3, #28]
 8000424:	4b1c      	ldr	r3, [pc, #112]	; (8000498 <HAL_UART_MspInit+0xa4>)
 8000426:	69da      	ldr	r2, [r3, #28]
 8000428:	2380      	movs	r3, #128	; 0x80
 800042a:	029b      	lsls	r3, r3, #10
 800042c:	4013      	ands	r3, r2
 800042e:	613b      	str	r3, [r7, #16]
 8000430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000432:	4b19      	ldr	r3, [pc, #100]	; (8000498 <HAL_UART_MspInit+0xa4>)
 8000434:	695a      	ldr	r2, [r3, #20]
 8000436:	4b18      	ldr	r3, [pc, #96]	; (8000498 <HAL_UART_MspInit+0xa4>)
 8000438:	2180      	movs	r1, #128	; 0x80
 800043a:	0289      	lsls	r1, r1, #10
 800043c:	430a      	orrs	r2, r1
 800043e:	615a      	str	r2, [r3, #20]
 8000440:	4b15      	ldr	r3, [pc, #84]	; (8000498 <HAL_UART_MspInit+0xa4>)
 8000442:	695a      	ldr	r2, [r3, #20]
 8000444:	2380      	movs	r3, #128	; 0x80
 8000446:	029b      	lsls	r3, r3, #10
 8000448:	4013      	ands	r3, r2
 800044a:	60fb      	str	r3, [r7, #12]
 800044c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800044e:	0021      	movs	r1, r4
 8000450:	187b      	adds	r3, r7, r1
 8000452:	220c      	movs	r2, #12
 8000454:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2202      	movs	r2, #2
 800045a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2203      	movs	r2, #3
 8000466:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2201      	movs	r2, #1
 800046c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046e:	187a      	adds	r2, r7, r1
 8000470:	2390      	movs	r3, #144	; 0x90
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	0011      	movs	r1, r2
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fa24 	bl	80008c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800047c:	2200      	movs	r2, #0
 800047e:	2100      	movs	r1, #0
 8000480:	201c      	movs	r0, #28
 8000482:	f000 f96f 	bl	8000764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000486:	201c      	movs	r0, #28
 8000488:	f000 f981 	bl	800078e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800048c:	46c0      	nop			; (mov r8, r8)
 800048e:	46bd      	mov	sp, r7
 8000490:	b00b      	add	sp, #44	; 0x2c
 8000492:	bd90      	pop	{r4, r7, pc}
 8000494:	40004400 	.word	0x40004400
 8000498:	40021000 	.word	0x40021000

0800049c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <NMI_Handler+0x4>

080004a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004a2:	b580      	push	{r7, lr}
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a6:	e7fe      	b.n	80004a6 <HardFault_Handler+0x4>

080004a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004ac:	46c0      	nop			; (mov r8, r8)
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004b2:	b580      	push	{r7, lr}
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004c0:	f000 f888 	bl	80005d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004c4:	46c0      	nop			; (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80004d0:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <USART2_IRQHandler+0x14>)
 80004d2:	0018      	movs	r0, r3
 80004d4:	f001 f9c0 	bl	8001858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80004d8:	46c0      	nop			; (mov r8, r8)
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	20000028 	.word	0x20000028

080004e4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80004e8:	46c0      	nop			; (mov r8, r8)
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
	...

080004f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004f0:	480d      	ldr	r0, [pc, #52]	; (8000528 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004f4:	480d      	ldr	r0, [pc, #52]	; (800052c <LoopForever+0x6>)
  ldr r1, =_edata
 80004f6:	490e      	ldr	r1, [pc, #56]	; (8000530 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004f8:	4a0e      	ldr	r2, [pc, #56]	; (8000534 <LoopForever+0xe>)
  movs r3, #0
 80004fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004fc:	e002      	b.n	8000504 <LoopCopyDataInit>

080004fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000502:	3304      	adds	r3, #4

08000504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000508:	d3f9      	bcc.n	80004fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800050a:	4a0b      	ldr	r2, [pc, #44]	; (8000538 <LoopForever+0x12>)
  ldr r4, =_ebss
 800050c:	4c0b      	ldr	r4, [pc, #44]	; (800053c <LoopForever+0x16>)
  movs r3, #0
 800050e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000510:	e001      	b.n	8000516 <LoopFillZerobss>

08000512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000514:	3204      	adds	r2, #4

08000516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000518:	d3fb      	bcc.n	8000512 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800051a:	f7ff ffe3 	bl	80004e4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800051e:	f002 f883 	bl	8002628 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000522:	f7ff fe7d 	bl	8000220 <main>

08000526 <LoopForever>:

LoopForever:
    b LoopForever
 8000526:	e7fe      	b.n	8000526 <LoopForever>
  ldr   r0, =_estack
 8000528:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800052c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000530:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000534:	080026d8 	.word	0x080026d8
  ldr r2, =_sbss
 8000538:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800053c:	200000b0 	.word	0x200000b0

08000540 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000540:	e7fe      	b.n	8000540 <ADC1_COMP_IRQHandler>
	...

08000544 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000548:	4b07      	ldr	r3, [pc, #28]	; (8000568 <HAL_Init+0x24>)
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <HAL_Init+0x24>)
 800054e:	2110      	movs	r1, #16
 8000550:	430a      	orrs	r2, r1
 8000552:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000554:	2003      	movs	r0, #3
 8000556:	f000 f809 	bl	800056c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800055a:	f7ff ff27 	bl	80003ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800055e:	2300      	movs	r3, #0
}
 8000560:	0018      	movs	r0, r3
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	40022000 	.word	0x40022000

0800056c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000574:	4b14      	ldr	r3, [pc, #80]	; (80005c8 <HAL_InitTick+0x5c>)
 8000576:	681c      	ldr	r4, [r3, #0]
 8000578:	4b14      	ldr	r3, [pc, #80]	; (80005cc <HAL_InitTick+0x60>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	0019      	movs	r1, r3
 800057e:	23fa      	movs	r3, #250	; 0xfa
 8000580:	0098      	lsls	r0, r3, #2
 8000582:	f7ff fdc1 	bl	8000108 <__udivsi3>
 8000586:	0003      	movs	r3, r0
 8000588:	0019      	movs	r1, r3
 800058a:	0020      	movs	r0, r4
 800058c:	f7ff fdbc 	bl	8000108 <__udivsi3>
 8000590:	0003      	movs	r3, r0
 8000592:	0018      	movs	r0, r3
 8000594:	f000 f90b 	bl	80007ae <HAL_SYSTICK_Config>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	e00f      	b.n	80005c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2b03      	cmp	r3, #3
 80005a4:	d80b      	bhi.n	80005be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a6:	6879      	ldr	r1, [r7, #4]
 80005a8:	2301      	movs	r3, #1
 80005aa:	425b      	negs	r3, r3
 80005ac:	2200      	movs	r2, #0
 80005ae:	0018      	movs	r0, r3
 80005b0:	f000 f8d8 	bl	8000764 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b4:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <HAL_InitTick+0x64>)
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e000      	b.n	80005c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80005be:	2301      	movs	r3, #1
}
 80005c0:	0018      	movs	r0, r3
 80005c2:	46bd      	mov	sp, r7
 80005c4:	b003      	add	sp, #12
 80005c6:	bd90      	pop	{r4, r7, pc}
 80005c8:	20000000 	.word	0x20000000
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000004 	.word	0x20000004

080005d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005d8:	4b05      	ldr	r3, [pc, #20]	; (80005f0 <HAL_IncTick+0x1c>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	001a      	movs	r2, r3
 80005de:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <HAL_IncTick+0x20>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	18d2      	adds	r2, r2, r3
 80005e4:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <HAL_IncTick+0x20>)
 80005e6:	601a      	str	r2, [r3, #0]
}
 80005e8:	46c0      	nop			; (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	20000008 	.word	0x20000008
 80005f4:	200000ac 	.word	0x200000ac

080005f8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  return uwTick;
 80005fc:	4b02      	ldr	r3, [pc, #8]	; (8000608 <HAL_GetTick+0x10>)
 80005fe:	681b      	ldr	r3, [r3, #0]
}
 8000600:	0018      	movs	r0, r3
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	200000ac 	.word	0x200000ac

0800060c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	0002      	movs	r2, r0
 8000614:	1dfb      	adds	r3, r7, #7
 8000616:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b7f      	cmp	r3, #127	; 0x7f
 800061e:	d809      	bhi.n	8000634 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000620:	1dfb      	adds	r3, r7, #7
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	001a      	movs	r2, r3
 8000626:	231f      	movs	r3, #31
 8000628:	401a      	ands	r2, r3
 800062a:	4b04      	ldr	r3, [pc, #16]	; (800063c <__NVIC_EnableIRQ+0x30>)
 800062c:	2101      	movs	r1, #1
 800062e:	4091      	lsls	r1, r2
 8000630:	000a      	movs	r2, r1
 8000632:	601a      	str	r2, [r3, #0]
  }
}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	b002      	add	sp, #8
 800063a:	bd80      	pop	{r7, pc}
 800063c:	e000e100 	.word	0xe000e100

08000640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	0002      	movs	r2, r0
 8000648:	6039      	str	r1, [r7, #0]
 800064a:	1dfb      	adds	r3, r7, #7
 800064c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b7f      	cmp	r3, #127	; 0x7f
 8000654:	d828      	bhi.n	80006a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000656:	4a2f      	ldr	r2, [pc, #188]	; (8000714 <__NVIC_SetPriority+0xd4>)
 8000658:	1dfb      	adds	r3, r7, #7
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	b25b      	sxtb	r3, r3
 800065e:	089b      	lsrs	r3, r3, #2
 8000660:	33c0      	adds	r3, #192	; 0xc0
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	589b      	ldr	r3, [r3, r2]
 8000666:	1dfa      	adds	r2, r7, #7
 8000668:	7812      	ldrb	r2, [r2, #0]
 800066a:	0011      	movs	r1, r2
 800066c:	2203      	movs	r2, #3
 800066e:	400a      	ands	r2, r1
 8000670:	00d2      	lsls	r2, r2, #3
 8000672:	21ff      	movs	r1, #255	; 0xff
 8000674:	4091      	lsls	r1, r2
 8000676:	000a      	movs	r2, r1
 8000678:	43d2      	mvns	r2, r2
 800067a:	401a      	ands	r2, r3
 800067c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	019b      	lsls	r3, r3, #6
 8000682:	22ff      	movs	r2, #255	; 0xff
 8000684:	401a      	ands	r2, r3
 8000686:	1dfb      	adds	r3, r7, #7
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	0018      	movs	r0, r3
 800068c:	2303      	movs	r3, #3
 800068e:	4003      	ands	r3, r0
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000694:	481f      	ldr	r0, [pc, #124]	; (8000714 <__NVIC_SetPriority+0xd4>)
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	b25b      	sxtb	r3, r3
 800069c:	089b      	lsrs	r3, r3, #2
 800069e:	430a      	orrs	r2, r1
 80006a0:	33c0      	adds	r3, #192	; 0xc0
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006a6:	e031      	b.n	800070c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a8:	4a1b      	ldr	r2, [pc, #108]	; (8000718 <__NVIC_SetPriority+0xd8>)
 80006aa:	1dfb      	adds	r3, r7, #7
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	0019      	movs	r1, r3
 80006b0:	230f      	movs	r3, #15
 80006b2:	400b      	ands	r3, r1
 80006b4:	3b08      	subs	r3, #8
 80006b6:	089b      	lsrs	r3, r3, #2
 80006b8:	3306      	adds	r3, #6
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	18d3      	adds	r3, r2, r3
 80006be:	3304      	adds	r3, #4
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	1dfa      	adds	r2, r7, #7
 80006c4:	7812      	ldrb	r2, [r2, #0]
 80006c6:	0011      	movs	r1, r2
 80006c8:	2203      	movs	r2, #3
 80006ca:	400a      	ands	r2, r1
 80006cc:	00d2      	lsls	r2, r2, #3
 80006ce:	21ff      	movs	r1, #255	; 0xff
 80006d0:	4091      	lsls	r1, r2
 80006d2:	000a      	movs	r2, r1
 80006d4:	43d2      	mvns	r2, r2
 80006d6:	401a      	ands	r2, r3
 80006d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	019b      	lsls	r3, r3, #6
 80006de:	22ff      	movs	r2, #255	; 0xff
 80006e0:	401a      	ands	r2, r3
 80006e2:	1dfb      	adds	r3, r7, #7
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	0018      	movs	r0, r3
 80006e8:	2303      	movs	r3, #3
 80006ea:	4003      	ands	r3, r0
 80006ec:	00db      	lsls	r3, r3, #3
 80006ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f0:	4809      	ldr	r0, [pc, #36]	; (8000718 <__NVIC_SetPriority+0xd8>)
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	001c      	movs	r4, r3
 80006f8:	230f      	movs	r3, #15
 80006fa:	4023      	ands	r3, r4
 80006fc:	3b08      	subs	r3, #8
 80006fe:	089b      	lsrs	r3, r3, #2
 8000700:	430a      	orrs	r2, r1
 8000702:	3306      	adds	r3, #6
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	18c3      	adds	r3, r0, r3
 8000708:	3304      	adds	r3, #4
 800070a:	601a      	str	r2, [r3, #0]
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b003      	add	sp, #12
 8000712:	bd90      	pop	{r4, r7, pc}
 8000714:	e000e100 	.word	0xe000e100
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	1e5a      	subs	r2, r3, #1
 8000728:	2380      	movs	r3, #128	; 0x80
 800072a:	045b      	lsls	r3, r3, #17
 800072c:	429a      	cmp	r2, r3
 800072e:	d301      	bcc.n	8000734 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000730:	2301      	movs	r3, #1
 8000732:	e010      	b.n	8000756 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000734:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <SysTick_Config+0x44>)
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	3a01      	subs	r2, #1
 800073a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800073c:	2301      	movs	r3, #1
 800073e:	425b      	negs	r3, r3
 8000740:	2103      	movs	r1, #3
 8000742:	0018      	movs	r0, r3
 8000744:	f7ff ff7c 	bl	8000640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <SysTick_Config+0x44>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074e:	4b04      	ldr	r3, [pc, #16]	; (8000760 <SysTick_Config+0x44>)
 8000750:	2207      	movs	r2, #7
 8000752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000754:	2300      	movs	r3, #0
}
 8000756:	0018      	movs	r0, r3
 8000758:	46bd      	mov	sp, r7
 800075a:	b002      	add	sp, #8
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	e000e010 	.word	0xe000e010

08000764 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	60b9      	str	r1, [r7, #8]
 800076c:	607a      	str	r2, [r7, #4]
 800076e:	210f      	movs	r1, #15
 8000770:	187b      	adds	r3, r7, r1
 8000772:	1c02      	adds	r2, r0, #0
 8000774:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000776:	68ba      	ldr	r2, [r7, #8]
 8000778:	187b      	adds	r3, r7, r1
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b25b      	sxtb	r3, r3
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f7ff ff5d 	bl	8000640 <__NVIC_SetPriority>
}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b004      	add	sp, #16
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b082      	sub	sp, #8
 8000792:	af00      	add	r7, sp, #0
 8000794:	0002      	movs	r2, r0
 8000796:	1dfb      	adds	r3, r7, #7
 8000798:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b25b      	sxtb	r3, r3
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff ff33 	bl	800060c <__NVIC_EnableIRQ>
}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}

080007ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b082      	sub	sp, #8
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	0018      	movs	r0, r3
 80007ba:	f7ff ffaf 	bl	800071c <SysTick_Config>
 80007be:	0003      	movs	r3, r0
}
 80007c0:	0018      	movs	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b002      	add	sp, #8
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2221      	movs	r2, #33	; 0x21
 80007d4:	5c9b      	ldrb	r3, [r3, r2]
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2b02      	cmp	r3, #2
 80007da:	d008      	beq.n	80007ee <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2204      	movs	r2, #4
 80007e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2220      	movs	r2, #32
 80007e6:	2100      	movs	r1, #0
 80007e8:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
 80007ec:	e020      	b.n	8000830 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	210e      	movs	r1, #14
 80007fa:	438a      	bics	r2, r1
 80007fc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	681a      	ldr	r2, [r3, #0]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2101      	movs	r1, #1
 800080a:	438a      	bics	r2, r1
 800080c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000816:	2101      	movs	r1, #1
 8000818:	4091      	lsls	r1, r2
 800081a:	000a      	movs	r2, r1
 800081c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2221      	movs	r2, #33	; 0x21
 8000822:	2101      	movs	r1, #1
 8000824:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2220      	movs	r2, #32
 800082a:	2100      	movs	r1, #0
 800082c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800082e:	2300      	movs	r3, #0
}
 8000830:	0018      	movs	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	b002      	add	sp, #8
 8000836:	bd80      	pop	{r7, pc}

08000838 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000840:	210f      	movs	r1, #15
 8000842:	187b      	adds	r3, r7, r1
 8000844:	2200      	movs	r2, #0
 8000846:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2221      	movs	r2, #33	; 0x21
 800084c:	5c9b      	ldrb	r3, [r3, r2]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	2b02      	cmp	r3, #2
 8000852:	d006      	beq.n	8000862 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2204      	movs	r2, #4
 8000858:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800085a:	187b      	adds	r3, r7, r1
 800085c:	2201      	movs	r2, #1
 800085e:	701a      	strb	r2, [r3, #0]
 8000860:	e028      	b.n	80008b4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	681a      	ldr	r2, [r3, #0]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	210e      	movs	r1, #14
 800086e:	438a      	bics	r2, r1
 8000870:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2101      	movs	r1, #1
 800087e:	438a      	bics	r2, r1
 8000880:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800088a:	2101      	movs	r1, #1
 800088c:	4091      	lsls	r1, r2
 800088e:	000a      	movs	r2, r1
 8000890:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2221      	movs	r2, #33	; 0x21
 8000896:	2101      	movs	r1, #1
 8000898:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2220      	movs	r2, #32
 800089e:	2100      	movs	r1, #0
 80008a0:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	0010      	movs	r0, r2
 80008b2:	4798      	blx	r3
    } 
  }
  return status;
 80008b4:	230f      	movs	r3, #15
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	781b      	ldrb	r3, [r3, #0]
}
 80008ba:	0018      	movs	r0, r3
 80008bc:	46bd      	mov	sp, r7
 80008be:	b004      	add	sp, #16
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b086      	sub	sp, #24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008d2:	e155      	b.n	8000b80 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2101      	movs	r1, #1
 80008da:	697a      	ldr	r2, [r7, #20]
 80008dc:	4091      	lsls	r1, r2
 80008de:	000a      	movs	r2, r1
 80008e0:	4013      	ands	r3, r2
 80008e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d100      	bne.n	80008ec <HAL_GPIO_Init+0x28>
 80008ea:	e146      	b.n	8000b7a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	2203      	movs	r2, #3
 80008f2:	4013      	ands	r3, r2
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d005      	beq.n	8000904 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	2203      	movs	r2, #3
 80008fe:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000900:	2b02      	cmp	r3, #2
 8000902:	d130      	bne.n	8000966 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	689b      	ldr	r3, [r3, #8]
 8000908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	2203      	movs	r2, #3
 8000910:	409a      	lsls	r2, r3
 8000912:	0013      	movs	r3, r2
 8000914:	43da      	mvns	r2, r3
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	4013      	ands	r3, r2
 800091a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	68da      	ldr	r2, [r3, #12]
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	409a      	lsls	r2, r3
 8000926:	0013      	movs	r3, r2
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	4313      	orrs	r3, r2
 800092c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800093a:	2201      	movs	r2, #1
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	409a      	lsls	r2, r3
 8000940:	0013      	movs	r3, r2
 8000942:	43da      	mvns	r2, r3
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	4013      	ands	r3, r2
 8000948:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	091b      	lsrs	r3, r3, #4
 8000950:	2201      	movs	r2, #1
 8000952:	401a      	ands	r2, r3
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	409a      	lsls	r2, r3
 8000958:	0013      	movs	r3, r2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	4313      	orrs	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	2203      	movs	r2, #3
 800096c:	4013      	ands	r3, r2
 800096e:	2b03      	cmp	r3, #3
 8000970:	d017      	beq.n	80009a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	68db      	ldr	r3, [r3, #12]
 8000976:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	2203      	movs	r2, #3
 800097e:	409a      	lsls	r2, r3
 8000980:	0013      	movs	r3, r2
 8000982:	43da      	mvns	r2, r3
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	4013      	ands	r3, r2
 8000988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	689a      	ldr	r2, [r3, #8]
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	409a      	lsls	r2, r3
 8000994:	0013      	movs	r3, r2
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4313      	orrs	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	2203      	movs	r2, #3
 80009a8:	4013      	ands	r3, r2
 80009aa:	2b02      	cmp	r3, #2
 80009ac:	d123      	bne.n	80009f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	08da      	lsrs	r2, r3, #3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3208      	adds	r2, #8
 80009b6:	0092      	lsls	r2, r2, #2
 80009b8:	58d3      	ldr	r3, [r2, r3]
 80009ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	2207      	movs	r2, #7
 80009c0:	4013      	ands	r3, r2
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	220f      	movs	r2, #15
 80009c6:	409a      	lsls	r2, r3
 80009c8:	0013      	movs	r3, r2
 80009ca:	43da      	mvns	r2, r3
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	4013      	ands	r3, r2
 80009d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	691a      	ldr	r2, [r3, #16]
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	2107      	movs	r1, #7
 80009da:	400b      	ands	r3, r1
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	409a      	lsls	r2, r3
 80009e0:	0013      	movs	r3, r2
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	08da      	lsrs	r2, r3, #3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3208      	adds	r2, #8
 80009f0:	0092      	lsls	r2, r2, #2
 80009f2:	6939      	ldr	r1, [r7, #16]
 80009f4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	2203      	movs	r2, #3
 8000a02:	409a      	lsls	r2, r3
 8000a04:	0013      	movs	r3, r2
 8000a06:	43da      	mvns	r2, r3
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	2203      	movs	r2, #3
 8000a14:	401a      	ands	r2, r3
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	409a      	lsls	r2, r3
 8000a1c:	0013      	movs	r3, r2
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	23c0      	movs	r3, #192	; 0xc0
 8000a30:	029b      	lsls	r3, r3, #10
 8000a32:	4013      	ands	r3, r2
 8000a34:	d100      	bne.n	8000a38 <HAL_GPIO_Init+0x174>
 8000a36:	e0a0      	b.n	8000b7a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a38:	4b57      	ldr	r3, [pc, #348]	; (8000b98 <HAL_GPIO_Init+0x2d4>)
 8000a3a:	699a      	ldr	r2, [r3, #24]
 8000a3c:	4b56      	ldr	r3, [pc, #344]	; (8000b98 <HAL_GPIO_Init+0x2d4>)
 8000a3e:	2101      	movs	r1, #1
 8000a40:	430a      	orrs	r2, r1
 8000a42:	619a      	str	r2, [r3, #24]
 8000a44:	4b54      	ldr	r3, [pc, #336]	; (8000b98 <HAL_GPIO_Init+0x2d4>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a50:	4a52      	ldr	r2, [pc, #328]	; (8000b9c <HAL_GPIO_Init+0x2d8>)
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	089b      	lsrs	r3, r3, #2
 8000a56:	3302      	adds	r3, #2
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	589b      	ldr	r3, [r3, r2]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	2203      	movs	r2, #3
 8000a62:	4013      	ands	r3, r2
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	220f      	movs	r2, #15
 8000a68:	409a      	lsls	r2, r3
 8000a6a:	0013      	movs	r3, r2
 8000a6c:	43da      	mvns	r2, r3
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a74:	687a      	ldr	r2, [r7, #4]
 8000a76:	2390      	movs	r3, #144	; 0x90
 8000a78:	05db      	lsls	r3, r3, #23
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d019      	beq.n	8000ab2 <HAL_GPIO_Init+0x1ee>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a47      	ldr	r2, [pc, #284]	; (8000ba0 <HAL_GPIO_Init+0x2dc>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d013      	beq.n	8000aae <HAL_GPIO_Init+0x1ea>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4a46      	ldr	r2, [pc, #280]	; (8000ba4 <HAL_GPIO_Init+0x2e0>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d00d      	beq.n	8000aaa <HAL_GPIO_Init+0x1e6>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4a45      	ldr	r2, [pc, #276]	; (8000ba8 <HAL_GPIO_Init+0x2e4>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d007      	beq.n	8000aa6 <HAL_GPIO_Init+0x1e2>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a44      	ldr	r2, [pc, #272]	; (8000bac <HAL_GPIO_Init+0x2e8>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d101      	bne.n	8000aa2 <HAL_GPIO_Init+0x1de>
 8000a9e:	2304      	movs	r3, #4
 8000aa0:	e008      	b.n	8000ab4 <HAL_GPIO_Init+0x1f0>
 8000aa2:	2305      	movs	r3, #5
 8000aa4:	e006      	b.n	8000ab4 <HAL_GPIO_Init+0x1f0>
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	e004      	b.n	8000ab4 <HAL_GPIO_Init+0x1f0>
 8000aaa:	2302      	movs	r3, #2
 8000aac:	e002      	b.n	8000ab4 <HAL_GPIO_Init+0x1f0>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e000      	b.n	8000ab4 <HAL_GPIO_Init+0x1f0>
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	2103      	movs	r1, #3
 8000ab8:	400a      	ands	r2, r1
 8000aba:	0092      	lsls	r2, r2, #2
 8000abc:	4093      	lsls	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ac4:	4935      	ldr	r1, [pc, #212]	; (8000b9c <HAL_GPIO_Init+0x2d8>)
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	089b      	lsrs	r3, r3, #2
 8000aca:	3302      	adds	r3, #2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ad2:	4b37      	ldr	r3, [pc, #220]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	43da      	mvns	r2, r3
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685a      	ldr	r2, [r3, #4]
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	025b      	lsls	r3, r3, #9
 8000aea:	4013      	ands	r3, r2
 8000aec:	d003      	beq.n	8000af6 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000af6:	4b2e      	ldr	r3, [pc, #184]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000afc:	4b2c      	ldr	r3, [pc, #176]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	43da      	mvns	r2, r3
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	029b      	lsls	r3, r3, #10
 8000b14:	4013      	ands	r3, r2
 8000b16:	d003      	beq.n	8000b20 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b20:	4b23      	ldr	r3, [pc, #140]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b26:	4b22      	ldr	r3, [pc, #136]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000b28:	689b      	ldr	r3, [r3, #8]
 8000b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	43da      	mvns	r2, r3
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	4013      	ands	r3, r2
 8000b34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	685a      	ldr	r2, [r3, #4]
 8000b3a:	2380      	movs	r3, #128	; 0x80
 8000b3c:	035b      	lsls	r3, r3, #13
 8000b3e:	4013      	ands	r3, r2
 8000b40:	d003      	beq.n	8000b4a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b4a:	4b19      	ldr	r3, [pc, #100]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b50:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	43da      	mvns	r2, r3
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685a      	ldr	r2, [r3, #4]
 8000b64:	2380      	movs	r3, #128	; 0x80
 8000b66:	039b      	lsls	r3, r3, #14
 8000b68:	4013      	ands	r3, r2
 8000b6a:	d003      	beq.n	8000b74 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b74:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <HAL_GPIO_Init+0x2ec>)
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	40da      	lsrs	r2, r3
 8000b88:	1e13      	subs	r3, r2, #0
 8000b8a:	d000      	beq.n	8000b8e <HAL_GPIO_Init+0x2ca>
 8000b8c:	e6a2      	b.n	80008d4 <HAL_GPIO_Init+0x10>
  } 
}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b006      	add	sp, #24
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	40010000 	.word	0x40010000
 8000ba0:	48000400 	.word	0x48000400
 8000ba4:	48000800 	.word	0x48000800
 8000ba8:	48000c00 	.word	0x48000c00
 8000bac:	48001000 	.word	0x48001000
 8000bb0:	40010400 	.word	0x40010400

08000bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	f000 fb76 	bl	80012b4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4013      	ands	r3, r2
 8000bd0:	d100      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x20>
 8000bd2:	e08e      	b.n	8000cf2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bd4:	4bc5      	ldr	r3, [pc, #788]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	220c      	movs	r2, #12
 8000bda:	4013      	ands	r3, r2
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d00e      	beq.n	8000bfe <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be0:	4bc2      	ldr	r3, [pc, #776]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	220c      	movs	r2, #12
 8000be6:	4013      	ands	r3, r2
 8000be8:	2b08      	cmp	r3, #8
 8000bea:	d117      	bne.n	8000c1c <HAL_RCC_OscConfig+0x68>
 8000bec:	4bbf      	ldr	r3, [pc, #764]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000bee:	685a      	ldr	r2, [r3, #4]
 8000bf0:	23c0      	movs	r3, #192	; 0xc0
 8000bf2:	025b      	lsls	r3, r3, #9
 8000bf4:	401a      	ands	r2, r3
 8000bf6:	2380      	movs	r3, #128	; 0x80
 8000bf8:	025b      	lsls	r3, r3, #9
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d10e      	bne.n	8000c1c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bfe:	4bbb      	ldr	r3, [pc, #748]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	2380      	movs	r3, #128	; 0x80
 8000c04:	029b      	lsls	r3, r3, #10
 8000c06:	4013      	ands	r3, r2
 8000c08:	d100      	bne.n	8000c0c <HAL_RCC_OscConfig+0x58>
 8000c0a:	e071      	b.n	8000cf0 <HAL_RCC_OscConfig+0x13c>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d000      	beq.n	8000c16 <HAL_RCC_OscConfig+0x62>
 8000c14:	e06c      	b.n	8000cf0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
 8000c18:	f000 fb4c 	bl	80012b4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d107      	bne.n	8000c34 <HAL_RCC_OscConfig+0x80>
 8000c24:	4bb1      	ldr	r3, [pc, #708]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4bb0      	ldr	r3, [pc, #704]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	0249      	lsls	r1, r1, #9
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	e02f      	b.n	8000c94 <HAL_RCC_OscConfig+0xe0>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d10c      	bne.n	8000c56 <HAL_RCC_OscConfig+0xa2>
 8000c3c:	4bab      	ldr	r3, [pc, #684]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4baa      	ldr	r3, [pc, #680]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c42:	49ab      	ldr	r1, [pc, #684]	; (8000ef0 <HAL_RCC_OscConfig+0x33c>)
 8000c44:	400a      	ands	r2, r1
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	4ba8      	ldr	r3, [pc, #672]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4ba7      	ldr	r3, [pc, #668]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c4e:	49a9      	ldr	r1, [pc, #676]	; (8000ef4 <HAL_RCC_OscConfig+0x340>)
 8000c50:	400a      	ands	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	e01e      	b.n	8000c94 <HAL_RCC_OscConfig+0xe0>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	2b05      	cmp	r3, #5
 8000c5c:	d10e      	bne.n	8000c7c <HAL_RCC_OscConfig+0xc8>
 8000c5e:	4ba3      	ldr	r3, [pc, #652]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	4ba2      	ldr	r3, [pc, #648]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c64:	2180      	movs	r1, #128	; 0x80
 8000c66:	02c9      	lsls	r1, r1, #11
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	4b9f      	ldr	r3, [pc, #636]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	4b9e      	ldr	r3, [pc, #632]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c72:	2180      	movs	r1, #128	; 0x80
 8000c74:	0249      	lsls	r1, r1, #9
 8000c76:	430a      	orrs	r2, r1
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	e00b      	b.n	8000c94 <HAL_RCC_OscConfig+0xe0>
 8000c7c:	4b9b      	ldr	r3, [pc, #620]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b9a      	ldr	r3, [pc, #616]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c82:	499b      	ldr	r1, [pc, #620]	; (8000ef0 <HAL_RCC_OscConfig+0x33c>)
 8000c84:	400a      	ands	r2, r1
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	4b98      	ldr	r3, [pc, #608]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b97      	ldr	r3, [pc, #604]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000c8e:	4999      	ldr	r1, [pc, #612]	; (8000ef4 <HAL_RCC_OscConfig+0x340>)
 8000c90:	400a      	ands	r2, r1
 8000c92:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d014      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9c:	f7ff fcac 	bl	80005f8 <HAL_GetTick>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca4:	e008      	b.n	8000cb8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ca6:	f7ff fca7 	bl	80005f8 <HAL_GetTick>
 8000caa:	0002      	movs	r2, r0
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	2b64      	cmp	r3, #100	; 0x64
 8000cb2:	d901      	bls.n	8000cb8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	e2fd      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb8:	4b8c      	ldr	r3, [pc, #560]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	2380      	movs	r3, #128	; 0x80
 8000cbe:	029b      	lsls	r3, r3, #10
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d0f0      	beq.n	8000ca6 <HAL_RCC_OscConfig+0xf2>
 8000cc4:	e015      	b.n	8000cf2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc6:	f7ff fc97 	bl	80005f8 <HAL_GetTick>
 8000cca:	0003      	movs	r3, r0
 8000ccc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cce:	e008      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cd0:	f7ff fc92 	bl	80005f8 <HAL_GetTick>
 8000cd4:	0002      	movs	r2, r0
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	2b64      	cmp	r3, #100	; 0x64
 8000cdc:	d901      	bls.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	e2e8      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ce2:	4b82      	ldr	r3, [pc, #520]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	2380      	movs	r3, #128	; 0x80
 8000ce8:	029b      	lsls	r3, r3, #10
 8000cea:	4013      	ands	r3, r2
 8000cec:	d1f0      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x11c>
 8000cee:	e000      	b.n	8000cf2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	d100      	bne.n	8000cfe <HAL_RCC_OscConfig+0x14a>
 8000cfc:	e06c      	b.n	8000dd8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cfe:	4b7b      	ldr	r3, [pc, #492]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	220c      	movs	r2, #12
 8000d04:	4013      	ands	r3, r2
 8000d06:	d00e      	beq.n	8000d26 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d08:	4b78      	ldr	r3, [pc, #480]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	220c      	movs	r2, #12
 8000d0e:	4013      	ands	r3, r2
 8000d10:	2b08      	cmp	r3, #8
 8000d12:	d11f      	bne.n	8000d54 <HAL_RCC_OscConfig+0x1a0>
 8000d14:	4b75      	ldr	r3, [pc, #468]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	23c0      	movs	r3, #192	; 0xc0
 8000d1a:	025b      	lsls	r3, r3, #9
 8000d1c:	401a      	ands	r2, r3
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d116      	bne.n	8000d54 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d26:	4b71      	ldr	r3, [pc, #452]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	d005      	beq.n	8000d3c <HAL_RCC_OscConfig+0x188>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d001      	beq.n	8000d3c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	e2bb      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d3c:	4b6b      	ldr	r3, [pc, #428]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	22f8      	movs	r2, #248	; 0xf8
 8000d42:	4393      	bics	r3, r2
 8000d44:	0019      	movs	r1, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	691b      	ldr	r3, [r3, #16]
 8000d4a:	00da      	lsls	r2, r3, #3
 8000d4c:	4b67      	ldr	r3, [pc, #412]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d52:	e041      	b.n	8000dd8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d024      	beq.n	8000da6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d5c:	4b63      	ldr	r3, [pc, #396]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b62      	ldr	r3, [pc, #392]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d62:	2101      	movs	r1, #1
 8000d64:	430a      	orrs	r2, r1
 8000d66:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d68:	f7ff fc46 	bl	80005f8 <HAL_GetTick>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d70:	e008      	b.n	8000d84 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d72:	f7ff fc41 	bl	80005f8 <HAL_GetTick>
 8000d76:	0002      	movs	r2, r0
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	1ad3      	subs	r3, r2, r3
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d901      	bls.n	8000d84 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000d80:	2303      	movs	r3, #3
 8000d82:	e297      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d84:	4b59      	ldr	r3, [pc, #356]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2202      	movs	r2, #2
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	d0f1      	beq.n	8000d72 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8e:	4b57      	ldr	r3, [pc, #348]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	22f8      	movs	r2, #248	; 0xf8
 8000d94:	4393      	bics	r3, r2
 8000d96:	0019      	movs	r1, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	691b      	ldr	r3, [r3, #16]
 8000d9c:	00da      	lsls	r2, r3, #3
 8000d9e:	4b53      	ldr	r3, [pc, #332]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000da0:	430a      	orrs	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	e018      	b.n	8000dd8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000da6:	4b51      	ldr	r3, [pc, #324]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	4b50      	ldr	r3, [pc, #320]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000dac:	2101      	movs	r1, #1
 8000dae:	438a      	bics	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db2:	f7ff fc21 	bl	80005f8 <HAL_GetTick>
 8000db6:	0003      	movs	r3, r0
 8000db8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dba:	e008      	b.n	8000dce <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dbc:	f7ff fc1c 	bl	80005f8 <HAL_GetTick>
 8000dc0:	0002      	movs	r2, r0
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d901      	bls.n	8000dce <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	e272      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dce:	4b47      	ldr	r3, [pc, #284]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	d1f1      	bne.n	8000dbc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2208      	movs	r2, #8
 8000dde:	4013      	ands	r3, r2
 8000de0:	d036      	beq.n	8000e50 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d019      	beq.n	8000e1e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dea:	4b40      	ldr	r3, [pc, #256]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dee:	4b3f      	ldr	r3, [pc, #252]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000df0:	2101      	movs	r1, #1
 8000df2:	430a      	orrs	r2, r1
 8000df4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df6:	f7ff fbff 	bl	80005f8 <HAL_GetTick>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dfe:	e008      	b.n	8000e12 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e00:	f7ff fbfa 	bl	80005f8 <HAL_GetTick>
 8000e04:	0002      	movs	r2, r0
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d901      	bls.n	8000e12 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	e250      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e12:	4b36      	ldr	r3, [pc, #216]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e16:	2202      	movs	r2, #2
 8000e18:	4013      	ands	r3, r2
 8000e1a:	d0f1      	beq.n	8000e00 <HAL_RCC_OscConfig+0x24c>
 8000e1c:	e018      	b.n	8000e50 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e1e:	4b33      	ldr	r3, [pc, #204]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e22:	4b32      	ldr	r3, [pc, #200]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e24:	2101      	movs	r1, #1
 8000e26:	438a      	bics	r2, r1
 8000e28:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e2a:	f7ff fbe5 	bl	80005f8 <HAL_GetTick>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e32:	e008      	b.n	8000e46 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e34:	f7ff fbe0 	bl	80005f8 <HAL_GetTick>
 8000e38:	0002      	movs	r2, r0
 8000e3a:	69bb      	ldr	r3, [r7, #24]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e236      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e46:	4b29      	ldr	r3, [pc, #164]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	d1f1      	bne.n	8000e34 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2204      	movs	r2, #4
 8000e56:	4013      	ands	r3, r2
 8000e58:	d100      	bne.n	8000e5c <HAL_RCC_OscConfig+0x2a8>
 8000e5a:	e0b5      	b.n	8000fc8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e5c:	201f      	movs	r0, #31
 8000e5e:	183b      	adds	r3, r7, r0
 8000e60:	2200      	movs	r2, #0
 8000e62:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e64:	4b21      	ldr	r3, [pc, #132]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e66:	69da      	ldr	r2, [r3, #28]
 8000e68:	2380      	movs	r3, #128	; 0x80
 8000e6a:	055b      	lsls	r3, r3, #21
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d110      	bne.n	8000e92 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e70:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e72:	69da      	ldr	r2, [r3, #28]
 8000e74:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	0549      	lsls	r1, r1, #21
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	61da      	str	r2, [r3, #28]
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000e80:	69da      	ldr	r2, [r3, #28]
 8000e82:	2380      	movs	r3, #128	; 0x80
 8000e84:	055b      	lsls	r3, r3, #21
 8000e86:	4013      	ands	r3, r2
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e8c:	183b      	adds	r3, r7, r0
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e92:	4b19      	ldr	r3, [pc, #100]	; (8000ef8 <HAL_RCC_OscConfig+0x344>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	d11a      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e9e:	4b16      	ldr	r3, [pc, #88]	; (8000ef8 <HAL_RCC_OscConfig+0x344>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <HAL_RCC_OscConfig+0x344>)
 8000ea4:	2180      	movs	r1, #128	; 0x80
 8000ea6:	0049      	lsls	r1, r1, #1
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eac:	f7ff fba4 	bl	80005f8 <HAL_GetTick>
 8000eb0:	0003      	movs	r3, r0
 8000eb2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eb4:	e008      	b.n	8000ec8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eb6:	f7ff fb9f 	bl	80005f8 <HAL_GetTick>
 8000eba:	0002      	movs	r2, r0
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2b64      	cmp	r3, #100	; 0x64
 8000ec2:	d901      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	e1f5      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_RCC_OscConfig+0x344>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	2380      	movs	r3, #128	; 0x80
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	d0f0      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d10f      	bne.n	8000efc <HAL_RCC_OscConfig+0x348>
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000ede:	6a1a      	ldr	r2, [r3, #32]
 8000ee0:	4b02      	ldr	r3, [pc, #8]	; (8000eec <HAL_RCC_OscConfig+0x338>)
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	621a      	str	r2, [r3, #32]
 8000ee8:	e036      	b.n	8000f58 <HAL_RCC_OscConfig+0x3a4>
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	fffeffff 	.word	0xfffeffff
 8000ef4:	fffbffff 	.word	0xfffbffff
 8000ef8:	40007000 	.word	0x40007000
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d10c      	bne.n	8000f1e <HAL_RCC_OscConfig+0x36a>
 8000f04:	4bca      	ldr	r3, [pc, #808]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f06:	6a1a      	ldr	r2, [r3, #32]
 8000f08:	4bc9      	ldr	r3, [pc, #804]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	438a      	bics	r2, r1
 8000f0e:	621a      	str	r2, [r3, #32]
 8000f10:	4bc7      	ldr	r3, [pc, #796]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f12:	6a1a      	ldr	r2, [r3, #32]
 8000f14:	4bc6      	ldr	r3, [pc, #792]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f16:	2104      	movs	r1, #4
 8000f18:	438a      	bics	r2, r1
 8000f1a:	621a      	str	r2, [r3, #32]
 8000f1c:	e01c      	b.n	8000f58 <HAL_RCC_OscConfig+0x3a4>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	2b05      	cmp	r3, #5
 8000f24:	d10c      	bne.n	8000f40 <HAL_RCC_OscConfig+0x38c>
 8000f26:	4bc2      	ldr	r3, [pc, #776]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f28:	6a1a      	ldr	r2, [r3, #32]
 8000f2a:	4bc1      	ldr	r3, [pc, #772]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f2c:	2104      	movs	r1, #4
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	621a      	str	r2, [r3, #32]
 8000f32:	4bbf      	ldr	r3, [pc, #764]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f34:	6a1a      	ldr	r2, [r3, #32]
 8000f36:	4bbe      	ldr	r3, [pc, #760]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f38:	2101      	movs	r1, #1
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	621a      	str	r2, [r3, #32]
 8000f3e:	e00b      	b.n	8000f58 <HAL_RCC_OscConfig+0x3a4>
 8000f40:	4bbb      	ldr	r3, [pc, #748]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	4bba      	ldr	r3, [pc, #744]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f46:	2101      	movs	r1, #1
 8000f48:	438a      	bics	r2, r1
 8000f4a:	621a      	str	r2, [r3, #32]
 8000f4c:	4bb8      	ldr	r3, [pc, #736]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f4e:	6a1a      	ldr	r2, [r3, #32]
 8000f50:	4bb7      	ldr	r3, [pc, #732]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f52:	2104      	movs	r1, #4
 8000f54:	438a      	bics	r2, r1
 8000f56:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d014      	beq.n	8000f8a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f60:	f7ff fb4a 	bl	80005f8 <HAL_GetTick>
 8000f64:	0003      	movs	r3, r0
 8000f66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f68:	e009      	b.n	8000f7e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f6a:	f7ff fb45 	bl	80005f8 <HAL_GetTick>
 8000f6e:	0002      	movs	r2, r0
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	4aaf      	ldr	r2, [pc, #700]	; (8001234 <HAL_RCC_OscConfig+0x680>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e19a      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f7e:	4bac      	ldr	r3, [pc, #688]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000f80:	6a1b      	ldr	r3, [r3, #32]
 8000f82:	2202      	movs	r2, #2
 8000f84:	4013      	ands	r3, r2
 8000f86:	d0f0      	beq.n	8000f6a <HAL_RCC_OscConfig+0x3b6>
 8000f88:	e013      	b.n	8000fb2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8a:	f7ff fb35 	bl	80005f8 <HAL_GetTick>
 8000f8e:	0003      	movs	r3, r0
 8000f90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f92:	e009      	b.n	8000fa8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f94:	f7ff fb30 	bl	80005f8 <HAL_GetTick>
 8000f98:	0002      	movs	r2, r0
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	4aa5      	ldr	r2, [pc, #660]	; (8001234 <HAL_RCC_OscConfig+0x680>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e185      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fa8:	4ba1      	ldr	r3, [pc, #644]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	2202      	movs	r2, #2
 8000fae:	4013      	ands	r3, r2
 8000fb0:	d1f0      	bne.n	8000f94 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000fb2:	231f      	movs	r3, #31
 8000fb4:	18fb      	adds	r3, r7, r3
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d105      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fbc:	4b9c      	ldr	r3, [pc, #624]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000fbe:	69da      	ldr	r2, [r3, #28]
 8000fc0:	4b9b      	ldr	r3, [pc, #620]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000fc2:	499d      	ldr	r1, [pc, #628]	; (8001238 <HAL_RCC_OscConfig+0x684>)
 8000fc4:	400a      	ands	r2, r1
 8000fc6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2210      	movs	r2, #16
 8000fce:	4013      	ands	r3, r2
 8000fd0:	d063      	beq.n	800109a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	695b      	ldr	r3, [r3, #20]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d12a      	bne.n	8001030 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fda:	4b95      	ldr	r3, [pc, #596]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000fdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fde:	4b94      	ldr	r3, [pc, #592]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000fe6:	4b92      	ldr	r3, [pc, #584]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000fe8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fea:	4b91      	ldr	r3, [pc, #580]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8000fec:	2101      	movs	r1, #1
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff2:	f7ff fb01 	bl	80005f8 <HAL_GetTick>
 8000ff6:	0003      	movs	r3, r0
 8000ff8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ffc:	f7ff fafc 	bl	80005f8 <HAL_GetTick>
 8001000:	0002      	movs	r2, r0
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e152      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800100e:	4b88      	ldr	r3, [pc, #544]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001012:	2202      	movs	r2, #2
 8001014:	4013      	ands	r3, r2
 8001016:	d0f1      	beq.n	8000ffc <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001018:	4b85      	ldr	r3, [pc, #532]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800101a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800101c:	22f8      	movs	r2, #248	; 0xf8
 800101e:	4393      	bics	r3, r2
 8001020:	0019      	movs	r1, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	00da      	lsls	r2, r3, #3
 8001028:	4b81      	ldr	r3, [pc, #516]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800102a:	430a      	orrs	r2, r1
 800102c:	635a      	str	r2, [r3, #52]	; 0x34
 800102e:	e034      	b.n	800109a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	3305      	adds	r3, #5
 8001036:	d111      	bne.n	800105c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001038:	4b7d      	ldr	r3, [pc, #500]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800103a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800103c:	4b7c      	ldr	r3, [pc, #496]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800103e:	2104      	movs	r1, #4
 8001040:	438a      	bics	r2, r1
 8001042:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001044:	4b7a      	ldr	r3, [pc, #488]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001048:	22f8      	movs	r2, #248	; 0xf8
 800104a:	4393      	bics	r3, r2
 800104c:	0019      	movs	r1, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	00da      	lsls	r2, r3, #3
 8001054:	4b76      	ldr	r3, [pc, #472]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001056:	430a      	orrs	r2, r1
 8001058:	635a      	str	r2, [r3, #52]	; 0x34
 800105a:	e01e      	b.n	800109a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800105c:	4b74      	ldr	r3, [pc, #464]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800105e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001060:	4b73      	ldr	r3, [pc, #460]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001062:	2104      	movs	r1, #4
 8001064:	430a      	orrs	r2, r1
 8001066:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001068:	4b71      	ldr	r3, [pc, #452]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800106a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800106c:	4b70      	ldr	r3, [pc, #448]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800106e:	2101      	movs	r1, #1
 8001070:	438a      	bics	r2, r1
 8001072:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001074:	f7ff fac0 	bl	80005f8 <HAL_GetTick>
 8001078:	0003      	movs	r3, r0
 800107a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800107e:	f7ff fabb 	bl	80005f8 <HAL_GetTick>
 8001082:	0002      	movs	r2, r0
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e111      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001090:	4b67      	ldr	r3, [pc, #412]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001094:	2202      	movs	r2, #2
 8001096:	4013      	ands	r3, r2
 8001098:	d1f1      	bne.n	800107e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2220      	movs	r2, #32
 80010a0:	4013      	ands	r3, r2
 80010a2:	d05c      	beq.n	800115e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010a4:	4b62      	ldr	r3, [pc, #392]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	220c      	movs	r2, #12
 80010aa:	4013      	ands	r3, r2
 80010ac:	2b0c      	cmp	r3, #12
 80010ae:	d00e      	beq.n	80010ce <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010b0:	4b5f      	ldr	r3, [pc, #380]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	220c      	movs	r2, #12
 80010b6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010b8:	2b08      	cmp	r3, #8
 80010ba:	d114      	bne.n	80010e6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010bc:	4b5c      	ldr	r3, [pc, #368]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	23c0      	movs	r3, #192	; 0xc0
 80010c2:	025b      	lsls	r3, r3, #9
 80010c4:	401a      	ands	r2, r3
 80010c6:	23c0      	movs	r3, #192	; 0xc0
 80010c8:	025b      	lsls	r3, r3, #9
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d10b      	bne.n	80010e6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80010ce:	4b58      	ldr	r3, [pc, #352]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80010d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010d2:	2380      	movs	r3, #128	; 0x80
 80010d4:	025b      	lsls	r3, r3, #9
 80010d6:	4013      	ands	r3, r2
 80010d8:	d040      	beq.n	800115c <HAL_RCC_OscConfig+0x5a8>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d03c      	beq.n	800115c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e0e6      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d01b      	beq.n	8001126 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80010ee:	4b50      	ldr	r3, [pc, #320]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80010f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010f2:	4b4f      	ldr	r3, [pc, #316]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80010f4:	2180      	movs	r1, #128	; 0x80
 80010f6:	0249      	lsls	r1, r1, #9
 80010f8:	430a      	orrs	r2, r1
 80010fa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fc:	f7ff fa7c 	bl	80005f8 <HAL_GetTick>
 8001100:	0003      	movs	r3, r0
 8001102:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001104:	e008      	b.n	8001118 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001106:	f7ff fa77 	bl	80005f8 <HAL_GetTick>
 800110a:	0002      	movs	r2, r0
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e0cd      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001118:	4b45      	ldr	r3, [pc, #276]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800111a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	025b      	lsls	r3, r3, #9
 8001120:	4013      	ands	r3, r2
 8001122:	d0f0      	beq.n	8001106 <HAL_RCC_OscConfig+0x552>
 8001124:	e01b      	b.n	800115e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001126:	4b42      	ldr	r3, [pc, #264]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001128:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800112a:	4b41      	ldr	r3, [pc, #260]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800112c:	4943      	ldr	r1, [pc, #268]	; (800123c <HAL_RCC_OscConfig+0x688>)
 800112e:	400a      	ands	r2, r1
 8001130:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001132:	f7ff fa61 	bl	80005f8 <HAL_GetTick>
 8001136:	0003      	movs	r3, r0
 8001138:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800113c:	f7ff fa5c 	bl	80005f8 <HAL_GetTick>
 8001140:	0002      	movs	r2, r0
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e0b2      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800114e:	4b38      	ldr	r3, [pc, #224]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	025b      	lsls	r3, r3, #9
 8001156:	4013      	ands	r3, r2
 8001158:	d1f0      	bne.n	800113c <HAL_RCC_OscConfig+0x588>
 800115a:	e000      	b.n	800115e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800115c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001162:	2b00      	cmp	r3, #0
 8001164:	d100      	bne.n	8001168 <HAL_RCC_OscConfig+0x5b4>
 8001166:	e0a4      	b.n	80012b2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001168:	4b31      	ldr	r3, [pc, #196]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	220c      	movs	r2, #12
 800116e:	4013      	ands	r3, r2
 8001170:	2b08      	cmp	r3, #8
 8001172:	d100      	bne.n	8001176 <HAL_RCC_OscConfig+0x5c2>
 8001174:	e078      	b.n	8001268 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	2b02      	cmp	r3, #2
 800117c:	d14c      	bne.n	8001218 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800117e:	4b2c      	ldr	r3, [pc, #176]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 8001184:	492e      	ldr	r1, [pc, #184]	; (8001240 <HAL_RCC_OscConfig+0x68c>)
 8001186:	400a      	ands	r2, r1
 8001188:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118a:	f7ff fa35 	bl	80005f8 <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001194:	f7ff fa30 	bl	80005f8 <HAL_GetTick>
 8001198:	0002      	movs	r2, r0
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e086      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011a6:	4b22      	ldr	r3, [pc, #136]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	2380      	movs	r3, #128	; 0x80
 80011ac:	049b      	lsls	r3, r3, #18
 80011ae:	4013      	ands	r3, r2
 80011b0:	d1f0      	bne.n	8001194 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011b2:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b6:	220f      	movs	r2, #15
 80011b8:	4393      	bics	r3, r2
 80011ba:	0019      	movs	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011c2:	430a      	orrs	r2, r1
 80011c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80011c6:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	4a1e      	ldr	r2, [pc, #120]	; (8001244 <HAL_RCC_OscConfig+0x690>)
 80011cc:	4013      	ands	r3, r2
 80011ce:	0019      	movs	r1, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d8:	431a      	orrs	r2, r3
 80011da:	4b15      	ldr	r3, [pc, #84]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011dc:	430a      	orrs	r2, r1
 80011de:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011e0:	4b13      	ldr	r3, [pc, #76]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b12      	ldr	r3, [pc, #72]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 80011e6:	2180      	movs	r1, #128	; 0x80
 80011e8:	0449      	lsls	r1, r1, #17
 80011ea:	430a      	orrs	r2, r1
 80011ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ee:	f7ff fa03 	bl	80005f8 <HAL_GetTick>
 80011f2:	0003      	movs	r3, r0
 80011f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f8:	f7ff f9fe 	bl	80005f8 <HAL_GetTick>
 80011fc:	0002      	movs	r2, r0
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e054      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	2380      	movs	r3, #128	; 0x80
 8001210:	049b      	lsls	r3, r3, #18
 8001212:	4013      	ands	r3, r2
 8001214:	d0f0      	beq.n	80011f8 <HAL_RCC_OscConfig+0x644>
 8001216:	e04c      	b.n	80012b2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4b04      	ldr	r3, [pc, #16]	; (8001230 <HAL_RCC_OscConfig+0x67c>)
 800121e:	4908      	ldr	r1, [pc, #32]	; (8001240 <HAL_RCC_OscConfig+0x68c>)
 8001220:	400a      	ands	r2, r1
 8001222:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001224:	f7ff f9e8 	bl	80005f8 <HAL_GetTick>
 8001228:	0003      	movs	r3, r0
 800122a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800122c:	e015      	b.n	800125a <HAL_RCC_OscConfig+0x6a6>
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	40021000 	.word	0x40021000
 8001234:	00001388 	.word	0x00001388
 8001238:	efffffff 	.word	0xefffffff
 800123c:	fffeffff 	.word	0xfffeffff
 8001240:	feffffff 	.word	0xfeffffff
 8001244:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001248:	f7ff f9d6 	bl	80005f8 <HAL_GetTick>
 800124c:	0002      	movs	r2, r0
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e02c      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125a:	4b18      	ldr	r3, [pc, #96]	; (80012bc <HAL_RCC_OscConfig+0x708>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	2380      	movs	r3, #128	; 0x80
 8001260:	049b      	lsls	r3, r3, #18
 8001262:	4013      	ands	r3, r2
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x694>
 8001266:	e024      	b.n	80012b2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	2b01      	cmp	r3, #1
 800126e:	d101      	bne.n	8001274 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e01f      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001274:	4b11      	ldr	r3, [pc, #68]	; (80012bc <HAL_RCC_OscConfig+0x708>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800127a:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_RCC_OscConfig+0x708>)
 800127c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800127e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	23c0      	movs	r3, #192	; 0xc0
 8001284:	025b      	lsls	r3, r3, #9
 8001286:	401a      	ands	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800128c:	429a      	cmp	r2, r3
 800128e:	d10e      	bne.n	80012ae <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	220f      	movs	r2, #15
 8001294:	401a      	ands	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800129a:	429a      	cmp	r2, r3
 800129c:	d107      	bne.n	80012ae <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	23f0      	movs	r3, #240	; 0xf0
 80012a2:	039b      	lsls	r3, r3, #14
 80012a4:	401a      	ands	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d001      	beq.n	80012b2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	0018      	movs	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b008      	add	sp, #32
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40021000 	.word	0x40021000

080012c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d101      	bne.n	80012d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e0bf      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012d4:	4b61      	ldr	r3, [pc, #388]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2201      	movs	r2, #1
 80012da:	4013      	ands	r3, r2
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d911      	bls.n	8001306 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e2:	4b5e      	ldr	r3, [pc, #376]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2201      	movs	r2, #1
 80012e8:	4393      	bics	r3, r2
 80012ea:	0019      	movs	r1, r3
 80012ec:	4b5b      	ldr	r3, [pc, #364]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	430a      	orrs	r2, r1
 80012f2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f4:	4b59      	ldr	r3, [pc, #356]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2201      	movs	r2, #1
 80012fa:	4013      	ands	r3, r2
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d001      	beq.n	8001306 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e0a6      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2202      	movs	r2, #2
 800130c:	4013      	ands	r3, r2
 800130e:	d015      	beq.n	800133c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2204      	movs	r2, #4
 8001316:	4013      	ands	r3, r2
 8001318:	d006      	beq.n	8001328 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800131a:	4b51      	ldr	r3, [pc, #324]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	4b50      	ldr	r3, [pc, #320]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001320:	21e0      	movs	r1, #224	; 0xe0
 8001322:	00c9      	lsls	r1, r1, #3
 8001324:	430a      	orrs	r2, r1
 8001326:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001328:	4b4d      	ldr	r3, [pc, #308]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	22f0      	movs	r2, #240	; 0xf0
 800132e:	4393      	bics	r3, r2
 8001330:	0019      	movs	r1, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	4b4a      	ldr	r3, [pc, #296]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001338:	430a      	orrs	r2, r1
 800133a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2201      	movs	r2, #1
 8001342:	4013      	ands	r3, r2
 8001344:	d04c      	beq.n	80013e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d107      	bne.n	800135e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b44      	ldr	r3, [pc, #272]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	2380      	movs	r3, #128	; 0x80
 8001354:	029b      	lsls	r3, r3, #10
 8001356:	4013      	ands	r3, r2
 8001358:	d120      	bne.n	800139c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e07a      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d107      	bne.n	8001376 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001366:	4b3e      	ldr	r3, [pc, #248]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	2380      	movs	r3, #128	; 0x80
 800136c:	049b      	lsls	r3, r3, #18
 800136e:	4013      	ands	r3, r2
 8001370:	d114      	bne.n	800139c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e06e      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b03      	cmp	r3, #3
 800137c:	d107      	bne.n	800138e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800137e:	4b38      	ldr	r3, [pc, #224]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001382:	2380      	movs	r3, #128	; 0x80
 8001384:	025b      	lsls	r3, r3, #9
 8001386:	4013      	ands	r3, r2
 8001388:	d108      	bne.n	800139c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e062      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800138e:	4b34      	ldr	r3, [pc, #208]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2202      	movs	r2, #2
 8001394:	4013      	ands	r3, r2
 8001396:	d101      	bne.n	800139c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e05b      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800139c:	4b30      	ldr	r3, [pc, #192]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2203      	movs	r2, #3
 80013a2:	4393      	bics	r3, r2
 80013a4:	0019      	movs	r1, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	4b2d      	ldr	r3, [pc, #180]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 80013ac:	430a      	orrs	r2, r1
 80013ae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013b0:	f7ff f922 	bl	80005f8 <HAL_GetTick>
 80013b4:	0003      	movs	r3, r0
 80013b6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b8:	e009      	b.n	80013ce <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ba:	f7ff f91d 	bl	80005f8 <HAL_GetTick>
 80013be:	0002      	movs	r2, r0
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	4a27      	ldr	r2, [pc, #156]	; (8001464 <HAL_RCC_ClockConfig+0x1a4>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e042      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ce:	4b24      	ldr	r3, [pc, #144]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	220c      	movs	r2, #12
 80013d4:	401a      	ands	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	429a      	cmp	r2, r3
 80013de:	d1ec      	bne.n	80013ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013e0:	4b1e      	ldr	r3, [pc, #120]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2201      	movs	r2, #1
 80013e6:	4013      	ands	r3, r2
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d211      	bcs.n	8001412 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ee:	4b1b      	ldr	r3, [pc, #108]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2201      	movs	r2, #1
 80013f4:	4393      	bics	r3, r2
 80013f6:	0019      	movs	r1, r3
 80013f8:	4b18      	ldr	r3, [pc, #96]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	430a      	orrs	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001400:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_RCC_ClockConfig+0x19c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2201      	movs	r2, #1
 8001406:	4013      	ands	r3, r2
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	429a      	cmp	r2, r3
 800140c:	d001      	beq.n	8001412 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e020      	b.n	8001454 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2204      	movs	r2, #4
 8001418:	4013      	ands	r3, r2
 800141a:	d009      	beq.n	8001430 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800141c:	4b10      	ldr	r3, [pc, #64]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	4a11      	ldr	r2, [pc, #68]	; (8001468 <HAL_RCC_ClockConfig+0x1a8>)
 8001422:	4013      	ands	r3, r2
 8001424:	0019      	movs	r1, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68da      	ldr	r2, [r3, #12]
 800142a:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 800142c:	430a      	orrs	r2, r1
 800142e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001430:	f000 f820 	bl	8001474 <HAL_RCC_GetSysClockFreq>
 8001434:	0001      	movs	r1, r0
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <HAL_RCC_ClockConfig+0x1a0>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	091b      	lsrs	r3, r3, #4
 800143c:	220f      	movs	r2, #15
 800143e:	4013      	ands	r3, r2
 8001440:	4a0a      	ldr	r2, [pc, #40]	; (800146c <HAL_RCC_ClockConfig+0x1ac>)
 8001442:	5cd3      	ldrb	r3, [r2, r3]
 8001444:	000a      	movs	r2, r1
 8001446:	40da      	lsrs	r2, r3
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <HAL_RCC_ClockConfig+0x1b0>)
 800144a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800144c:	2003      	movs	r0, #3
 800144e:	f7ff f88d 	bl	800056c <HAL_InitTick>
  
  return HAL_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	0018      	movs	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	b004      	add	sp, #16
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40022000 	.word	0x40022000
 8001460:	40021000 	.word	0x40021000
 8001464:	00001388 	.word	0x00001388
 8001468:	fffff8ff 	.word	0xfffff8ff
 800146c:	080026b8 	.word	0x080026b8
 8001470:	20000000 	.word	0x20000000

08001474 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b08f      	sub	sp, #60	; 0x3c
 8001478:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800147a:	2314      	movs	r3, #20
 800147c:	18fb      	adds	r3, r7, r3
 800147e:	4a38      	ldr	r2, [pc, #224]	; (8001560 <HAL_RCC_GetSysClockFreq+0xec>)
 8001480:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001482:	c313      	stmia	r3!, {r0, r1, r4}
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	4a36      	ldr	r2, [pc, #216]	; (8001564 <HAL_RCC_GetSysClockFreq+0xf0>)
 800148c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800148e:	c313      	stmia	r3!, {r0, r1, r4}
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001494:	2300      	movs	r3, #0
 8001496:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001498:	2300      	movs	r3, #0
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28
 800149c:	2300      	movs	r3, #0
 800149e:	637b      	str	r3, [r7, #52]	; 0x34
 80014a0:	2300      	movs	r3, #0
 80014a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80014a4:	2300      	movs	r3, #0
 80014a6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80014a8:	4b2f      	ldr	r3, [pc, #188]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014b0:	220c      	movs	r2, #12
 80014b2:	4013      	ands	r3, r2
 80014b4:	2b0c      	cmp	r3, #12
 80014b6:	d047      	beq.n	8001548 <HAL_RCC_GetSysClockFreq+0xd4>
 80014b8:	d849      	bhi.n	800154e <HAL_RCC_GetSysClockFreq+0xda>
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d002      	beq.n	80014c4 <HAL_RCC_GetSysClockFreq+0x50>
 80014be:	2b08      	cmp	r3, #8
 80014c0:	d003      	beq.n	80014ca <HAL_RCC_GetSysClockFreq+0x56>
 80014c2:	e044      	b.n	800154e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014c4:	4b29      	ldr	r3, [pc, #164]	; (800156c <HAL_RCC_GetSysClockFreq+0xf8>)
 80014c6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014c8:	e044      	b.n	8001554 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80014ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014cc:	0c9b      	lsrs	r3, r3, #18
 80014ce:	220f      	movs	r2, #15
 80014d0:	4013      	ands	r3, r2
 80014d2:	2214      	movs	r2, #20
 80014d4:	18ba      	adds	r2, r7, r2
 80014d6:	5cd3      	ldrb	r3, [r2, r3]
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014de:	220f      	movs	r2, #15
 80014e0:	4013      	ands	r3, r2
 80014e2:	1d3a      	adds	r2, r7, #4
 80014e4:	5cd3      	ldrb	r3, [r2, r3]
 80014e6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80014e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014ea:	23c0      	movs	r3, #192	; 0xc0
 80014ec:	025b      	lsls	r3, r3, #9
 80014ee:	401a      	ands	r2, r3
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	025b      	lsls	r3, r3, #9
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d109      	bne.n	800150c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014fa:	481c      	ldr	r0, [pc, #112]	; (800156c <HAL_RCC_GetSysClockFreq+0xf8>)
 80014fc:	f7fe fe04 	bl	8000108 <__udivsi3>
 8001500:	0003      	movs	r3, r0
 8001502:	001a      	movs	r2, r3
 8001504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001506:	4353      	muls	r3, r2
 8001508:	637b      	str	r3, [r7, #52]	; 0x34
 800150a:	e01a      	b.n	8001542 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800150c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800150e:	23c0      	movs	r3, #192	; 0xc0
 8001510:	025b      	lsls	r3, r3, #9
 8001512:	401a      	ands	r2, r3
 8001514:	23c0      	movs	r3, #192	; 0xc0
 8001516:	025b      	lsls	r3, r3, #9
 8001518:	429a      	cmp	r2, r3
 800151a:	d109      	bne.n	8001530 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800151c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800151e:	4814      	ldr	r0, [pc, #80]	; (8001570 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001520:	f7fe fdf2 	bl	8000108 <__udivsi3>
 8001524:	0003      	movs	r3, r0
 8001526:	001a      	movs	r2, r3
 8001528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152a:	4353      	muls	r3, r2
 800152c:	637b      	str	r3, [r7, #52]	; 0x34
 800152e:	e008      	b.n	8001542 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001530:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001532:	480e      	ldr	r0, [pc, #56]	; (800156c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001534:	f7fe fde8 	bl	8000108 <__udivsi3>
 8001538:	0003      	movs	r3, r0
 800153a:	001a      	movs	r2, r3
 800153c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153e:	4353      	muls	r3, r2
 8001540:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001544:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001546:	e005      	b.n	8001554 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001548:	4b09      	ldr	r3, [pc, #36]	; (8001570 <HAL_RCC_GetSysClockFreq+0xfc>)
 800154a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800154c:	e002      	b.n	8001554 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800154e:	4b07      	ldr	r3, [pc, #28]	; (800156c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001550:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001552:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001556:	0018      	movs	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	b00f      	add	sp, #60	; 0x3c
 800155c:	bd90      	pop	{r4, r7, pc}
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	08002698 	.word	0x08002698
 8001564:	080026a8 	.word	0x080026a8
 8001568:	40021000 	.word	0x40021000
 800156c:	007a1200 	.word	0x007a1200
 8001570:	02dc6c00 	.word	0x02dc6c00

08001574 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001578:	4b02      	ldr	r3, [pc, #8]	; (8001584 <HAL_RCC_GetHCLKFreq+0x10>)
 800157a:	681b      	ldr	r3, [r3, #0]
}
 800157c:	0018      	movs	r0, r3
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	20000000 	.word	0x20000000

08001588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800158c:	f7ff fff2 	bl	8001574 <HAL_RCC_GetHCLKFreq>
 8001590:	0001      	movs	r1, r0
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	0a1b      	lsrs	r3, r3, #8
 8001598:	2207      	movs	r2, #7
 800159a:	4013      	ands	r3, r2
 800159c:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800159e:	5cd3      	ldrb	r3, [r2, r3]
 80015a0:	40d9      	lsrs	r1, r3
 80015a2:	000b      	movs	r3, r1
}    
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	40021000 	.word	0x40021000
 80015b0:	080026c8 	.word	0x080026c8

080015b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	025b      	lsls	r3, r3, #9
 80015cc:	4013      	ands	r3, r2
 80015ce:	d100      	bne.n	80015d2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80015d0:	e08e      	b.n	80016f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80015d2:	2017      	movs	r0, #23
 80015d4:	183b      	adds	r3, r7, r0
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015da:	4b6e      	ldr	r3, [pc, #440]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80015dc:	69da      	ldr	r2, [r3, #28]
 80015de:	2380      	movs	r3, #128	; 0x80
 80015e0:	055b      	lsls	r3, r3, #21
 80015e2:	4013      	ands	r3, r2
 80015e4:	d110      	bne.n	8001608 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	4b6b      	ldr	r3, [pc, #428]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80015e8:	69da      	ldr	r2, [r3, #28]
 80015ea:	4b6a      	ldr	r3, [pc, #424]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80015ec:	2180      	movs	r1, #128	; 0x80
 80015ee:	0549      	lsls	r1, r1, #21
 80015f0:	430a      	orrs	r2, r1
 80015f2:	61da      	str	r2, [r3, #28]
 80015f4:	4b67      	ldr	r3, [pc, #412]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80015f6:	69da      	ldr	r2, [r3, #28]
 80015f8:	2380      	movs	r3, #128	; 0x80
 80015fa:	055b      	lsls	r3, r3, #21
 80015fc:	4013      	ands	r3, r2
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001602:	183b      	adds	r3, r7, r0
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001608:	4b63      	ldr	r3, [pc, #396]	; (8001798 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	2380      	movs	r3, #128	; 0x80
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	4013      	ands	r3, r2
 8001612:	d11a      	bne.n	800164a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001614:	4b60      	ldr	r3, [pc, #384]	; (8001798 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	4b5f      	ldr	r3, [pc, #380]	; (8001798 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800161a:	2180      	movs	r1, #128	; 0x80
 800161c:	0049      	lsls	r1, r1, #1
 800161e:	430a      	orrs	r2, r1
 8001620:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001622:	f7fe ffe9 	bl	80005f8 <HAL_GetTick>
 8001626:	0003      	movs	r3, r0
 8001628:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162a:	e008      	b.n	800163e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800162c:	f7fe ffe4 	bl	80005f8 <HAL_GetTick>
 8001630:	0002      	movs	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b64      	cmp	r3, #100	; 0x64
 8001638:	d901      	bls.n	800163e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e0a6      	b.n	800178c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800163e:	4b56      	ldr	r3, [pc, #344]	; (8001798 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	2380      	movs	r3, #128	; 0x80
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	4013      	ands	r3, r2
 8001648:	d0f0      	beq.n	800162c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800164a:	4b52      	ldr	r3, [pc, #328]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800164c:	6a1a      	ldr	r2, [r3, #32]
 800164e:	23c0      	movs	r3, #192	; 0xc0
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4013      	ands	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d034      	beq.n	80016c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	23c0      	movs	r3, #192	; 0xc0
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4013      	ands	r3, r2
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	429a      	cmp	r2, r3
 800166a:	d02c      	beq.n	80016c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800166c:	4b49      	ldr	r3, [pc, #292]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	4a4a      	ldr	r2, [pc, #296]	; (800179c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001672:	4013      	ands	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001676:	4b47      	ldr	r3, [pc, #284]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001678:	6a1a      	ldr	r2, [r3, #32]
 800167a:	4b46      	ldr	r3, [pc, #280]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800167c:	2180      	movs	r1, #128	; 0x80
 800167e:	0249      	lsls	r1, r1, #9
 8001680:	430a      	orrs	r2, r1
 8001682:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001684:	4b43      	ldr	r3, [pc, #268]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001686:	6a1a      	ldr	r2, [r3, #32]
 8001688:	4b42      	ldr	r3, [pc, #264]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800168a:	4945      	ldr	r1, [pc, #276]	; (80017a0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800168c:	400a      	ands	r2, r1
 800168e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001690:	4b40      	ldr	r3, [pc, #256]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2201      	movs	r2, #1
 800169a:	4013      	ands	r3, r2
 800169c:	d013      	beq.n	80016c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7fe ffab 	bl	80005f8 <HAL_GetTick>
 80016a2:	0003      	movs	r3, r0
 80016a4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a6:	e009      	b.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016a8:	f7fe ffa6 	bl	80005f8 <HAL_GetTick>
 80016ac:	0002      	movs	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	4a3c      	ldr	r2, [pc, #240]	; (80017a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d901      	bls.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	e067      	b.n	800178c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016bc:	4b35      	ldr	r3, [pc, #212]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016be:	6a1b      	ldr	r3, [r3, #32]
 80016c0:	2202      	movs	r2, #2
 80016c2:	4013      	ands	r3, r2
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016c6:	4b33      	ldr	r3, [pc, #204]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016c8:	6a1b      	ldr	r3, [r3, #32]
 80016ca:	4a34      	ldr	r2, [pc, #208]	; (800179c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80016cc:	4013      	ands	r3, r2
 80016ce:	0019      	movs	r1, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	4b2f      	ldr	r3, [pc, #188]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016d6:	430a      	orrs	r2, r1
 80016d8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016da:	2317      	movs	r3, #23
 80016dc:	18fb      	adds	r3, r7, r3
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d105      	bne.n	80016f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e4:	4b2b      	ldr	r3, [pc, #172]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016e6:	69da      	ldr	r2, [r3, #28]
 80016e8:	4b2a      	ldr	r3, [pc, #168]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016ea:	492f      	ldr	r1, [pc, #188]	; (80017a8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80016ec:	400a      	ands	r2, r1
 80016ee:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2201      	movs	r2, #1
 80016f6:	4013      	ands	r3, r2
 80016f8:	d009      	beq.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80016fa:	4b26      	ldr	r3, [pc, #152]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	2203      	movs	r2, #3
 8001700:	4393      	bics	r3, r2
 8001702:	0019      	movs	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	4b22      	ldr	r3, [pc, #136]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800170a:	430a      	orrs	r2, r1
 800170c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2202      	movs	r2, #2
 8001714:	4013      	ands	r3, r2
 8001716:	d009      	beq.n	800172c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001718:	4b1e      	ldr	r3, [pc, #120]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171c:	4a23      	ldr	r2, [pc, #140]	; (80017ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800171e:	4013      	ands	r3, r2
 8001720:	0019      	movs	r1, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001728:	430a      	orrs	r2, r1
 800172a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2220      	movs	r2, #32
 8001732:	4013      	ands	r3, r2
 8001734:	d009      	beq.n	800174a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	2210      	movs	r2, #16
 800173c:	4393      	bics	r3, r2
 800173e:	0019      	movs	r1, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691a      	ldr	r2, [r3, #16]
 8001744:	4b13      	ldr	r3, [pc, #76]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001746:	430a      	orrs	r2, r1
 8001748:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	2380      	movs	r3, #128	; 0x80
 8001750:	029b      	lsls	r3, r3, #10
 8001752:	4013      	ands	r3, r2
 8001754:	d009      	beq.n	800176a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	2280      	movs	r2, #128	; 0x80
 800175c:	4393      	bics	r3, r2
 800175e:	0019      	movs	r1, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	699a      	ldr	r2, [r3, #24]
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001766:	430a      	orrs	r2, r1
 8001768:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	2380      	movs	r3, #128	; 0x80
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	4013      	ands	r3, r2
 8001774:	d009      	beq.n	800178a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001776:	4b07      	ldr	r3, [pc, #28]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	2240      	movs	r2, #64	; 0x40
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	695a      	ldr	r2, [r3, #20]
 8001784:	4b03      	ldr	r3, [pc, #12]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001786:	430a      	orrs	r2, r1
 8001788:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800178a:	2300      	movs	r3, #0
}
 800178c:	0018      	movs	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	b006      	add	sp, #24
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40021000 	.word	0x40021000
 8001798:	40007000 	.word	0x40007000
 800179c:	fffffcff 	.word	0xfffffcff
 80017a0:	fffeffff 	.word	0xfffeffff
 80017a4:	00001388 	.word	0x00001388
 80017a8:	efffffff 	.word	0xefffffff
 80017ac:	fffcffff 	.word	0xfffcffff

080017b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e044      	b.n	800184c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d107      	bne.n	80017da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2274      	movs	r2, #116	; 0x74
 80017ce:	2100      	movs	r1, #0
 80017d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	0018      	movs	r0, r3
 80017d6:	f7fe fe0d 	bl	80003f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2224      	movs	r2, #36	; 0x24
 80017de:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2101      	movs	r1, #1
 80017ec:	438a      	bics	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	0018      	movs	r0, r3
 80017f4:	f000 fb24 	bl	8001e40 <UART_SetConfig>
 80017f8:	0003      	movs	r3, r0
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d101      	bne.n	8001802 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e024      	b.n	800184c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	2b00      	cmp	r3, #0
 8001808:	d003      	beq.n	8001812 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	0018      	movs	r0, r3
 800180e:	f000 fc9f 	bl	8002150 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	490d      	ldr	r1, [pc, #52]	; (8001854 <HAL_UART_Init+0xa4>)
 800181e:	400a      	ands	r2, r1
 8001820:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	212a      	movs	r1, #42	; 0x2a
 800182e:	438a      	bics	r2, r1
 8001830:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2101      	movs	r1, #1
 800183e:	430a      	orrs	r2, r1
 8001840:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	0018      	movs	r0, r3
 8001846:	f000 fd37 	bl	80022b8 <UART_CheckIdleState>
 800184a:	0003      	movs	r3, r0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b002      	add	sp, #8
 8001852:	bd80      	pop	{r7, pc}
 8001854:	ffffb7ff 	.word	0xffffb7ff

08001858 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b0ab      	sub	sp, #172	; 0xac
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	22a4      	movs	r2, #164	; 0xa4
 8001868:	18b9      	adds	r1, r7, r2
 800186a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	20a0      	movs	r0, #160	; 0xa0
 8001874:	1839      	adds	r1, r7, r0
 8001876:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	219c      	movs	r1, #156	; 0x9c
 8001880:	1879      	adds	r1, r7, r1
 8001882:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001884:	0011      	movs	r1, r2
 8001886:	18bb      	adds	r3, r7, r2
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a99      	ldr	r2, [pc, #612]	; (8001af0 <HAL_UART_IRQHandler+0x298>)
 800188c:	4013      	ands	r3, r2
 800188e:	2298      	movs	r2, #152	; 0x98
 8001890:	18bc      	adds	r4, r7, r2
 8001892:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001894:	18bb      	adds	r3, r7, r2
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d114      	bne.n	80018c6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800189c:	187b      	adds	r3, r7, r1
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2220      	movs	r2, #32
 80018a2:	4013      	ands	r3, r2
 80018a4:	d00f      	beq.n	80018c6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80018a6:	183b      	adds	r3, r7, r0
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2220      	movs	r2, #32
 80018ac:	4013      	ands	r3, r2
 80018ae:	d00a      	beq.n	80018c6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d100      	bne.n	80018ba <HAL_UART_IRQHandler+0x62>
 80018b8:	e296      	b.n	8001de8 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	0010      	movs	r0, r2
 80018c2:	4798      	blx	r3
      }
      return;
 80018c4:	e290      	b.n	8001de8 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80018c6:	2398      	movs	r3, #152	; 0x98
 80018c8:	18fb      	adds	r3, r7, r3
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d100      	bne.n	80018d2 <HAL_UART_IRQHandler+0x7a>
 80018d0:	e114      	b.n	8001afc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80018d2:	239c      	movs	r3, #156	; 0x9c
 80018d4:	18fb      	adds	r3, r7, r3
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2201      	movs	r2, #1
 80018da:	4013      	ands	r3, r2
 80018dc:	d106      	bne.n	80018ec <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80018de:	23a0      	movs	r3, #160	; 0xa0
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a83      	ldr	r2, [pc, #524]	; (8001af4 <HAL_UART_IRQHandler+0x29c>)
 80018e6:	4013      	ands	r3, r2
 80018e8:	d100      	bne.n	80018ec <HAL_UART_IRQHandler+0x94>
 80018ea:	e107      	b.n	8001afc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80018ec:	23a4      	movs	r3, #164	; 0xa4
 80018ee:	18fb      	adds	r3, r7, r3
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2201      	movs	r2, #1
 80018f4:	4013      	ands	r3, r2
 80018f6:	d012      	beq.n	800191e <HAL_UART_IRQHandler+0xc6>
 80018f8:	23a0      	movs	r3, #160	; 0xa0
 80018fa:	18fb      	adds	r3, r7, r3
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4013      	ands	r3, r2
 8001904:	d00b      	beq.n	800191e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2201      	movs	r2, #1
 800190c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2280      	movs	r2, #128	; 0x80
 8001912:	589b      	ldr	r3, [r3, r2]
 8001914:	2201      	movs	r2, #1
 8001916:	431a      	orrs	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2180      	movs	r1, #128	; 0x80
 800191c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800191e:	23a4      	movs	r3, #164	; 0xa4
 8001920:	18fb      	adds	r3, r7, r3
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2202      	movs	r2, #2
 8001926:	4013      	ands	r3, r2
 8001928:	d011      	beq.n	800194e <HAL_UART_IRQHandler+0xf6>
 800192a:	239c      	movs	r3, #156	; 0x9c
 800192c:	18fb      	adds	r3, r7, r3
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2201      	movs	r2, #1
 8001932:	4013      	ands	r3, r2
 8001934:	d00b      	beq.n	800194e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2202      	movs	r2, #2
 800193c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2280      	movs	r2, #128	; 0x80
 8001942:	589b      	ldr	r3, [r3, r2]
 8001944:	2204      	movs	r2, #4
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2180      	movs	r1, #128	; 0x80
 800194c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800194e:	23a4      	movs	r3, #164	; 0xa4
 8001950:	18fb      	adds	r3, r7, r3
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2204      	movs	r2, #4
 8001956:	4013      	ands	r3, r2
 8001958:	d011      	beq.n	800197e <HAL_UART_IRQHandler+0x126>
 800195a:	239c      	movs	r3, #156	; 0x9c
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2201      	movs	r2, #1
 8001962:	4013      	ands	r3, r2
 8001964:	d00b      	beq.n	800197e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2204      	movs	r2, #4
 800196c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2280      	movs	r2, #128	; 0x80
 8001972:	589b      	ldr	r3, [r3, r2]
 8001974:	2202      	movs	r2, #2
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2180      	movs	r1, #128	; 0x80
 800197c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800197e:	23a4      	movs	r3, #164	; 0xa4
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2208      	movs	r2, #8
 8001986:	4013      	ands	r3, r2
 8001988:	d017      	beq.n	80019ba <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800198a:	23a0      	movs	r3, #160	; 0xa0
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2220      	movs	r2, #32
 8001992:	4013      	ands	r3, r2
 8001994:	d105      	bne.n	80019a2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001996:	239c      	movs	r3, #156	; 0x9c
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2201      	movs	r2, #1
 800199e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80019a0:	d00b      	beq.n	80019ba <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2208      	movs	r2, #8
 80019a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2280      	movs	r2, #128	; 0x80
 80019ae:	589b      	ldr	r3, [r3, r2]
 80019b0:	2208      	movs	r2, #8
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2180      	movs	r1, #128	; 0x80
 80019b8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80019ba:	23a4      	movs	r3, #164	; 0xa4
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	4013      	ands	r3, r2
 80019c6:	d013      	beq.n	80019f0 <HAL_UART_IRQHandler+0x198>
 80019c8:	23a0      	movs	r3, #160	; 0xa0
 80019ca:	18fb      	adds	r3, r7, r3
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	04db      	lsls	r3, r3, #19
 80019d2:	4013      	ands	r3, r2
 80019d4:	d00c      	beq.n	80019f0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2280      	movs	r2, #128	; 0x80
 80019dc:	0112      	lsls	r2, r2, #4
 80019de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2280      	movs	r2, #128	; 0x80
 80019e4:	589b      	ldr	r3, [r3, r2]
 80019e6:	2220      	movs	r2, #32
 80019e8:	431a      	orrs	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2180      	movs	r1, #128	; 0x80
 80019ee:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2280      	movs	r2, #128	; 0x80
 80019f4:	589b      	ldr	r3, [r3, r2]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d100      	bne.n	80019fc <HAL_UART_IRQHandler+0x1a4>
 80019fa:	e1f7      	b.n	8001dec <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80019fc:	23a4      	movs	r3, #164	; 0xa4
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2220      	movs	r2, #32
 8001a04:	4013      	ands	r3, r2
 8001a06:	d00e      	beq.n	8001a26 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001a08:	23a0      	movs	r3, #160	; 0xa0
 8001a0a:	18fb      	adds	r3, r7, r3
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2220      	movs	r2, #32
 8001a10:	4013      	ands	r3, r2
 8001a12:	d008      	beq.n	8001a26 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d004      	beq.n	8001a26 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	0010      	movs	r0, r2
 8001a24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2280      	movs	r2, #128	; 0x80
 8001a2a:	589b      	ldr	r3, [r3, r2]
 8001a2c:	2194      	movs	r1, #148	; 0x94
 8001a2e:	187a      	adds	r2, r7, r1
 8001a30:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2240      	movs	r2, #64	; 0x40
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	2b40      	cmp	r3, #64	; 0x40
 8001a3e:	d004      	beq.n	8001a4a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001a40:	187b      	adds	r3, r7, r1
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2228      	movs	r2, #40	; 0x28
 8001a46:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001a48:	d047      	beq.n	8001ada <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f000 fd3f 	bl	80024d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	2240      	movs	r2, #64	; 0x40
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b40      	cmp	r3, #64	; 0x40
 8001a5e:	d137      	bne.n	8001ad0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a60:	f3ef 8310 	mrs	r3, PRIMASK
 8001a64:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8001a66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a68:	2090      	movs	r0, #144	; 0x90
 8001a6a:	183a      	adds	r2, r7, r0
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	2301      	movs	r3, #1
 8001a70:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a74:	f383 8810 	msr	PRIMASK, r3
}
 8001a78:	46c0      	nop			; (mov r8, r8)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2140      	movs	r1, #64	; 0x40
 8001a86:	438a      	bics	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	183b      	adds	r3, r7, r0
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a92:	f383 8810 	msr	PRIMASK, r3
}
 8001a96:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d012      	beq.n	8001ac6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aa4:	4a14      	ldr	r2, [pc, #80]	; (8001af8 <HAL_UART_IRQHandler+0x2a0>)
 8001aa6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aac:	0018      	movs	r0, r3
 8001aae:	f7fe fec3 	bl	8000838 <HAL_DMA_Abort_IT>
 8001ab2:	1e03      	subs	r3, r0, #0
 8001ab4:	d01a      	beq.n	8001aec <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ac4:	e012      	b.n	8001aec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f000 f9a5 	bl	8001e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ace:	e00d      	b.n	8001aec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f000 f9a0 	bl	8001e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ad8:	e008      	b.n	8001aec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	0018      	movs	r0, r3
 8001ade:	f000 f99b 	bl	8001e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2280      	movs	r2, #128	; 0x80
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8001aea:	e17f      	b.n	8001dec <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001aec:	46c0      	nop			; (mov r8, r8)
    return;
 8001aee:	e17d      	b.n	8001dec <HAL_UART_IRQHandler+0x594>
 8001af0:	0000080f 	.word	0x0000080f
 8001af4:	04000120 	.word	0x04000120
 8001af8:	08002595 	.word	0x08002595

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d000      	beq.n	8001b06 <HAL_UART_IRQHandler+0x2ae>
 8001b04:	e131      	b.n	8001d6a <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001b06:	23a4      	movs	r3, #164	; 0xa4
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2210      	movs	r2, #16
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d100      	bne.n	8001b14 <HAL_UART_IRQHandler+0x2bc>
 8001b12:	e12a      	b.n	8001d6a <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001b14:	23a0      	movs	r3, #160	; 0xa0
 8001b16:	18fb      	adds	r3, r7, r3
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d100      	bne.n	8001b22 <HAL_UART_IRQHandler+0x2ca>
 8001b20:	e123      	b.n	8001d6a <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2210      	movs	r2, #16
 8001b28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	2240      	movs	r2, #64	; 0x40
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b40      	cmp	r3, #64	; 0x40
 8001b36:	d000      	beq.n	8001b3a <HAL_UART_IRQHandler+0x2e2>
 8001b38:	e09b      	b.n	8001c72 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	217e      	movs	r1, #126	; 0x7e
 8001b44:	187b      	adds	r3, r7, r1
 8001b46:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8001b48:	187b      	adds	r3, r7, r1
 8001b4a:	881b      	ldrh	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d100      	bne.n	8001b52 <HAL_UART_IRQHandler+0x2fa>
 8001b50:	e14e      	b.n	8001df0 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2258      	movs	r2, #88	; 0x58
 8001b56:	5a9b      	ldrh	r3, [r3, r2]
 8001b58:	187a      	adds	r2, r7, r1
 8001b5a:	8812      	ldrh	r2, [r2, #0]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d300      	bcc.n	8001b62 <HAL_UART_IRQHandler+0x30a>
 8001b60:	e146      	b.n	8001df0 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	187a      	adds	r2, r7, r1
 8001b66:	215a      	movs	r1, #90	; 0x5a
 8001b68:	8812      	ldrh	r2, [r2, #0]
 8001b6a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	2b20      	cmp	r3, #32
 8001b74:	d06e      	beq.n	8001c54 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b76:	f3ef 8310 	mrs	r3, PRIMASK
 8001b7a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8001b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001b7e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001b80:	2301      	movs	r3, #1
 8001b82:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b86:	f383 8810 	msr	PRIMASK, r3
}
 8001b8a:	46c0      	nop			; (mov r8, r8)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	499a      	ldr	r1, [pc, #616]	; (8001e00 <HAL_UART_IRQHandler+0x5a8>)
 8001b98:	400a      	ands	r2, r1
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b9e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ba2:	f383 8810 	msr	PRIMASK, r3
}
 8001ba6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8001bac:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8001bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001bb0:	677b      	str	r3, [r7, #116]	; 0x74
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bb8:	f383 8810 	msr	PRIMASK, r3
}
 8001bbc:	46c0      	nop			; (mov r8, r8)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2101      	movs	r1, #1
 8001bca:	438a      	bics	r2, r1
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bd0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bd4:	f383 8810 	msr	PRIMASK, r3
}
 8001bd8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bda:	f3ef 8310 	mrs	r3, PRIMASK
 8001bde:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8001be0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001be2:	673b      	str	r3, [r7, #112]	; 0x70
 8001be4:	2301      	movs	r3, #1
 8001be6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001be8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bea:	f383 8810 	msr	PRIMASK, r3
}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2140      	movs	r1, #64	; 0x40
 8001bfc:	438a      	bics	r2, r1
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c02:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c06:	f383 8810 	msr	PRIMASK, r3
}
 8001c0a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c18:	f3ef 8310 	mrs	r3, PRIMASK
 8001c1c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8001c1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c20:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001c22:	2301      	movs	r3, #1
 8001c24:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c28:	f383 8810 	msr	PRIMASK, r3
}
 8001c2c:	46c0      	nop			; (mov r8, r8)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2110      	movs	r1, #16
 8001c3a:	438a      	bics	r2, r1
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c40:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c44:	f383 8810 	msr	PRIMASK, r3
}
 8001c48:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f7fe fdba 	bl	80007c8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2258      	movs	r2, #88	; 0x58
 8001c58:	5a9a      	ldrh	r2, [r3, r2]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	215a      	movs	r1, #90	; 0x5a
 8001c5e:	5a5b      	ldrh	r3, [r3, r1]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0011      	movs	r1, r2
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 f8dc 	bl	8001e28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001c70:	e0be      	b.n	8001df0 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2258      	movs	r2, #88	; 0x58
 8001c76:	5a99      	ldrh	r1, [r3, r2]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	225a      	movs	r2, #90	; 0x5a
 8001c7c:	5a9b      	ldrh	r3, [r3, r2]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	208e      	movs	r0, #142	; 0x8e
 8001c82:	183b      	adds	r3, r7, r0
 8001c84:	1a8a      	subs	r2, r1, r2
 8001c86:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	225a      	movs	r2, #90	; 0x5a
 8001c8c:	5a9b      	ldrh	r3, [r3, r2]
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d100      	bne.n	8001c96 <HAL_UART_IRQHandler+0x43e>
 8001c94:	e0ae      	b.n	8001df4 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8001c96:	183b      	adds	r3, r7, r0
 8001c98:	881b      	ldrh	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d100      	bne.n	8001ca0 <HAL_UART_IRQHandler+0x448>
 8001c9e:	e0a9      	b.n	8001df4 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8001ca4:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ca8:	2488      	movs	r4, #136	; 0x88
 8001caa:	193a      	adds	r2, r7, r4
 8001cac:	6013      	str	r3, [r2, #0]
 8001cae:	2301      	movs	r3, #1
 8001cb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	f383 8810 	msr	PRIMASK, r3
}
 8001cb8:	46c0      	nop			; (mov r8, r8)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	494f      	ldr	r1, [pc, #316]	; (8001e04 <HAL_UART_IRQHandler+0x5ac>)
 8001cc6:	400a      	ands	r2, r1
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	193b      	adds	r3, r7, r4
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	f383 8810 	msr	PRIMASK, r3
}
 8001cd6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001cd8:	f3ef 8310 	mrs	r3, PRIMASK
 8001cdc:	61bb      	str	r3, [r7, #24]
  return(result);
 8001cde:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ce0:	2484      	movs	r4, #132	; 0x84
 8001ce2:	193a      	adds	r2, r7, r4
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	f383 8810 	msr	PRIMASK, r3
}
 8001cf0:	46c0      	nop			; (mov r8, r8)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	438a      	bics	r2, r1
 8001d00:	609a      	str	r2, [r3, #8]
 8001d02:	193b      	adds	r3, r7, r4
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	f383 8810 	msr	PRIMASK, r3
}
 8001d0e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2220      	movs	r2, #32
 8001d14:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d22:	f3ef 8310 	mrs	r3, PRIMASK
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d2a:	2480      	movs	r4, #128	; 0x80
 8001d2c:	193a      	adds	r2, r7, r4
 8001d2e:	6013      	str	r3, [r2, #0]
 8001d30:	2301      	movs	r3, #1
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d36:	f383 8810 	msr	PRIMASK, r3
}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2110      	movs	r1, #16
 8001d48:	438a      	bics	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	193b      	adds	r3, r7, r4
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d54:	f383 8810 	msr	PRIMASK, r3
}
 8001d58:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001d5a:	183b      	adds	r3, r7, r0
 8001d5c:	881a      	ldrh	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	0011      	movs	r1, r2
 8001d62:	0018      	movs	r0, r3
 8001d64:	f000 f860 	bl	8001e28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001d68:	e044      	b.n	8001df4 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001d6a:	23a4      	movs	r3, #164	; 0xa4
 8001d6c:	18fb      	adds	r3, r7, r3
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	2380      	movs	r3, #128	; 0x80
 8001d72:	035b      	lsls	r3, r3, #13
 8001d74:	4013      	ands	r3, r2
 8001d76:	d010      	beq.n	8001d9a <HAL_UART_IRQHandler+0x542>
 8001d78:	239c      	movs	r3, #156	; 0x9c
 8001d7a:	18fb      	adds	r3, r7, r3
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	2380      	movs	r3, #128	; 0x80
 8001d80:	03db      	lsls	r3, r3, #15
 8001d82:	4013      	ands	r3, r2
 8001d84:	d009      	beq.n	8001d9a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2280      	movs	r2, #128	; 0x80
 8001d8c:	0352      	lsls	r2, r2, #13
 8001d8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	0018      	movs	r0, r3
 8001d94:	f000 fc40 	bl	8002618 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8001d98:	e02f      	b.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001d9a:	23a4      	movs	r3, #164	; 0xa4
 8001d9c:	18fb      	adds	r3, r7, r3
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2280      	movs	r2, #128	; 0x80
 8001da2:	4013      	ands	r3, r2
 8001da4:	d00f      	beq.n	8001dc6 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001da6:	23a0      	movs	r3, #160	; 0xa0
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2280      	movs	r2, #128	; 0x80
 8001dae:	4013      	ands	r3, r2
 8001db0:	d009      	beq.n	8001dc6 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d01e      	beq.n	8001df8 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	0010      	movs	r0, r2
 8001dc2:	4798      	blx	r3
    }
    return;
 8001dc4:	e018      	b.n	8001df8 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001dc6:	23a4      	movs	r3, #164	; 0xa4
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2240      	movs	r2, #64	; 0x40
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d013      	beq.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
 8001dd2:	23a0      	movs	r3, #160	; 0xa0
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2240      	movs	r2, #64	; 0x40
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d00d      	beq.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	0018      	movs	r0, r3
 8001de2:	f000 fbee 	bl	80025c2 <UART_EndTransmit_IT>
    return;
 8001de6:	e008      	b.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
      return;
 8001de8:	46c0      	nop			; (mov r8, r8)
 8001dea:	e006      	b.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
    return;
 8001dec:	46c0      	nop			; (mov r8, r8)
 8001dee:	e004      	b.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
      return;
 8001df0:	46c0      	nop			; (mov r8, r8)
 8001df2:	e002      	b.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
      return;
 8001df4:	46c0      	nop			; (mov r8, r8)
 8001df6:	e000      	b.n	8001dfa <HAL_UART_IRQHandler+0x5a2>
    return;
 8001df8:	46c0      	nop			; (mov r8, r8)
  }

}
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b02b      	add	sp, #172	; 0xac
 8001dfe:	bd90      	pop	{r4, r7, pc}
 8001e00:	fffffeff 	.word	0xfffffeff
 8001e04:	fffffedf 	.word	0xfffffedf

08001e08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b002      	add	sp, #8
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001e20:	46c0      	nop			; (mov r8, r8)
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b002      	add	sp, #8
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	000a      	movs	r2, r1
 8001e32:	1cbb      	adds	r3, r7, #2
 8001e34:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b002      	add	sp, #8
 8001e3c:	bd80      	pop	{r7, pc}
	...

08001e40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e48:	231e      	movs	r3, #30
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4aaf      	ldr	r2, [pc, #700]	; (800212c <UART_SetConfig+0x2ec>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	0019      	movs	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	4aaa      	ldr	r2, [pc, #680]	; (8002130 <UART_SetConfig+0x2f0>)
 8001e86:	4013      	ands	r3, r2
 8001e88:	0019      	movs	r1, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	4aa1      	ldr	r2, [pc, #644]	; (8002134 <UART_SetConfig+0x2f4>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a9d      	ldr	r2, [pc, #628]	; (8002138 <UART_SetConfig+0x2f8>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d127      	bne.n	8001f16 <UART_SetConfig+0xd6>
 8001ec6:	4b9d      	ldr	r3, [pc, #628]	; (800213c <UART_SetConfig+0x2fc>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	2203      	movs	r2, #3
 8001ecc:	4013      	ands	r3, r2
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d00d      	beq.n	8001eee <UART_SetConfig+0xae>
 8001ed2:	d81b      	bhi.n	8001f0c <UART_SetConfig+0xcc>
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d014      	beq.n	8001f02 <UART_SetConfig+0xc2>
 8001ed8:	d818      	bhi.n	8001f0c <UART_SetConfig+0xcc>
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d002      	beq.n	8001ee4 <UART_SetConfig+0xa4>
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d00a      	beq.n	8001ef8 <UART_SetConfig+0xb8>
 8001ee2:	e013      	b.n	8001f0c <UART_SetConfig+0xcc>
 8001ee4:	231f      	movs	r3, #31
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e065      	b.n	8001fba <UART_SetConfig+0x17a>
 8001eee:	231f      	movs	r3, #31
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	701a      	strb	r2, [r3, #0]
 8001ef6:	e060      	b.n	8001fba <UART_SetConfig+0x17a>
 8001ef8:	231f      	movs	r3, #31
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	2204      	movs	r2, #4
 8001efe:	701a      	strb	r2, [r3, #0]
 8001f00:	e05b      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f02:	231f      	movs	r3, #31
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	2208      	movs	r2, #8
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	e056      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f0c:	231f      	movs	r3, #31
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	2210      	movs	r2, #16
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e051      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a89      	ldr	r2, [pc, #548]	; (8002140 <UART_SetConfig+0x300>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d134      	bne.n	8001f8a <UART_SetConfig+0x14a>
 8001f20:	4b86      	ldr	r3, [pc, #536]	; (800213c <UART_SetConfig+0x2fc>)
 8001f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f24:	23c0      	movs	r3, #192	; 0xc0
 8001f26:	029b      	lsls	r3, r3, #10
 8001f28:	4013      	ands	r3, r2
 8001f2a:	22c0      	movs	r2, #192	; 0xc0
 8001f2c:	0292      	lsls	r2, r2, #10
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d017      	beq.n	8001f62 <UART_SetConfig+0x122>
 8001f32:	22c0      	movs	r2, #192	; 0xc0
 8001f34:	0292      	lsls	r2, r2, #10
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d822      	bhi.n	8001f80 <UART_SetConfig+0x140>
 8001f3a:	2280      	movs	r2, #128	; 0x80
 8001f3c:	0292      	lsls	r2, r2, #10
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d019      	beq.n	8001f76 <UART_SetConfig+0x136>
 8001f42:	2280      	movs	r2, #128	; 0x80
 8001f44:	0292      	lsls	r2, r2, #10
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d81a      	bhi.n	8001f80 <UART_SetConfig+0x140>
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d004      	beq.n	8001f58 <UART_SetConfig+0x118>
 8001f4e:	2280      	movs	r2, #128	; 0x80
 8001f50:	0252      	lsls	r2, r2, #9
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d00a      	beq.n	8001f6c <UART_SetConfig+0x12c>
 8001f56:	e013      	b.n	8001f80 <UART_SetConfig+0x140>
 8001f58:	231f      	movs	r3, #31
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
 8001f60:	e02b      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f62:	231f      	movs	r3, #31
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	2202      	movs	r2, #2
 8001f68:	701a      	strb	r2, [r3, #0]
 8001f6a:	e026      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f6c:	231f      	movs	r3, #31
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	2204      	movs	r2, #4
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	e021      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f76:	231f      	movs	r3, #31
 8001f78:	18fb      	adds	r3, r7, r3
 8001f7a:	2208      	movs	r2, #8
 8001f7c:	701a      	strb	r2, [r3, #0]
 8001f7e:	e01c      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f80:	231f      	movs	r3, #31
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	2210      	movs	r2, #16
 8001f86:	701a      	strb	r2, [r3, #0]
 8001f88:	e017      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a6d      	ldr	r2, [pc, #436]	; (8002144 <UART_SetConfig+0x304>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d104      	bne.n	8001f9e <UART_SetConfig+0x15e>
 8001f94:	231f      	movs	r3, #31
 8001f96:	18fb      	adds	r3, r7, r3
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]
 8001f9c:	e00d      	b.n	8001fba <UART_SetConfig+0x17a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a69      	ldr	r2, [pc, #420]	; (8002148 <UART_SetConfig+0x308>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d104      	bne.n	8001fb2 <UART_SetConfig+0x172>
 8001fa8:	231f      	movs	r3, #31
 8001faa:	18fb      	adds	r3, r7, r3
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]
 8001fb0:	e003      	b.n	8001fba <UART_SetConfig+0x17a>
 8001fb2:	231f      	movs	r3, #31
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	2210      	movs	r2, #16
 8001fb8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69da      	ldr	r2, [r3, #28]
 8001fbe:	2380      	movs	r3, #128	; 0x80
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d15d      	bne.n	8002082 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8001fc6:	231f      	movs	r3, #31
 8001fc8:	18fb      	adds	r3, r7, r3
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d015      	beq.n	8001ffc <UART_SetConfig+0x1bc>
 8001fd0:	dc18      	bgt.n	8002004 <UART_SetConfig+0x1c4>
 8001fd2:	2b04      	cmp	r3, #4
 8001fd4:	d00d      	beq.n	8001ff2 <UART_SetConfig+0x1b2>
 8001fd6:	dc15      	bgt.n	8002004 <UART_SetConfig+0x1c4>
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <UART_SetConfig+0x1a2>
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d005      	beq.n	8001fec <UART_SetConfig+0x1ac>
 8001fe0:	e010      	b.n	8002004 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001fe2:	f7ff fad1 	bl	8001588 <HAL_RCC_GetPCLK1Freq>
 8001fe6:	0003      	movs	r3, r0
 8001fe8:	61bb      	str	r3, [r7, #24]
        break;
 8001fea:	e012      	b.n	8002012 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001fec:	4b57      	ldr	r3, [pc, #348]	; (800214c <UART_SetConfig+0x30c>)
 8001fee:	61bb      	str	r3, [r7, #24]
        break;
 8001ff0:	e00f      	b.n	8002012 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ff2:	f7ff fa3f 	bl	8001474 <HAL_RCC_GetSysClockFreq>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	61bb      	str	r3, [r7, #24]
        break;
 8001ffa:	e00a      	b.n	8002012 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001ffc:	2380      	movs	r3, #128	; 0x80
 8001ffe:	021b      	lsls	r3, r3, #8
 8002000:	61bb      	str	r3, [r7, #24]
        break;
 8002002:	e006      	b.n	8002012 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002008:	231e      	movs	r3, #30
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	2201      	movs	r2, #1
 800200e:	701a      	strb	r2, [r3, #0]
        break;
 8002010:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d100      	bne.n	800201a <UART_SetConfig+0x1da>
 8002018:	e07b      	b.n	8002112 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	005a      	lsls	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	085b      	lsrs	r3, r3, #1
 8002024:	18d2      	adds	r2, r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	0019      	movs	r1, r3
 800202c:	0010      	movs	r0, r2
 800202e:	f7fe f86b 	bl	8000108 <__udivsi3>
 8002032:	0003      	movs	r3, r0
 8002034:	b29b      	uxth	r3, r3
 8002036:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	2b0f      	cmp	r3, #15
 800203c:	d91c      	bls.n	8002078 <UART_SetConfig+0x238>
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	025b      	lsls	r3, r3, #9
 8002044:	429a      	cmp	r2, r3
 8002046:	d217      	bcs.n	8002078 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	b29a      	uxth	r2, r3
 800204c:	200e      	movs	r0, #14
 800204e:	183b      	adds	r3, r7, r0
 8002050:	210f      	movs	r1, #15
 8002052:	438a      	bics	r2, r1
 8002054:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	085b      	lsrs	r3, r3, #1
 800205a:	b29b      	uxth	r3, r3
 800205c:	2207      	movs	r2, #7
 800205e:	4013      	ands	r3, r2
 8002060:	b299      	uxth	r1, r3
 8002062:	183b      	adds	r3, r7, r0
 8002064:	183a      	adds	r2, r7, r0
 8002066:	8812      	ldrh	r2, [r2, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	183a      	adds	r2, r7, r0
 8002072:	8812      	ldrh	r2, [r2, #0]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	e04c      	b.n	8002112 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8002078:	231e      	movs	r3, #30
 800207a:	18fb      	adds	r3, r7, r3
 800207c:	2201      	movs	r2, #1
 800207e:	701a      	strb	r2, [r3, #0]
 8002080:	e047      	b.n	8002112 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002082:	231f      	movs	r3, #31
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b08      	cmp	r3, #8
 800208a:	d015      	beq.n	80020b8 <UART_SetConfig+0x278>
 800208c:	dc18      	bgt.n	80020c0 <UART_SetConfig+0x280>
 800208e:	2b04      	cmp	r3, #4
 8002090:	d00d      	beq.n	80020ae <UART_SetConfig+0x26e>
 8002092:	dc15      	bgt.n	80020c0 <UART_SetConfig+0x280>
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <UART_SetConfig+0x25e>
 8002098:	2b02      	cmp	r3, #2
 800209a:	d005      	beq.n	80020a8 <UART_SetConfig+0x268>
 800209c:	e010      	b.n	80020c0 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800209e:	f7ff fa73 	bl	8001588 <HAL_RCC_GetPCLK1Freq>
 80020a2:	0003      	movs	r3, r0
 80020a4:	61bb      	str	r3, [r7, #24]
        break;
 80020a6:	e012      	b.n	80020ce <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80020a8:	4b28      	ldr	r3, [pc, #160]	; (800214c <UART_SetConfig+0x30c>)
 80020aa:	61bb      	str	r3, [r7, #24]
        break;
 80020ac:	e00f      	b.n	80020ce <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80020ae:	f7ff f9e1 	bl	8001474 <HAL_RCC_GetSysClockFreq>
 80020b2:	0003      	movs	r3, r0
 80020b4:	61bb      	str	r3, [r7, #24]
        break;
 80020b6:	e00a      	b.n	80020ce <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80020b8:	2380      	movs	r3, #128	; 0x80
 80020ba:	021b      	lsls	r3, r3, #8
 80020bc:	61bb      	str	r3, [r7, #24]
        break;
 80020be:	e006      	b.n	80020ce <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80020c4:	231e      	movs	r3, #30
 80020c6:	18fb      	adds	r3, r7, r3
 80020c8:	2201      	movs	r2, #1
 80020ca:	701a      	strb	r2, [r3, #0]
        break;
 80020cc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d01e      	beq.n	8002112 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	085a      	lsrs	r2, r3, #1
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	18d2      	adds	r2, r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	0019      	movs	r1, r3
 80020e4:	0010      	movs	r0, r2
 80020e6:	f7fe f80f 	bl	8000108 <__udivsi3>
 80020ea:	0003      	movs	r3, r0
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	2b0f      	cmp	r3, #15
 80020f4:	d909      	bls.n	800210a <UART_SetConfig+0x2ca>
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	025b      	lsls	r3, r3, #9
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d204      	bcs.n	800210a <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	60da      	str	r2, [r3, #12]
 8002108:	e003      	b.n	8002112 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800210a:	231e      	movs	r3, #30
 800210c:	18fb      	adds	r3, r7, r3
 800210e:	2201      	movs	r2, #1
 8002110:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800211e:	231e      	movs	r3, #30
 8002120:	18fb      	adds	r3, r7, r3
 8002122:	781b      	ldrb	r3, [r3, #0]
}
 8002124:	0018      	movs	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	b008      	add	sp, #32
 800212a:	bd80      	pop	{r7, pc}
 800212c:	efff69f3 	.word	0xefff69f3
 8002130:	ffffcfff 	.word	0xffffcfff
 8002134:	fffff4ff 	.word	0xfffff4ff
 8002138:	40013800 	.word	0x40013800
 800213c:	40021000 	.word	0x40021000
 8002140:	40004400 	.word	0x40004400
 8002144:	40004800 	.word	0x40004800
 8002148:	40004c00 	.word	0x40004c00
 800214c:	007a1200 	.word	0x007a1200

08002150 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215c:	2201      	movs	r2, #1
 800215e:	4013      	ands	r3, r2
 8002160:	d00b      	beq.n	800217a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4a4a      	ldr	r2, [pc, #296]	; (8002294 <UART_AdvFeatureConfig+0x144>)
 800216a:	4013      	ands	r3, r2
 800216c:	0019      	movs	r1, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217e:	2202      	movs	r2, #2
 8002180:	4013      	ands	r3, r2
 8002182:	d00b      	beq.n	800219c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4a43      	ldr	r2, [pc, #268]	; (8002298 <UART_AdvFeatureConfig+0x148>)
 800218c:	4013      	ands	r3, r2
 800218e:	0019      	movs	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	2204      	movs	r2, #4
 80021a2:	4013      	ands	r3, r2
 80021a4:	d00b      	beq.n	80021be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	4a3b      	ldr	r2, [pc, #236]	; (800229c <UART_AdvFeatureConfig+0x14c>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c2:	2208      	movs	r2, #8
 80021c4:	4013      	ands	r3, r2
 80021c6:	d00b      	beq.n	80021e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	4a34      	ldr	r2, [pc, #208]	; (80022a0 <UART_AdvFeatureConfig+0x150>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	0019      	movs	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e4:	2210      	movs	r2, #16
 80021e6:	4013      	ands	r3, r2
 80021e8:	d00b      	beq.n	8002202 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	4a2c      	ldr	r2, [pc, #176]	; (80022a4 <UART_AdvFeatureConfig+0x154>)
 80021f2:	4013      	ands	r3, r2
 80021f4:	0019      	movs	r1, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002206:	2220      	movs	r2, #32
 8002208:	4013      	ands	r3, r2
 800220a:	d00b      	beq.n	8002224 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	4a25      	ldr	r2, [pc, #148]	; (80022a8 <UART_AdvFeatureConfig+0x158>)
 8002214:	4013      	ands	r3, r2
 8002216:	0019      	movs	r1, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002228:	2240      	movs	r2, #64	; 0x40
 800222a:	4013      	ands	r3, r2
 800222c:	d01d      	beq.n	800226a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	4a1d      	ldr	r2, [pc, #116]	; (80022ac <UART_AdvFeatureConfig+0x15c>)
 8002236:	4013      	ands	r3, r2
 8002238:	0019      	movs	r1, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	035b      	lsls	r3, r3, #13
 800224e:	429a      	cmp	r2, r3
 8002250:	d10b      	bne.n	800226a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	4a15      	ldr	r2, [pc, #84]	; (80022b0 <UART_AdvFeatureConfig+0x160>)
 800225a:	4013      	ands	r3, r2
 800225c:	0019      	movs	r1, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	430a      	orrs	r2, r1
 8002268:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226e:	2280      	movs	r2, #128	; 0x80
 8002270:	4013      	ands	r3, r2
 8002272:	d00b      	beq.n	800228c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4a0e      	ldr	r2, [pc, #56]	; (80022b4 <UART_AdvFeatureConfig+0x164>)
 800227c:	4013      	ands	r3, r2
 800227e:	0019      	movs	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	605a      	str	r2, [r3, #4]
  }
}
 800228c:	46c0      	nop			; (mov r8, r8)
 800228e:	46bd      	mov	sp, r7
 8002290:	b002      	add	sp, #8
 8002292:	bd80      	pop	{r7, pc}
 8002294:	fffdffff 	.word	0xfffdffff
 8002298:	fffeffff 	.word	0xfffeffff
 800229c:	fffbffff 	.word	0xfffbffff
 80022a0:	ffff7fff 	.word	0xffff7fff
 80022a4:	ffffefff 	.word	0xffffefff
 80022a8:	ffffdfff 	.word	0xffffdfff
 80022ac:	ffefffff 	.word	0xffefffff
 80022b0:	ff9fffff 	.word	0xff9fffff
 80022b4:	fff7ffff 	.word	0xfff7ffff

080022b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af02      	add	r7, sp, #8
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2280      	movs	r2, #128	; 0x80
 80022c4:	2100      	movs	r1, #0
 80022c6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80022c8:	f7fe f996 	bl	80005f8 <HAL_GetTick>
 80022cc:	0003      	movs	r3, r0
 80022ce:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2208      	movs	r2, #8
 80022d8:	4013      	ands	r3, r2
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d10c      	bne.n	80022f8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2280      	movs	r2, #128	; 0x80
 80022e2:	0391      	lsls	r1, r2, #14
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	4a17      	ldr	r2, [pc, #92]	; (8002344 <UART_CheckIdleState+0x8c>)
 80022e8:	9200      	str	r2, [sp, #0]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f000 f82c 	bl	8002348 <UART_WaitOnFlagUntilTimeout>
 80022f0:	1e03      	subs	r3, r0, #0
 80022f2:	d001      	beq.n	80022f8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e021      	b.n	800233c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2204      	movs	r2, #4
 8002300:	4013      	ands	r3, r2
 8002302:	2b04      	cmp	r3, #4
 8002304:	d10c      	bne.n	8002320 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2280      	movs	r2, #128	; 0x80
 800230a:	03d1      	lsls	r1, r2, #15
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <UART_CheckIdleState+0x8c>)
 8002310:	9200      	str	r2, [sp, #0]
 8002312:	2200      	movs	r2, #0
 8002314:	f000 f818 	bl	8002348 <UART_WaitOnFlagUntilTimeout>
 8002318:	1e03      	subs	r3, r0, #0
 800231a:	d001      	beq.n	8002320 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e00d      	b.n	800233c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2220      	movs	r2, #32
 8002324:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2220      	movs	r2, #32
 800232a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2274      	movs	r2, #116	; 0x74
 8002336:	2100      	movs	r1, #0
 8002338:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	0018      	movs	r0, r3
 800233e:	46bd      	mov	sp, r7
 8002340:	b004      	add	sp, #16
 8002342:	bd80      	pop	{r7, pc}
 8002344:	01ffffff 	.word	0x01ffffff

08002348 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b094      	sub	sp, #80	; 0x50
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	1dfb      	adds	r3, r7, #7
 8002356:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002358:	e0a3      	b.n	80024a2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800235a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800235c:	3301      	adds	r3, #1
 800235e:	d100      	bne.n	8002362 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002360:	e09f      	b.n	80024a2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002362:	f7fe f949 	bl	80005f8 <HAL_GetTick>
 8002366:	0002      	movs	r2, r0
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800236e:	429a      	cmp	r2, r3
 8002370:	d302      	bcc.n	8002378 <UART_WaitOnFlagUntilTimeout+0x30>
 8002372:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002374:	2b00      	cmp	r3, #0
 8002376:	d13d      	bne.n	80023f4 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002378:	f3ef 8310 	mrs	r3, PRIMASK
 800237c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800237e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002380:	647b      	str	r3, [r7, #68]	; 0x44
 8002382:	2301      	movs	r3, #1
 8002384:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002388:	f383 8810 	msr	PRIMASK, r3
}
 800238c:	46c0      	nop			; (mov r8, r8)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	494c      	ldr	r1, [pc, #304]	; (80024cc <UART_WaitOnFlagUntilTimeout+0x184>)
 800239a:	400a      	ands	r2, r1
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023a0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a4:	f383 8810 	msr	PRIMASK, r3
}
 80023a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023aa:	f3ef 8310 	mrs	r3, PRIMASK
 80023ae:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80023b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023b2:	643b      	str	r3, [r7, #64]	; 0x40
 80023b4:	2301      	movs	r3, #1
 80023b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ba:	f383 8810 	msr	PRIMASK, r3
}
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2101      	movs	r1, #1
 80023cc:	438a      	bics	r2, r1
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023d6:	f383 8810 	msr	PRIMASK, r3
}
 80023da:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2220      	movs	r2, #32
 80023e0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2220      	movs	r2, #32
 80023e6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2274      	movs	r2, #116	; 0x74
 80023ec:	2100      	movs	r1, #0
 80023ee:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e067      	b.n	80024c4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2204      	movs	r2, #4
 80023fc:	4013      	ands	r3, r2
 80023fe:	d050      	beq.n	80024a2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	69da      	ldr	r2, [r3, #28]
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	401a      	ands	r2, r3
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	429a      	cmp	r2, r3
 8002412:	d146      	bne.n	80024a2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2280      	movs	r2, #128	; 0x80
 800241a:	0112      	lsls	r2, r2, #4
 800241c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800241e:	f3ef 8310 	mrs	r3, PRIMASK
 8002422:	613b      	str	r3, [r7, #16]
  return(result);
 8002424:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002426:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002428:	2301      	movs	r3, #1
 800242a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	f383 8810 	msr	PRIMASK, r3
}
 8002432:	46c0      	nop			; (mov r8, r8)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4923      	ldr	r1, [pc, #140]	; (80024cc <UART_WaitOnFlagUntilTimeout+0x184>)
 8002440:	400a      	ands	r2, r1
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002446:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	f383 8810 	msr	PRIMASK, r3
}
 800244e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002450:	f3ef 8310 	mrs	r3, PRIMASK
 8002454:	61fb      	str	r3, [r7, #28]
  return(result);
 8002456:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002458:	64bb      	str	r3, [r7, #72]	; 0x48
 800245a:	2301      	movs	r3, #1
 800245c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	f383 8810 	msr	PRIMASK, r3
}
 8002464:	46c0      	nop			; (mov r8, r8)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2101      	movs	r1, #1
 8002472:	438a      	bics	r2, r1
 8002474:	609a      	str	r2, [r3, #8]
 8002476:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	f383 8810 	msr	PRIMASK, r3
}
 8002480:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2220      	movs	r2, #32
 8002486:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2220      	movs	r2, #32
 800248c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	2120      	movs	r1, #32
 8002494:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2274      	movs	r2, #116	; 0x74
 800249a:	2100      	movs	r1, #0
 800249c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e010      	b.n	80024c4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	68ba      	ldr	r2, [r7, #8]
 80024aa:	4013      	ands	r3, r2
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	425a      	negs	r2, r3
 80024b2:	4153      	adcs	r3, r2
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	001a      	movs	r2, r3
 80024b8:	1dfb      	adds	r3, r7, #7
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d100      	bne.n	80024c2 <UART_WaitOnFlagUntilTimeout+0x17a>
 80024c0:	e74b      	b.n	800235a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b014      	add	sp, #80	; 0x50
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	fffffe5f 	.word	0xfffffe5f

080024d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08e      	sub	sp, #56	; 0x38
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024d8:	f3ef 8310 	mrs	r3, PRIMASK
 80024dc:	617b      	str	r3, [r7, #20]
  return(result);
 80024de:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024e0:	637b      	str	r3, [r7, #52]	; 0x34
 80024e2:	2301      	movs	r3, #1
 80024e4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	f383 8810 	msr	PRIMASK, r3
}
 80024ec:	46c0      	nop			; (mov r8, r8)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4925      	ldr	r1, [pc, #148]	; (8002590 <UART_EndRxTransfer+0xc0>)
 80024fa:	400a      	ands	r2, r1
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002500:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	f383 8810 	msr	PRIMASK, r3
}
 8002508:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800250a:	f3ef 8310 	mrs	r3, PRIMASK
 800250e:	623b      	str	r3, [r7, #32]
  return(result);
 8002510:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002512:	633b      	str	r3, [r7, #48]	; 0x30
 8002514:	2301      	movs	r3, #1
 8002516:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251a:	f383 8810 	msr	PRIMASK, r3
}
 800251e:	46c0      	nop			; (mov r8, r8)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2101      	movs	r1, #1
 800252c:	438a      	bics	r2, r1
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002532:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002536:	f383 8810 	msr	PRIMASK, r3
}
 800253a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002540:	2b01      	cmp	r3, #1
 8002542:	d118      	bne.n	8002576 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002544:	f3ef 8310 	mrs	r3, PRIMASK
 8002548:	60bb      	str	r3, [r7, #8]
  return(result);
 800254a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800254c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800254e:	2301      	movs	r3, #1
 8002550:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f383 8810 	msr	PRIMASK, r3
}
 8002558:	46c0      	nop			; (mov r8, r8)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2110      	movs	r1, #16
 8002566:	438a      	bics	r2, r1
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800256c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	f383 8810 	msr	PRIMASK, r3
}
 8002574:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2220      	movs	r2, #32
 800257a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002588:	46c0      	nop			; (mov r8, r8)
 800258a:	46bd      	mov	sp, r7
 800258c:	b00e      	add	sp, #56	; 0x38
 800258e:	bd80      	pop	{r7, pc}
 8002590:	fffffedf 	.word	0xfffffedf

08002594 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	225a      	movs	r2, #90	; 0x5a
 80025a6:	2100      	movs	r1, #0
 80025a8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2252      	movs	r2, #82	; 0x52
 80025ae:	2100      	movs	r1, #0
 80025b0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	0018      	movs	r0, r3
 80025b6:	f7ff fc2f 	bl	8001e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	46bd      	mov	sp, r7
 80025be:	b004      	add	sp, #16
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b086      	sub	sp, #24
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ca:	f3ef 8310 	mrs	r3, PRIMASK
 80025ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80025d0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	2301      	movs	r3, #1
 80025d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f383 8810 	msr	PRIMASK, r3
}
 80025de:	46c0      	nop			; (mov r8, r8)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2140      	movs	r1, #64	; 0x40
 80025ec:	438a      	bics	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	f383 8810 	msr	PRIMASK, r3
}
 80025fa:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2220      	movs	r2, #32
 8002600:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	0018      	movs	r0, r3
 800260c:	f7ff fbfc 	bl	8001e08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002610:	46c0      	nop			; (mov r8, r8)
 8002612:	46bd      	mov	sp, r7
 8002614:	b006      	add	sp, #24
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002620:	46c0      	nop			; (mov r8, r8)
 8002622:	46bd      	mov	sp, r7
 8002624:	b002      	add	sp, #8
 8002626:	bd80      	pop	{r7, pc}

08002628 <__libc_init_array>:
 8002628:	b570      	push	{r4, r5, r6, lr}
 800262a:	2600      	movs	r6, #0
 800262c:	4d0c      	ldr	r5, [pc, #48]	; (8002660 <__libc_init_array+0x38>)
 800262e:	4c0d      	ldr	r4, [pc, #52]	; (8002664 <__libc_init_array+0x3c>)
 8002630:	1b64      	subs	r4, r4, r5
 8002632:	10a4      	asrs	r4, r4, #2
 8002634:	42a6      	cmp	r6, r4
 8002636:	d109      	bne.n	800264c <__libc_init_array+0x24>
 8002638:	2600      	movs	r6, #0
 800263a:	f000 f821 	bl	8002680 <_init>
 800263e:	4d0a      	ldr	r5, [pc, #40]	; (8002668 <__libc_init_array+0x40>)
 8002640:	4c0a      	ldr	r4, [pc, #40]	; (800266c <__libc_init_array+0x44>)
 8002642:	1b64      	subs	r4, r4, r5
 8002644:	10a4      	asrs	r4, r4, #2
 8002646:	42a6      	cmp	r6, r4
 8002648:	d105      	bne.n	8002656 <__libc_init_array+0x2e>
 800264a:	bd70      	pop	{r4, r5, r6, pc}
 800264c:	00b3      	lsls	r3, r6, #2
 800264e:	58eb      	ldr	r3, [r5, r3]
 8002650:	4798      	blx	r3
 8002652:	3601      	adds	r6, #1
 8002654:	e7ee      	b.n	8002634 <__libc_init_array+0xc>
 8002656:	00b3      	lsls	r3, r6, #2
 8002658:	58eb      	ldr	r3, [r5, r3]
 800265a:	4798      	blx	r3
 800265c:	3601      	adds	r6, #1
 800265e:	e7f2      	b.n	8002646 <__libc_init_array+0x1e>
 8002660:	080026d0 	.word	0x080026d0
 8002664:	080026d0 	.word	0x080026d0
 8002668:	080026d0 	.word	0x080026d0
 800266c:	080026d4 	.word	0x080026d4

08002670 <memset>:
 8002670:	0003      	movs	r3, r0
 8002672:	1882      	adds	r2, r0, r2
 8002674:	4293      	cmp	r3, r2
 8002676:	d100      	bne.n	800267a <memset+0xa>
 8002678:	4770      	bx	lr
 800267a:	7019      	strb	r1, [r3, #0]
 800267c:	3301      	adds	r3, #1
 800267e:	e7f9      	b.n	8002674 <memset+0x4>

08002680 <_init>:
 8002680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002686:	bc08      	pop	{r3}
 8002688:	469e      	mov	lr, r3
 800268a:	4770      	bx	lr

0800268c <_fini>:
 800268c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002692:	bc08      	pop	{r3}
 8002694:	469e      	mov	lr, r3
 8002696:	4770      	bx	lr
