10:51
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 10:51:27 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
ERROR - synthesis: verilog/coms.v(109): module does not expect any parameters. VERI-1071
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 10:52:05 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(217): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(96): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(115): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(96): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(129): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(138): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(115): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(96): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(129): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(138): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(304): Register \neopxl_color_23__I_0/data_out_frame[0]__i73 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(304): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(175): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 683 of 7680 (8 % )
SB_CARRY => 204
SB_DFF => 428
SB_DFFE => 56
SB_DFFESR => 110
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1854
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 659
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n21223, loads : 64
  Net : neopxl_color_23__I_0/n21214, loads : 64
  Net : neopxl_color_23__I_0/n21232, loads : 64
  Net : neopxl_color_23__I_0/n8892, loads : 63
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 43
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 35
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 33
  Net : n4427, loads : 33
  Net : nx/n12740, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   15.637 MHz|    40 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 236.293  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.019  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1854
    Number of DFFs      	:	683
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	204
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1859
    Number of DFFs      	:	683
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	427

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	510
        LUT, DFF and CARRY	:	173
    Combinational LogicCells
        Only LUT         	:	1146
        CARRY Only       	:	224
        LUT with CARRY   	:	30
    LogicCells                  :	2083/7680
    PLBs                        :	293/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 10.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 112.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1859
    Number of DFFs      	:	683
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	427
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2083/7680
    PLBs                        :	360/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 16.65 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 82.18 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 128.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9139
used logic cells: 2083
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9139
used logic cells: 2083
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 2221 
I1212: Iteration  1 :   574 unrouted : 6 seconds
I1212: Iteration  2 :    98 unrouted : 3 seconds
I1212: Iteration  3 :    32 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 1 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 24 seconds
 total           353428K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 11:21:31 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
ERROR - synthesis: verilog/TinyFPGA_B.v(162): procedural assignment to a non-register ID is not permitted. VERI-1100
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 11:21:50 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(97): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(51): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(80): actual bit length 1 differs from formal bit length 8 for port data_out. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(116): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(97): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(113): input port baudrate[31] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(130): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(139): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(116): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(97): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(113): input port baudrate[31] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(130): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(139): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
WARNING - synthesis: verilog/coms.v(9): net \neopxl_color_23__I_0/baudrate[31] does not have a driver. VDB-1002
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[31]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[30]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[29]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[28]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[27]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[26]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[25]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[24]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[23]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[22]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[21]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[20]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[19]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[18]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[17]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[16]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[15]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[14]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[13]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[12]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[11]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[10]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[9]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[8]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[7]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[6]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[5]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[4]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[3]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[2]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[1]. Patching with GND.
######## Missing driver on net \neopxl_color_23__I_0/baudrate[0]. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(71): Register \eeprom/reset_68 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Bit 0 of Register \neopxl_color_23__I_0/rx/r_SM_Main is stuck at Zero
WARNING - synthesis: Bit 0 of Register \neopxl_color_23__I_0/tx/r_SM_Main is stuck at Zero
WARNING - synthesis: verilog/uart_tx.v(144): Register \neopxl_color_23__I_0/tx/r_SM_Main_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/uart_rx.v(145): Register \neopxl_color_23__I_0/rx/r_SM_Main_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_in[0]__i25 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(175): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \neopxl_color_23__I_0/tx/r_SM_Main_i1 will be ignored.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 208 of 7680 (2 % )
SB_CARRY => 165
SB_DFF => 76
SB_DFFE => 9
SB_DFFESR => 97
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 7
SB_DFFSS => 3
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 430
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 191
  Net : eeprom/i2c/i2c_clk, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n4623, loads : 33
  Net : n7430, loads : 32
  Net : nx/n7219, loads : 32
  Net : nx/n9199, loads : 31
  Net : eeprom/n2493, loads : 31
  Net : eeprom/i2c/state_0, loads : 24
  Net : eeprom/i2c/state_2, loads : 24
  Net : eeprom/i2c/state_3, loads : 23
  Net : eeprom/i2c/state_1, loads : 21
  Net : eeprom/n7263, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.457 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   16.770 MHz|    38  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 239.457  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.678  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state_i0_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i7:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i3:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i2:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i6:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i5:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i1:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i0:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.byte_transmit_counter_i0_i4:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i17:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i13:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i24:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i19:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i10:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i9:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i21:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i27:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i0:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i25:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i8:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i7:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i6:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i5:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i3:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i30:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i16:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i26:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i18:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i22:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i31:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i15:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i11:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i14:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i12:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i20:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i23:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i28:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i1:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i4:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i29:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal nx.bit_ctr_i0_i2:R is driven by default driver : GND, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	430
    Number of DFFs      	:	208
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	165
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	433
    Number of DFFs      	:	208
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	169

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	74
        LUT, DFF and CARRY	:	134
    Combinational LogicCells
        Only LUT         	:	195
        CARRY Only       	:	5
        LUT with CARRY   	:	30
    LogicCells                  :	438/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning: dangling IO RX_pad
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.5 (sec)

Final Design Statistics
    Number of LUTs      	:	433
    Number of DFFs      	:	208
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	169
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	438/7680
    PLBs                        :	84/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 48.71 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 88.01 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Warning: dangling IO RX_pad
Total HPWL cost is 1095
Warning: cannot find the IO pin Input/Output direction for RX_pad (ICE_IO)
used logic cells: 438
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Warning: dangling IO RX_pad
Total HPWL cost is 1095
Warning: cannot find the IO pin Input/Output direction for RX_pad (ICE_IO)
used logic cells: 438
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Warning: cannot find the IO pin Input/Output direction for RX_pad (ICE_IO)
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 634 
I1212: Iteration  1 :    94 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           329632K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 11:24:39 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(51): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(80): actual bit length 1 differs from formal bit length 8 for port data_out. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(71): Register \eeprom/reset_68 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i94 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 679 of 7680 (8 % )
SB_CARRY => 454
SB_DFF => 414
SB_DFFE => 57
SB_DFFESR => 119
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 2413
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 662
  Net : eeprom/i2c/i2c_clk, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n28416, loads : 57
  Net : neopxl_color_23__I_0/n12486, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 43
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 43
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 38
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 35
  Net : eeprom/baudrate_24, loads : 34
  Net : n4647, loads : 33
  Net : nx/n16366, loads : 33
  Net : neopxl_color_23__I_0/n10_adj_3935, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.457 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.543 MHz|   177 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 291.895  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 18.592  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2413
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	454
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	2419
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	676

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	500
        LUT, DFF and CARRY	:	179
    Combinational LogicCells
        Only LUT         	:	1467
        CARRY Only       	:	224
        LUT with CARRY   	:	273
    LogicCells                  :	2643/7680
    PLBs                        :	371/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 6.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 15.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 133.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2419
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	676
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2643/7680
    PLBs                        :	431/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 5.99 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 97.38 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 155.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10298
used logic cells: 2643
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10298
used logic cells: 2643
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 3126 
I1212: Iteration  1 :  1167 unrouted : 7 seconds
I1212: Iteration  2 :   455 unrouted : 3 seconds
I1212: Iteration  3 :   230 unrouted : 2 seconds
I1212: Iteration  4 :   150 unrouted : 1 seconds
I1212: Iteration  5 :   102 unrouted : 0 seconds
I1212: Iteration  6 :    79 unrouted : 0 seconds
I1212: Iteration  7 :    70 unrouted : 0 seconds
I1212: Iteration  8 :    52 unrouted : 0 seconds
I1212: Iteration  9 :    44 unrouted : 1 seconds
I1212: Iteration 10 :    42 unrouted : 0 seconds
I1212: Iteration 11 :    42 unrouted : 0 seconds
I1212: Iteration 12 :    38 unrouted : 0 seconds
I1212: Iteration 13 :    39 unrouted : 0 seconds
I1212: Iteration 14 :    34 unrouted : 0 seconds
I1212: Iteration 15 :    32 unrouted : 0 seconds
I1212: Iteration 16 :    30 unrouted : 1 seconds
I1212: Iteration 17 :    30 unrouted : 0 seconds
I1212: Iteration 18 :    26 unrouted : 0 seconds
I1212: Iteration 19 :    26 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 30 seconds
 total           359932K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 18 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 12:00:54 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(51): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(80): actual bit length 1 differs from formal bit length 8 for port data_out. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(71): Register \eeprom/reset_68 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i94 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 679 of 7680 (8 % )
SB_CARRY => 454
SB_DFF => 414
SB_DFFE => 57
SB_DFFESR => 119
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 2413
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 662
  Net : eeprom/i2c/i2c_clk, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n28416, loads : 57
  Net : neopxl_color_23__I_0/n12486, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 43
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 43
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 38
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 35
  Net : eeprom/baudrate_24, loads : 34
  Net : n4647, loads : 33
  Net : nx/n16366, loads : 33
  Net : neopxl_color_23__I_0/n10_adj_3935, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.457 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.543 MHz|   177 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 291.898  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 19.016  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2413
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	454
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	2419
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	676

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	500
        LUT, DFF and CARRY	:	179
    Combinational LogicCells
        Only LUT         	:	1467
        CARRY Only       	:	224
        LUT with CARRY   	:	273
    LogicCells                  :	2643/7680
    PLBs                        :	371/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 7.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 15.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 129.2 (sec)

Final Design Statistics
    Number of LUTs      	:	2419
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	676
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2643/7680
    PLBs                        :	437/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.12 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 101.11 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 153.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10972
used logic cells: 2643
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10972
used logic cells: 2643
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 14
I1209: Started routing
I1223: Total Nets : 3125 
I1212: Iteration  1 :  1143 unrouted : 7 seconds
I1212: Iteration  2 :   473 unrouted : 4 seconds
I1212: Iteration  3 :   268 unrouted : 2 seconds
I1212: Iteration  4 :   163 unrouted : 0 seconds
I1212: Iteration  5 :    97 unrouted : 1 seconds
I1212: Iteration  6 :    70 unrouted : 0 seconds
I1212: Iteration  7 :    53 unrouted : 0 seconds
I1212: Iteration  8 :    51 unrouted : 0 seconds
I1212: Iteration  9 :    43 unrouted : 0 seconds
I1212: Iteration 10 :    37 unrouted : 0 seconds
I1212: Iteration 11 :    37 unrouted : 0 seconds
I1212: Iteration 12 :    37 unrouted : 0 seconds
I1212: Iteration 13 :    38 unrouted : 1 seconds
I1212: Iteration 14 :    36 unrouted : 0 seconds
I1212: Iteration 15 :    34 unrouted : 0 seconds
I1212: Iteration 16 :    32 unrouted : 0 seconds
I1212: Iteration 17 :    32 unrouted : 0 seconds
I1212: Iteration 18 :    26 unrouted : 1 seconds
I1212: Iteration 19 :    26 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 17
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 32 seconds
 total           359928K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 20 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 17 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 13:14:00 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(51): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(81): actual bit length 1 differs from formal bit length 8 for port data_out. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_70 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i90 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 679 of 7680 (8 % )
SB_CARRY => 448
SB_DFF => 415
SB_DFFE => 56
SB_DFFESR => 119
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 2389
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 662
  Net : eeprom/i2c/i2c_clk, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n1723, loads : 67
  Net : neopxl_color_23__I_0/n12515, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 43
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 43
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 35
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 35
  Net : neopxl_color_23__I_0/n27386, loads : 35
  Net : eeprom/baudrate_24, loads : 34
  Net : neopxl_color_23__I_0/tx/n15148, loads : 34
  Net : n4701, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.457 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.630 MHz|   173 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 289.922  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 18.434  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2389
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	448
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	2396
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	670

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	499
        LUT, DFF and CARRY	:	180
    Combinational LogicCells
        Only LUT         	:	1451
        CARRY Only       	:	224
        LUT with CARRY   	:	266
    LogicCells                  :	2620/7680
    PLBs                        :	366/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 6.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 14.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 137.3 (sec)

Final Design Statistics
    Number of LUTs      	:	2396
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	670
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2620/7680
    PLBs                        :	434/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.20 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 65.76 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 159.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10084
used logic cells: 2620
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10084
used logic cells: 2620
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 14
I1209: Started routing
I1223: Total Nets : 3085 
I1212: Iteration  1 :  1084 unrouted : 7 seconds
I1212: Iteration  2 :   388 unrouted : 3 seconds
I1212: Iteration  3 :   241 unrouted : 2 seconds
I1212: Iteration  4 :   141 unrouted : 0 seconds
I1212: Iteration  5 :    97 unrouted : 0 seconds
I1212: Iteration  6 :    64 unrouted : 0 seconds
I1212: Iteration  7 :    46 unrouted : 0 seconds
I1212: Iteration  8 :    34 unrouted : 0 seconds
I1212: Iteration  9 :    32 unrouted : 0 seconds
I1212: Iteration 10 :    32 unrouted : 0 seconds
I1212: Iteration 11 :    32 unrouted : 0 seconds
I1212: Iteration 12 :    28 unrouted : 0 seconds
I1212: Iteration 13 :    28 unrouted : 0 seconds
I1212: Iteration 14 :    28 unrouted : 0 seconds
I1212: Iteration 15 :    28 unrouted : 0 seconds
I1212: Iteration 16 :    28 unrouted : 0 seconds
I1212: Iteration 17 :    28 unrouted : 1 seconds
I1212: Iteration 18 :    26 unrouted : 0 seconds
I1212: Iteration 19 :    26 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 14
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 29 seconds
 total           359672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 19 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 18 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 13:32:44 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
running SynthesisCompile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(48): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(52): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(80): actual bit length 1 differs from formal bit length 8 for port data_out. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(71): Register \eeprom/reset_71 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 679 of 7680 (8 % )
SB_CARRY => 454
SB_DFF => 413
SB_DFFE => 57
SB_DFFESR => 119
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 2388
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 662
  Net : eeprom/i2c/i2c_clk, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n12502, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 44
  Net : neopxl_color_23__I_0/n27838, loads : 43
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 42
  Net : neopxl_color_23__I_0/n10, loads : 41
  Net : neopxl_color_23__I_0/n10_adj_4032, loads : 41
  Net : neopxl_color_23__I_0/n20017, loads : 38
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 37
  Net : neopxl_color_23__I_0/n15384, loads : 37
  Net : eeprom/baudrate_24, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.676 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.547 MHz|   177 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 291.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 28.964  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 29 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state_i0_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2388
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	454
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	2393
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	676

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	499
        LUT, DFF and CARRY	:	180
    Combinational LogicCells
        Only LUT         	:	1442
        CARRY Only       	:	224
        LUT with CARRY   	:	272
    LogicCells                  :	2617/7680
    PLBs                        :	372/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 7.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 17.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 161.7 (sec)

Final Design Statistics
    Number of LUTs      	:	2393
    Number of DFFs      	:	679
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	676
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2617/7680
    PLBs                        :	443/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.11 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 82.67 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 188.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10014
used logic cells: 2617
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 10014
used logic cells: 2617
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 14
I1209: Started routing
I1223: Total Nets : 3076 
I1212: Iteration  1 :  1150 unrouted : 6 seconds
I1212: Iteration  2 :   453 unrouted : 4 seconds
I1212: Iteration  3 :   285 unrouted : 2 seconds
I1212: Iteration  4 :   167 unrouted : 0 seconds
I1212: Iteration  5 :   122 unrouted : 1 seconds
I1212: Iteration  6 :    64 unrouted : 0 seconds
I1212: Iteration  7 :    56 unrouted : 0 seconds
I1212: Iteration  8 :    38 unrouted : 0 seconds
I1212: Iteration  9 :    36 unrouted : 1 seconds
I1212: Iteration 10 :    28 unrouted : 0 seconds
I1212: Iteration 11 :    24 unrouted : 0 seconds
I1212: Iteration 12 :    20 unrouted : 0 seconds
I1212: Iteration 13 :    20 unrouted : 0 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    18 unrouted : 0 seconds
I1212: Iteration 16 :    18 unrouted : 0 seconds
I1212: Iteration 17 :    18 unrouted : 0 seconds
I1212: Iteration 18 :    18 unrouted : 0 seconds
I1212: Iteration 19 :    18 unrouted : 1 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 32 seconds
 total           359636K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 19 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 19 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 14:26:43 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 763 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 493
SB_DFFE => 62
SB_DFFESR => 119
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3143
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 739
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n11972, loads : 63
  Net : eeprom/baudrate_2, loads : 57
  Net : neopxl_color_23__I_0/n26031, loads : 57
  Net : eeprom/baudrate_4, loads : 56
  Net : eeprom/baudrate_3, loads : 53
  Net : eeprom/baudrate_8, loads : 52
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 51
  Net : eeprom/baudrate_7, loads : 47
  Net : eeprom/baudrate_5, loads : 45
  Net : eeprom/baudrate_6, loads : 43
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.679 MHz|   238 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 319.285  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.224  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 31 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state_i0_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3143
    Number of DFFs      	:	763
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3151
    Number of DFFs      	:	763
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	694

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	583
        LUT, DFF and CARRY	:	180
    Combinational LogicCells
        Only LUT         	:	2098
        CARRY Only       	:	224
        LUT with CARRY   	:	290
    LogicCells                  :	3375/7680
    PLBs                        :	466/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 12.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 24.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 204.9 (sec)

Final Design Statistics
    Number of LUTs      	:	3151
    Number of DFFs      	:	763
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	694
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3375/7680
    PLBs                        :	538/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.62 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 92.74 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 243.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14257
used logic cells: 3375
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14257
used logic cells: 3375
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 3999 
I1212: Iteration  1 :  1702 unrouted : 10 seconds
I1212: Iteration  2 :   738 unrouted : 6 seconds
I1212: Iteration  3 :   474 unrouted : 3 seconds
I1212: Iteration  4 :   306 unrouted : 2 seconds
I1212: Iteration  5 :   210 unrouted : 1 seconds
I1212: Iteration  6 :   143 unrouted : 0 seconds
I1212: Iteration  7 :    88 unrouted : 1 seconds
I1212: Iteration  8 :    54 unrouted : 0 seconds
I1212: Iteration  9 :    39 unrouted : 0 seconds
I1212: Iteration 10 :    33 unrouted : 0 seconds
I1212: Iteration 11 :    29 unrouted : 0 seconds
I1212: Iteration 12 :    27 unrouted : 1 seconds
I1212: Iteration 13 :    24 unrouted : 0 seconds
I1212: Iteration 14 :    20 unrouted : 0 seconds
I1212: Iteration 15 :    20 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 25
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 45 seconds
 total           373940K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 15:09:12 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_65 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/id is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 8 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 9 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 10 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 11 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 12 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 13 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 14 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 15 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 16 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 17 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 18 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 19 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 20 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 21 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 22 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 23 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 24 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 25 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 26 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 27 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 28 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 29 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 30 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 31 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state_i0_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state_i0_i1 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i40 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/rw_67 is stuck at One. VDB-5014
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/saved_addr__i1 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 629 of 7680 (8 % )
SB_CARRY => 180
SB_DFF => 400
SB_DFFE => 63
SB_DFFESR => 79
SB_DFFESS => 12
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 11
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1728
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 614
  Net : eeprom/i2c/i2c_clk, loads : 17
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n1694, loads : 70
  Net : neopxl_color_23__I_0/n10178, loads : 55
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_1, loads : 51
  Net : neopxl_color_23__I_0/n20592, loads : 48
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 43
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 43
  Net : neopxl_color_23__I_0/n20627, loads : 42
  Net : neopxl_color_23__I_0/n20640, loads : 41
  Net : neopxl_color_23__I_0/n20647, loads : 41
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 36
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.676 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   16.368 MHz|    39  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 244.398  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 9.753  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1728
    Number of DFFs      	:	629
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	180
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1735
    Number of DFFs      	:	629
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	402

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	480
        LUT, DFF and CARRY	:	149
    Combinational LogicCells
        Only LUT         	:	1076
        CARRY Only       	:	223
        LUT with CARRY   	:	30
    LogicCells                  :	1958/7680
    PLBs                        :	274/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 10.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 133.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1735
    Number of DFFs      	:	629
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	402
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1958/7680
    PLBs                        :	326/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 16.33 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 95.42 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 150.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 7926
used logic cells: 1958
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 7926
used logic cells: 1958
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 2054 
I1212: Iteration  1 :   563 unrouted : 7 seconds
I1212: Iteration  2 :   113 unrouted : 3 seconds
I1212: Iteration  3 :    45 unrouted : 1 seconds
I1212: Iteration  4 :    13 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 27 seconds
 total           351352K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 17 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 15:18:16 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 8 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 9 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 10 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 11 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 12 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 13 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 14 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 15 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 16 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 17 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 18 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 19 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 20 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 21 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 22 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 23 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 24 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 25 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 26 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 27 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 28 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 29 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 30 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 31 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 699 of 7680 (9 % )
SB_CARRY => 211
SB_DFF => 435
SB_DFFE => 54
SB_DFFESR => 119
SB_DFFESS => 14
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1834
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 675
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n21682, loads : 64
  Net : neopxl_color_23__I_0/n21701, loads : 64
  Net : neopxl_color_23__I_0/n10689, loads : 63
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 43
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_1, loads : 38
  Net : neopxl_color_23__I_0/n13401, loads : 36
  Net : neopxl_color_23__I_0/n17641, loads : 35
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 35
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   16.300 MHz|    39  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 246.309  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.223  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1834
    Number of DFFs      	:	699
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	211
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1843
    Number of DFFs      	:	699
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	434

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	520
        LUT, DFF and CARRY	:	179
    Combinational LogicCells
        Only LUT         	:	1113
        CARRY Only       	:	224
        LUT with CARRY   	:	31
    LogicCells                  :	2067/7680
    PLBs                        :	288/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 11.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 145.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1843
    Number of DFFs      	:	699
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	434
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2067/7680
    PLBs                        :	354/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 17.05 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 97.54 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 162.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9247
used logic cells: 2067
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 9247
used logic cells: 2067
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 2221 
I1212: Iteration  1 :   502 unrouted : 8 seconds
I1212: Iteration  2 :    78 unrouted : 4 seconds
I1212: Iteration  3 :    16 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 14
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 29 seconds
 total           353252K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 15 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 17 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 15:29:56 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(98): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(72): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(74): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(84): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(117): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(98): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(131): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(140): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_38. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(305): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(176): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 763 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 493
SB_DFFE => 62
SB_DFFESR => 119
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 12
SB_DFFSS => 61
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3145
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 739
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n11972, loads : 63
  Net : eeprom/baudrate_4, loads : 58
  Net : eeprom/baudrate_2, loads : 58
  Net : neopxl_color_23__I_0/n26105, loads : 57
  Net : eeprom/baudrate_3, loads : 53
  Net : eeprom/baudrate_8, loads : 52
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 51
  Net : eeprom/baudrate_7, loads : 47
  Net : eeprom/baudrate_5, loads : 46
  Net : eeprom/baudrate_6, loads : 43
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.700 MHz|   236 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.484  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.577  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 31 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.state_i0_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3145
    Number of DFFs      	:	763
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3153
    Number of DFFs      	:	763
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	694

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	583
        LUT, DFF and CARRY	:	180
    Combinational LogicCells
        Only LUT         	:	2100
        CARRY Only       	:	224
        LUT with CARRY   	:	290
    LogicCells                  :	3377/7680
    PLBs                        :	465/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 12.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 26.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 188.6 (sec)

Final Design Statistics
    Number of LUTs      	:	3153
    Number of DFFs      	:	763
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	694
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3377/7680
    PLBs                        :	531/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.47 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 87.78 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 229.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 13890
used logic cells: 3377
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 13890
used logic cells: 3377
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 3997 
I1212: Iteration  1 :  1766 unrouted : 11 seconds
I1212: Iteration  2 :   813 unrouted : 7 seconds
I1212: Iteration  3 :   542 unrouted : 3 seconds
I1212: Iteration  4 :   346 unrouted : 2 seconds
I1212: Iteration  5 :   230 unrouted : 1 seconds
I1212: Iteration  6 :   142 unrouted : 1 seconds
I1212: Iteration  7 :    90 unrouted : 1 seconds
I1212: Iteration  8 :    69 unrouted : 0 seconds
I1212: Iteration  9 :    42 unrouted : 0 seconds
I1212: Iteration 10 :    32 unrouted : 1 seconds
I1212: Iteration 11 :    30 unrouted : 0 seconds
I1212: Iteration 12 :    26 unrouted : 1 seconds
I1212: Iteration 13 :    26 unrouted : 0 seconds
I1212: Iteration 14 :    24 unrouted : 0 seconds
I1212: Iteration 15 :    20 unrouted : 1 seconds
I1212: Iteration 16 :    20 unrouted : 0 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 30
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 50 seconds
 total           373992K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 16:17:31 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(179): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 378
SB_DFFE => 71
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3192
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 254
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2375, loads : 178
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 124
  Net : n1458, loads : 102
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2478_3, loads : 81
  Net : neopxl_color_23__I_0/n13782, loads : 66
  Net : eeprom/baudrate_4, loads : 58
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 52
  Net : eeprom/baudrate_2, loads : 50
  Net : eeprom/baudrate_3, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.730 MHz|   234 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 317.996  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.897  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i155:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3192
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3196
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	584
        LUT, DFF and CARRY	:	171
    Combinational LogicCells
        Only LUT         	:	2142
        CARRY Only       	:	8
        LUT with CARRY   	:	299
    LogicCells                  :	3204/7680
    PLBs                        :	448/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 27.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 220.1 (sec)

Final Design Statistics
    Number of LUTs      	:	3196
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3204/7680
    PLBs                        :	538/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.57 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 91.44 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 261.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14360
used logic cells: 3204
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14360
used logic cells: 3204
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4041 
I1212: Iteration  1 :  1759 unrouted : 11 seconds
I1212: Iteration  2 :   806 unrouted : 7 seconds
I1212: Iteration  3 :   512 unrouted : 4 seconds
I1212: Iteration  4 :   362 unrouted : 2 seconds
I1212: Iteration  5 :   228 unrouted : 1 seconds
I1212: Iteration  6 :   161 unrouted : 1 seconds
I1212: Iteration  7 :   103 unrouted : 0 seconds
I1212: Iteration  8 :    70 unrouted : 0 seconds
I1212: Iteration  9 :    44 unrouted : 0 seconds
I1212: Iteration 10 :    28 unrouted : 0 seconds
I1212: Iteration 11 :    22 unrouted : 0 seconds
I1212: Iteration 12 :    20 unrouted : 0 seconds
I1212: Iteration 13 :    18 unrouted : 0 seconds
I1212: Iteration 14 :    16 unrouted : 0 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    16 unrouted : 0 seconds
I1212: Iteration 19 :    16 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 29
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 49 seconds
 total           372416K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 28 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 24 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 16:39:37 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(179): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 378
SB_DFFE => 71
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3195
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 254
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2375, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 121
  Net : n1458, loads : 105
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2478_3, loads : 81
  Net : neopxl_color_23__I_0/n13782, loads : 63
  Net : eeprom/baudrate_4, loads : 58
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 52
  Net : eeprom/baudrate_3, loads : 51
  Net : eeprom/baudrate_2, loads : 51
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.719 MHz|   235 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.418  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 30.751  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 30 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i155:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3195
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3199
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	584
        LUT, DFF and CARRY	:	171
    Combinational LogicCells
        Only LUT         	:	2145
        CARRY Only       	:	8
        LUT with CARRY   	:	299
    LogicCells                  :	3207/7680
    PLBs                        :	450/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 25.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 201.2 (sec)

Final Design Statistics
    Number of LUTs      	:	3199
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3207/7680
    PLBs                        :	498/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.59 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 92.50 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 240.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14517
used logic cells: 3207
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14517
used logic cells: 3207
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 4044 
I1212: Iteration  1 :  1793 unrouted : 11 seconds
I1212: Iteration  2 :   787 unrouted : 6 seconds
I1212: Iteration  3 :   508 unrouted : 4 seconds
I1212: Iteration  4 :   323 unrouted : 1 seconds
I1212: Iteration  5 :   203 unrouted : 2 seconds
I1212: Iteration  6 :   149 unrouted : 1 seconds
I1212: Iteration  7 :    95 unrouted : 0 seconds
I1212: Iteration  8 :    73 unrouted : 0 seconds
I1212: Iteration  9 :    40 unrouted : 1 seconds
I1212: Iteration 10 :    28 unrouted : 0 seconds
I1212: Iteration 11 :    22 unrouted : 0 seconds
I1212: Iteration 12 :    22 unrouted : 0 seconds
I1212: Iteration 13 :    20 unrouted : 1 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    18 unrouted : 0 seconds
I1212: Iteration 16 :    18 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 29
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 47 seconds
 total           372456K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 27 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 24 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 17:07:42 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(179): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 378
SB_DFFE => 71
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3189
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 254
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2375, loads : 178
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 124
  Net : n1458, loads : 102
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2478_3, loads : 81
  Net : neopxl_color_23__I_0/n13782, loads : 63
  Net : eeprom/baudrate_4, loads : 58
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 52
  Net : eeprom/baudrate_3, loads : 50
  Net : eeprom/baudrate_2, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.719 MHz|   235 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.379  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 30.127  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 30 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i155:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3189
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3193
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	584
        LUT, DFF and CARRY	:	171
    Combinational LogicCells
        Only LUT         	:	2139
        CARRY Only       	:	8
        LUT with CARRY   	:	299
    LogicCells                  :	3201/7680
    PLBs                        :	450/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 10.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 23.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 190.3 (sec)

Final Design Statistics
    Number of LUTs      	:	3193
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3201/7680
    PLBs                        :	503/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.56 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 83.82 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 226.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14252
used logic cells: 3201
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14252
used logic cells: 3201
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 4039 
I1212: Iteration  1 :  1770 unrouted : 9 seconds
I1212: Iteration  2 :   789 unrouted : 6 seconds
I1212: Iteration  3 :   521 unrouted : 3 seconds
I1212: Iteration  4 :   367 unrouted : 2 seconds
I1212: Iteration  5 :   261 unrouted : 1 seconds
I1212: Iteration  6 :   164 unrouted : 1 seconds
I1212: Iteration  7 :   101 unrouted : 0 seconds
I1212: Iteration  8 :    68 unrouted : 0 seconds
I1212: Iteration  9 :    47 unrouted : 1 seconds
I1212: Iteration 10 :    33 unrouted : 0 seconds
I1212: Iteration 11 :    30 unrouted : 0 seconds
I1212: Iteration 12 :    22 unrouted : 1 seconds
I1212: Iteration 13 :    18 unrouted : 0 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :    10 unrouted : 1 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 26
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 43 seconds
 total           372284K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 24 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 17:20:58 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(179): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 380
SB_DFFE => 69
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3220
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 228
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2375, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 121
  Net : n1458, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2478_3, loads : 81
  Net : neopxl_color_23__I_0/n13769, loads : 62
  Net : eeprom/baudrate_4, loads : 58
  Net : eeprom/baudrate_3, loads : 51
  Net : eeprom/baudrate_2, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.740 MHz|   233 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 317.758  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.056  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 31 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3220
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3223
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	477

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	583
        LUT, DFF and CARRY	:	172
    Combinational LogicCells
        Only LUT         	:	2170
        CARRY Only       	:	7
        LUT with CARRY   	:	298
    LogicCells                  :	3230/7680
    PLBs                        :	450/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 12.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 25.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 213.1 (sec)

Final Design Statistics
    Number of LUTs      	:	3223
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	477
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3230/7680
    PLBs                        :	505/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.73 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 84.79 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 252.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14254
used logic cells: 3230
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14254
used logic cells: 3230
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 4073 
I1212: Iteration  1 :  1738 unrouted : 12 seconds
I1212: Iteration  2 :   747 unrouted : 6 seconds
I1212: Iteration  3 :   497 unrouted : 3 seconds
I1212: Iteration  4 :   305 unrouted : 2 seconds
I1212: Iteration  5 :   212 unrouted : 2 seconds
I1212: Iteration  6 :   140 unrouted : 0 seconds
I1212: Iteration  7 :    99 unrouted : 1 seconds
I1212: Iteration  8 :    67 unrouted : 0 seconds
I1212: Iteration  9 :    54 unrouted : 0 seconds
I1212: Iteration 10 :    36 unrouted : 1 seconds
I1212: Iteration 11 :    30 unrouted : 0 seconds
I1212: Iteration 12 :    28 unrouted : 0 seconds
I1212: Iteration 13 :    26 unrouted : 1 seconds
I1212: Iteration 14 :    26 unrouted : 0 seconds
I1212: Iteration 15 :    26 unrouted : 0 seconds
I1212: Iteration 16 :    26 unrouted : 0 seconds
I1212: Iteration 17 :    18 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 30
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 49 seconds
 total           372544K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 22 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 17:34:24 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(52): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_44. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_70 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 389
SB_DFFE => 60
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3179
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 285
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 181
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 126
  Net : n1455, loads : 99
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n14300, loads : 61
  Net : eeprom/baudrate_4, loads : 58
  Net : eeprom/baudrate_8, loads : 52
  Net : eeprom/baudrate_2, loads : 51
  Net : eeprom/baudrate_3, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.731 MHz|   234 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.133  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.860  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i133:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i132:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i135:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i130:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i141:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i111:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i136:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i137:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i139:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i134:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i131:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i144:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i129:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i110:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i112:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i113:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i128:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i138:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i143:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i142:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i145:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i140:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3179
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3182
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	584
        LUT, DFF and CARRY	:	171
    Combinational LogicCells
        Only LUT         	:	2128
        CARRY Only       	:	8
        LUT with CARRY   	:	299
    LogicCells                  :	3190/7680
    PLBs                        :	452/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 25.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 220.6 (sec)

Final Design Statistics
    Number of LUTs      	:	3182
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3190/7680
    PLBs                        :	513/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.61 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 74.31 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 259.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 13771
used logic cells: 3190
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 13771
used logic cells: 3190
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 4035 
I1212: Iteration  1 :  1738 unrouted : 11 seconds
I1212: Iteration  2 :   772 unrouted : 6 seconds
I1212: Iteration  3 :   493 unrouted : 4 seconds
I1212: Iteration  4 :   318 unrouted : 1 seconds
I1212: Iteration  5 :   196 unrouted : 1 seconds
I1212: Iteration  6 :   145 unrouted : 1 seconds
I1212: Iteration  7 :   101 unrouted : 1 seconds
I1212: Iteration  8 :    61 unrouted : 0 seconds
I1212: Iteration  9 :    40 unrouted : 0 seconds
I1212: Iteration 10 :    26 unrouted : 1 seconds
I1212: Iteration 11 :    26 unrouted : 0 seconds
I1212: Iteration 12 :    24 unrouted : 0 seconds
I1212: Iteration 13 :    22 unrouted : 0 seconds
I1212: Iteration 14 :    16 unrouted : 1 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :    10 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 28
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 47 seconds
 total           372232K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 17:44:08 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_44. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 380
SB_DFFE => 69
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3229
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 230
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 121
  Net : n1459, loads : 107
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n13772, loads : 62
  Net : eeprom/baudrate_4, loads : 58
  Net : eeprom/baudrate_2, loads : 51
  Net : eeprom/baudrate_3, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.731 MHz|   234 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.148  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.422  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 31 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3229
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3232
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	583
        LUT, DFF and CARRY	:	172
    Combinational LogicCells
        Only LUT         	:	2179
        CARRY Only       	:	8
        LUT with CARRY   	:	298
    LogicCells                  :	3240/7680
    PLBs                        :	452/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 25.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 228.1 (sec)

Final Design Statistics
    Number of LUTs      	:	3232
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3240/7680
    PLBs                        :	541/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.46 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 98.88 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 267.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14416
used logic cells: 3240
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14416
used logic cells: 3240
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4078 
I1212: Iteration  1 :  1769 unrouted : 11 seconds
I1212: Iteration  2 :   800 unrouted : 8 seconds
I1212: Iteration  3 :   515 unrouted : 4 seconds
I1212: Iteration  4 :   325 unrouted : 2 seconds
I1212: Iteration  5 :   242 unrouted : 1 seconds
I1212: Iteration  6 :   131 unrouted : 2 seconds
I1212: Iteration  7 :    76 unrouted : 0 seconds
I1212: Iteration  8 :    54 unrouted : 1 seconds
I1212: Iteration  9 :    38 unrouted : 0 seconds
I1212: Iteration 10 :    36 unrouted : 0 seconds
I1212: Iteration 11 :    26 unrouted : 1 seconds
I1212: Iteration 12 :    26 unrouted : 0 seconds
I1212: Iteration 13 :    26 unrouted : 0 seconds
I1212: Iteration 14 :    26 unrouted : 1 seconds
I1212: Iteration 15 :    26 unrouted : 0 seconds
I1212: Iteration 16 :    24 unrouted : 1 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    12 unrouted : 0 seconds
I1212: Iteration 19 :     8 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 33
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 52 seconds
 total           372708K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 17:54:31 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(49): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(53): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_46. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(72): Register \eeprom/reset_71 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 755 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 380
SB_DFFE => 69
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3173
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 731
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 277
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2379, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 120
  Net : neopxl_color_23__I_0/n1461, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2482_3, loads : 81
  Net : neopxl_color_23__I_0/n13838, loads : 63
  Net : eeprom/baudrate_4, loads : 58
  Net : eeprom/baudrate_2, loads : 52
  Net : eeprom/baudrate_3, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.616 MHz|   244 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 321.621  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 35.456  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i155:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3173
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3178
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	583
        LUT, DFF and CARRY	:	172
    Combinational LogicCells
        Only LUT         	:	2125
        CARRY Only       	:	8
        LUT with CARRY   	:	298
    LogicCells                  :	3186/7680
    PLBs                        :	451/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 12.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 27.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 211.9 (sec)

Final Design Statistics
    Number of LUTs      	:	3178
    Number of DFFs      	:	755
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3186/7680
    PLBs                        :	511/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.33 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 76.21 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 254.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14222
used logic cells: 3186
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14222
used logic cells: 3186
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4030 
I1212: Iteration  1 :  1695 unrouted : 11 seconds
I1212: Iteration  2 :   794 unrouted : 7 seconds
I1212: Iteration  3 :   531 unrouted : 3 seconds
I1212: Iteration  4 :   318 unrouted : 2 seconds
I1212: Iteration  5 :   213 unrouted : 1 seconds
I1212: Iteration  6 :   140 unrouted : 1 seconds
I1212: Iteration  7 :    79 unrouted : 0 seconds
I1212: Iteration  8 :    52 unrouted : 1 seconds
I1212: Iteration  9 :    29 unrouted : 0 seconds
I1212: Iteration 10 :    14 unrouted : 0 seconds
I1212: Iteration 11 :    12 unrouted : 0 seconds
I1212: Iteration 12 :    12 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 1 seconds
I1212: Iteration 14 :    12 unrouted : 0 seconds
I1212: Iteration 15 :    12 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     4 unrouted : 1 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 29
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 48 seconds
 total           372156K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 27 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:08:46 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
running Synthesis                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(57): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(65): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_46. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(80): Register \eeprom/reset_64 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 756 of 7680 (9 % )
SB_CARRY => 472
SB_DFF => 316
SB_DFFE => 134
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3148
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 732
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 233
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2379, loads : 176
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 122
  Net : n1452, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2482_3, loads : 81
  Net : neopxl_color_23__I_0/n37322, loads : 61
  Net : eeprom/baudrate_4, loads : 59
  Net : eeprom/baudrate_2, loads : 55
  Net : eeprom/baudrate_3, loads : 50
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.698 MHz|   236 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.574  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 32.103  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i71:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i54:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i72:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i78:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i73:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i76:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i179:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i151:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i143:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i62:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i147:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i190:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i153:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i146:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i148:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i150:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i189:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i185:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i181:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i184:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i182:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i75:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i51:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i183:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i53:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i161:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i162:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i131:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i57:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i137:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i66:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i67:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i55:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i64:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i158:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i187:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i65:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i68:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i69:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i132:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i70:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i141:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i160:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i152:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i130:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i60:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i188:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i50:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i49:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i163:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i154:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i155:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i144:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i180:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i77:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i157:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i142:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i138:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i145:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i136:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i159:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i135:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i156:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i134:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i139:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i133:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i140:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i164:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i129:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i63:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i149:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i186:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i61:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i74:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3148
    Number of DFFs      	:	756
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	472
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.3 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3150
    Number of DFFs      	:	756
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	584
        LUT, DFF and CARRY	:	172
    Combinational LogicCells
        Only LUT         	:	2096
        CARRY Only       	:	8
        LUT with CARRY   	:	298
    LogicCells                  :	3158/7680
    PLBs                        :	454/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 12.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 25.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 238.6 (sec)

Final Design Statistics
    Number of LUTs      	:	3150
    Number of DFFs      	:	756
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3158/7680
    PLBs                        :	503/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.67 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 75.48 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 278.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14265
used logic cells: 3158
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14265
used logic cells: 3158
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 4011 
I1212: Iteration  1 :  1718 unrouted : 12 seconds
I1212: Iteration  2 :   753 unrouted : 8 seconds
I1212: Iteration  3 :   496 unrouted : 3 seconds
I1212: Iteration  4 :   303 unrouted : 2 seconds
I1212: Iteration  5 :   233 unrouted : 1 seconds
I1212: Iteration  6 :   165 unrouted : 1 seconds
I1212: Iteration  7 :    83 unrouted : 1 seconds
I1212: Iteration  8 :    56 unrouted : 0 seconds
I1212: Iteration  9 :    42 unrouted : 1 seconds
I1212: Iteration 10 :    32 unrouted : 0 seconds
I1212: Iteration 11 :    26 unrouted : 0 seconds
I1212: Iteration 12 :    21 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 1 seconds
I1212: Iteration 14 :    16 unrouted : 0 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 31
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 49 seconds
 total           371940K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:18:32 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(57): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(65): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_46. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(80): Register \eeprom/reset_64 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 8 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 9 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 10 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 11 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 12 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 13 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 14 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 15 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 16 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 17 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 18 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 19 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 20 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 21 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 22 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 23 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 24 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 25 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 26 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 27 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 28 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 29 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 30 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 31 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 692 of 7680 (9 % )
SB_CARRY => 211
SB_DFF => 322
SB_DFFE => 64
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1934
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 668
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 275
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2379, loads : 180
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 125
  Net : neopxl_color_23__I_0/n1452, loads : 102
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2482_3, loads : 81
  Net : neopxl_color_23__I_0/n12320, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 51
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 49
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 38
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   16.054 MHz|    39  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 246.844  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.621  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i75:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i74:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i179:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i71:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i180:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i76:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i181:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i78:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i72:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i182:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i67:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i73:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i69:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i70:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i68:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i77:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1934
    Number of DFFs      	:	692
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	211
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1936
    Number of DFFs      	:	692
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	238

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	521
        LUT, DFF and CARRY	:	171
    Combinational LogicCells
        Only LUT         	:	1205
        CARRY Only       	:	28
        LUT with CARRY   	:	39
    LogicCells                  :	1964/7680
    PLBs                        :	301/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 12.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 147.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1936
    Number of DFFs      	:	692
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	238
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1964/7680
    PLBs                        :	360/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 21.98 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 102.98 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 166.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9607
used logic cells: 1964
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9607
used logic cells: 1964
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

running routerI1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 2340 
I1212: Iteration  1 :   633 unrouted : 7 seconds
I1212: Iteration  2 :   138 unrouted : 4 seconds
I1212: Iteration  3 :    29 unrouted : 1 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 27 seconds
 total           352312K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 16 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 17 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:24:30 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(57): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(65): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(80): Register \eeprom/reset_64 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 8 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 9 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 10 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 11 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 12 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 13 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 14 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 15 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 16 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 17 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 18 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 19 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 20 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 21 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 22 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 23 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 24 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 25 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 26 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 27 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 28 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 29 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 30 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 31 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 692 of 7680 (9 % )
SB_CARRY => 211
SB_DFF => 323
SB_DFFE => 63
SB_DFFER => 24
SB_DFFESR => 109
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1949
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 668
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 237
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : n1450, loads : 131
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 121
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n12290, loads : 62
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 49
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 48
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 40
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   15.528 MHz|    41 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 247.281  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 11.242  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i72:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i74:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i70:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i181:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i179:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i78:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i79:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i75:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i180:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i71:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i69:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i76:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i80:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i73:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i68:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i77:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i182:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i67:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1949
    Number of DFFs      	:	692
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	211
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1951
    Number of DFFs      	:	692
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	237

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	521
        LUT, DFF and CARRY	:	171
    Combinational LogicCells
        Only LUT         	:	1220
        CARRY Only       	:	27
        LUT with CARRY   	:	39
    LogicCells                  :	1978/7680
    PLBs                        :	301/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 12.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 167.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1951
    Number of DFFs      	:	692
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	237
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1978/7680
    PLBs                        :	357/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 22.65 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 80.28 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 185.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 9753
used logic cells: 1978
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 9753
used logic cells: 1978
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 2352 
I1212: Iteration  1 :   595 unrouted : 8 seconds
I1212: Iteration  2 :   144 unrouted : 4 seconds
I1212: Iteration  3 :    39 unrouted : 1 seconds
I1212: Iteration  4 :    21 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 15
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 28 seconds
 total           352552K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 15 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:29:51 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(57): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/eeprom.v(65): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(80): Register \eeprom/reset_58 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/id is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/id is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 8 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 9 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 10 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 11 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 12 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 13 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 14 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 15 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 16 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 17 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 18 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 19 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 20 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 21 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 22 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 23 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 24 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 25 of Register \eeprom/baudrate is stuck at One
WARNING - synthesis: Bit 26 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 27 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 28 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 29 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 30 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 31 of Register \eeprom/baudrate is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state_i0_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state_i0_i1 is stuck at One. VDB-5014
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 624 of 7680 (8 % )
SB_CARRY => 180
SB_DFF => 345
SB_DFFE => 80
SB_DFFESR => 77
SB_DFFESS => 13
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 11
SB_DFFSS => 95
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1756
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 608
  Net : eeprom/i2c/i2c_clk, loads : 18
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 161
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 73
  Net : neopxl_color_23__I_0/n11971, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 47
  Net : neopxl_color_23__I_0/n1932, loads : 47
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 46
  Net : neopxl_color_23__I_0/rx/rx_data_ready, loads : 42
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 36
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2375, loads : 36
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.676 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   15.988 MHz|    39 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 246.031  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.214  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i64:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i50:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i46:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i55:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i65:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i45:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i33:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i47:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i36:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i40:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i48:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i42:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i63:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i37:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i35:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i61:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i54:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i41:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i51:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i39:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i49:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i32:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i38:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i53:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i34:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i66:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i60:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i57:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i62:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1756
    Number of DFFs      	:	624
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	180
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1760
    Number of DFFs      	:	624
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	207

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	483
        LUT, DFF and CARRY	:	141
    Combinational LogicCells
        Only LUT         	:	1098
        CARRY Only       	:	28
        LUT with CARRY   	:	38
    LogicCells                  :	1788/7680
    PLBs                        :	283/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 10.7 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:32:45 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(57): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(80): Register \eeprom/reset_64 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 780 of 7680 (10 % )
SB_CARRY => 496
SB_DFF => 395
SB_DFFE => 55
SB_DFFER => 24
SB_DFFESR => 133
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3225
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 756
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 249
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 120
  Net : n1447, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n14249, loads : 61
  Net : eeprom/baudrate_4, loads : 57
  Net : eeprom/baudrate_2, loads : 52
  Net : eeprom/baudrate_8, loads : 50
  Net : eeprom/baudrate_3, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.743 MHz|   233 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.180  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 32.584  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i107:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i110:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i113:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i109:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i108:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i112:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i111:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3225
    Number of DFFs      	:	780
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	496
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3227
    Number of DFFs      	:	780
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	523

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	585
        LUT, DFF and CARRY	:	195
    Combinational LogicCells
        Only LUT         	:	2148
        CARRY Only       	:	29
        LUT with CARRY   	:	299
    LogicCells                  :	3256/7680
    PLBs                        :	466/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 24.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 203.1 (sec)

Final Design Statistics
    Number of LUTs      	:	3227
    Number of DFFs      	:	780
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	523
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3256/7680
    PLBs                        :	516/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.54 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 75.23 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 241.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14887
used logic cells: 3256
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14887
used logic cells: 3256
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4099 
I1212: Iteration  1 :  1759 unrouted : 10 seconds
I1212: Iteration  2 :   779 unrouted : 8 seconds
I1212: Iteration  3 :   509 unrouted : 3 seconds
I1212: Iteration  4 :   316 unrouted : 2 seconds
I1212: Iteration  5 :   203 unrouted : 1 seconds
I1212: Iteration  6 :   117 unrouted : 1 seconds
I1212: Iteration  7 :    76 unrouted : 0 seconds
I1212: Iteration  8 :    55 unrouted : 0 seconds
I1212: Iteration  9 :    38 unrouted : 1 seconds
I1212: Iteration 10 :    26 unrouted : 0 seconds
I1212: Iteration 11 :    24 unrouted : 1 seconds
I1212: Iteration 12 :    24 unrouted : 0 seconds
I1212: Iteration 13 :    24 unrouted : 0 seconds
I1212: Iteration 14 :    24 unrouted : 1 seconds
I1212: Iteration 15 :    24 unrouted : 0 seconds
I1212: Iteration 16 :    22 unrouted : 0 seconds
I1212: Iteration 17 :    20 unrouted : 1 seconds
I1212: Iteration 18 :    16 unrouted : 0 seconds
I1212: Iteration 19 :    16 unrouted : 0 seconds
I1212: Iteration 20 :     4 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 30
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 50 seconds
 total           372844K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 27 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:42:46 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
ERROR - synthesis: verilog/eeprom.v(33): part-select of memory bytes is not allowed. VERI-1096
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:43:20 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
running Synthesis                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(60): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(83): Register \eeprom/reset_58 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 740 of 7680 (9 % )
SB_CARRY => 496
SB_DFF => 324
SB_DFFE => 86
SB_DFFER => 24
SB_DFFESR => 133
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3154
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 716
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 235
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 121
  Net : n1447, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n37897, loads : 61
  Net : eeprom/baudrate_4, loads : 57
  Net : eeprom/baudrate_3, loads : 51
  Net : eeprom/baudrate_2, loads : 51
  Net : eeprom/baudrate_8, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.719 MHz|   235 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.387  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 32.165  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i40:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i49:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i38:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i190:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i60:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i34:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i37:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i33:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i36:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i57:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i39:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i47:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i42:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i61:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i48:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i32:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i41:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i46:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i35:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i45:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3154
    Number of DFFs      	:	740
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	496
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3158
    Number of DFFs      	:	740
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	539

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	545
        LUT, DFF and CARRY	:	195
    Combinational LogicCells
        Only LUT         	:	2119
        CARRY Only       	:	45
        LUT with CARRY   	:	299
    LogicCells                  :	3203/7680
    PLBs                        :	456/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 25.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 249.8 (sec)

Final Design Statistics
    Number of LUTs      	:	3158
    Number of DFFs      	:	740
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	539
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3203/7680
    PLBs                        :	511/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.52 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 83.07 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 288.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14113
used logic cells: 3203
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 14113
used logic cells: 3203
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4058 
I1212: Iteration  1 :  1757 unrouted : 11 seconds
I1212: Iteration  2 :   773 unrouted : 6 seconds
I1212: Iteration  3 :   524 unrouted : 3 seconds
I1212: Iteration  4 :   355 unrouted : 2 seconds
I1212: Iteration  5 :   214 unrouted : 1 seconds
I1212: Iteration  6 :   142 unrouted : 1 seconds
I1212: Iteration  7 :    97 unrouted : 1 seconds
I1212: Iteration  8 :    51 unrouted : 0 seconds
I1212: Iteration  9 :    36 unrouted : 0 seconds
I1212: Iteration 10 :    26 unrouted : 0 seconds
I1212: Iteration 11 :    20 unrouted : 0 seconds
I1212: Iteration 12 :    20 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 1 seconds
I1212: Iteration 14 :    14 unrouted : 0 seconds
I1212: Iteration 15 :    14 unrouted : 0 seconds
I1212: Iteration 16 :    12 unrouted : 0 seconds
I1212: Iteration 17 :    12 unrouted : 0 seconds
I1212: Iteration 18 :    10 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 26
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 46 seconds
 total           372284K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 25 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 22 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:51:15 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(60): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(83): Register \eeprom/reset_58 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 740 of 7680 (9 % )
SB_CARRY => 496
SB_DFF => 321
SB_DFFE => 89
SB_DFFER => 24
SB_DFFESR => 133
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3196
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 716
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 232
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 120
  Net : neopxl_color_23__I_0/n1447, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n38766, loads : 61
  Net : eeprom/baudrate_4, loads : 58
  Net : eeprom/baudrate_8, loads : 52
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 52
  Net : eeprom/baudrate_3, loads : 51
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.718 MHz|   235 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.629  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 33.215  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 33 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i189:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i40:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i36:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i46:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i39:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i37:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i47:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i60:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i41:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i55:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i57:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i35:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i42:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i50:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i45:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i32:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i188:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i190:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i113:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i187:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i49:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i48:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i33:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i34:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i38:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3196
    Number of DFFs      	:	740
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	496
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3198
    Number of DFFs      	:	740
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	502

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	545
        LUT, DFF and CARRY	:	195
    Combinational LogicCells
        Only LUT         	:	2159
        CARRY Only       	:	8
        LUT with CARRY   	:	299
    LogicCells                  :	3206/7680
    PLBs                        :	456/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 26.4 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:54:08 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
running SynthesisThe -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(60): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(83): Register \eeprom/reset_60 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 741 of 7680 (9 % )
SB_CARRY => 496
SB_DFF => 313
SB_DFFE => 98
SB_DFFER => 24
SB_DFFESR => 133
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3160
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 717
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 235
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 120
  Net : n1447, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n38492, loads : 61
  Net : eeprom/baudrate_4, loads : 59
  Net : eeprom/baudrate_8, loads : 52
  Net : eeprom/baudrate_2, loads : 52
  Net : eeprom/baudrate_3, loads : 51
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.740 MHz|   233 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 317.758  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 33.321  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 33 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i181:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i190:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i111:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i188:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i184:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i186:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i187:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i189:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i182:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i109:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i180:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i110:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i108:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i179:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i183:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i107:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i185:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i112:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3160
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	496
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 18:54:48 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(60): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_43. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(83): Register \eeprom/reset_60 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 741 of 7680 (9 % )
SB_CARRY => 496
SB_DFF => 313
SB_DFFE => 98
SB_DFFER => 24
SB_DFFESR => 133
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3176
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 717
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 234
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2377, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 120
  Net : n1447, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2480_3, loads : 81
  Net : neopxl_color_23__I_0/n38062, loads : 61
  Net : eeprom/baudrate_4, loads : 57
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 51
  Net : eeprom/baudrate_8, loads : 50
  Net : eeprom/baudrate_3, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.730 MHz|   234 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.168  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 31.785  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 31 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i105:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i106:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i111:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i187:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i190:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i83:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i177:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i176:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i186:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i182:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i180:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i184:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i100:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i188:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i168:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i88:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i172:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i174:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i173:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i165:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i109:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i189:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i178:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i169:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i181:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i108:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i101:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i102:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i82:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i110:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i87:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i179:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i90:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i104:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i89:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i170:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i107:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i167:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i183:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i97:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i175:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i98:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i94:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i93:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i171:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i185:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i166:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i96:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i86:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i85:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i92:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i112:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i99:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3176
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	496
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3179
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	523

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	546
        LUT, DFF and CARRY	:	195
    Combinational LogicCells
        Only LUT         	:	2139
        CARRY Only       	:	29
        LUT with CARRY   	:	299
    LogicCells                  :	3208/7680
    PLBs                        :	463/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 11.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 26.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 222.0 (sec)

Final Design Statistics
    Number of LUTs      	:	3179
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	523
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3208/7680
    PLBs                        :	511/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.54 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 76.97 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 262.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14864
used logic cells: 3208
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14864
used logic cells: 3208
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4037 
I1212: Iteration  1 :  1800 unrouted : 12 seconds
I1212: Iteration  2 :   800 unrouted : 6 seconds
I1212: Iteration  3 :   498 unrouted : 4 seconds
I1212: Iteration  4 :   338 unrouted : 2 seconds
I1212: Iteration  5 :   213 unrouted : 1 seconds
I1212: Iteration  6 :   148 unrouted : 1 seconds
I1212: Iteration  7 :   109 unrouted : 0 seconds
I1212: Iteration  8 :    57 unrouted : 0 seconds
I1212: Iteration  9 :    36 unrouted : 1 seconds
I1212: Iteration 10 :    25 unrouted : 0 seconds
I1212: Iteration 11 :    23 unrouted : 0 seconds
I1212: Iteration 12 :    19 unrouted : 1 seconds
I1212: Iteration 13 :    19 unrouted : 0 seconds
I1212: Iteration 14 :    19 unrouted : 0 seconds
I1212: Iteration 15 :    19 unrouted : 0 seconds
I1212: Iteration 16 :    19 unrouted : 1 seconds
I1212: Iteration 17 :    15 unrouted : 0 seconds
I1212: Iteration 18 :    12 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     6 unrouted : 1 seconds
I1212: Iteration 21 :     4 unrouted : 0 seconds
I1212: Iteration 22 :     4 unrouted : 0 seconds
I1212: Iteration 23 :     2 unrouted : 0 seconds
I1212: Iteration 24 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 30
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 50 seconds
 total           372416K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 23 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar  6 19:02:48 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testComs (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(38): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testComs". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(218): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(99): actual bit length 1 differs from formal bit length 24 for port duty. VERI-1330
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(60): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(38): Removing unused instance pll32MHz_inst. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(73): net encoder0_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(75): net encoder1_position_scaled[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(76): net displacement[23] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(85): net current[15] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(118): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(99): net pwm_setpoint does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(132): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_46. VDB-5034
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net encoder0_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder0_position_scaled[0]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[23]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[22]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[21]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[20]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[19]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[18]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[17]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[16]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[15]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[14]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[13]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[12]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[11]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[10]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[9]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[8]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[7]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[6]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[5]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[4]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[3]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[2]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[1]. Patching with GND.
######## Missing driver on net encoder1_position_scaled[0]. Patching with GND.
######## Missing driver on net displacement[23]. Patching with GND.
######## Missing driver on net displacement[22]. Patching with GND.
######## Missing driver on net displacement[21]. Patching with GND.
######## Missing driver on net displacement[20]. Patching with GND.
######## Missing driver on net displacement[19]. Patching with GND.
######## Missing driver on net displacement[18]. Patching with GND.
######## Missing driver on net displacement[17]. Patching with GND.
######## Missing driver on net displacement[16]. Patching with GND.
######## Missing driver on net displacement[15]. Patching with GND.
######## Missing driver on net displacement[14]. Patching with GND.
######## Missing driver on net displacement[13]. Patching with GND.
######## Missing driver on net displacement[12]. Patching with GND.
######## Missing driver on net displacement[11]. Patching with GND.
######## Missing driver on net displacement[10]. Patching with GND.
######## Missing driver on net displacement[9]. Patching with GND.
######## Missing driver on net displacement[8]. Patching with GND.
######## Missing driver on net displacement[7]. Patching with GND.
######## Missing driver on net displacement[6]. Patching with GND.
######## Missing driver on net displacement[5]. Patching with GND.
######## Missing driver on net displacement[4]. Patching with GND.
######## Missing driver on net displacement[3]. Patching with GND.
######## Missing driver on net displacement[2]. Patching with GND.
######## Missing driver on net displacement[1]. Patching with GND.
######## Missing driver on net displacement[0]. Patching with GND.
######## Missing driver on net current[15]. Patching with GND.
######## Missing driver on net current[14]. Patching with GND.
######## Missing driver on net current[13]. Patching with GND.
######## Missing driver on net current[12]. Patching with GND.
######## Missing driver on net current[11]. Patching with GND.
######## Missing driver on net current[10]. Patching with GND.
######## Missing driver on net current[9]. Patching with GND.
######## Missing driver on net current[8]. Patching with GND.
######## Missing driver on net current[7]. Patching with GND.
######## Missing driver on net current[6]. Patching with GND.
######## Missing driver on net current[5]. Patching with GND.
######## Missing driver on net current[4]. Patching with GND.
######## Missing driver on net current[3]. Patching with GND.
######## Missing driver on net current[2]. Patching with GND.
######## Missing driver on net current[1]. Patching with GND.
######## Missing driver on net current[0]. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net pwm_setpoint. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(83): Register \eeprom/reset_60 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\neopxl_color_23__I_0/FRAME_MATCHER.state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 00000000000000000000000000000000 

 00000000000000000000000000000001 

 00000000000000000000000000000010 

 00000000000000000000000000000011 

 00000000000000000000000000000100 

 00000000000000000000000000000101 

 00000000000000000000000000000110 

 00000000000000000000000000000111 

 00000000000000000000000000001000 

original encoding -> new encoding (one-hot encoding)

 00000000000000000000000000000000 -> 000000001

 00000000000000000000000000000001 -> 000000010

 00000000000000000000000000000010 -> 000000100

 00000000000000000000000000000011 -> 000001000

 00000000000000000000000000000100 -> 000010000

 00000000000000000000000000000101 -> 000100000

 00000000000000000000000000000110 -> 001000000

 00000000000000000000000000000111 -> 010000000

 00000000000000000000000000001000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(180): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 741 of 7680 (9 % )
SB_CARRY => 496
SB_DFF => 326
SB_DFFE => 85
SB_DFFER => 24
SB_DFFESR => 133
SB_DFFESS => 118
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFR => 40
SB_DFFS => 1
SB_DFFSR => 11
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 3160
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk16MHz, loads : 717
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset, loads : 232
  Net : neopxl_color_23__I_0/FRAME_MATCHER.i_31__N_2379, loads : 175
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_3, loads : 120
  Net : n1449, loads : 106
  Net : neopxl_color_23__I_0/FRAME_MATCHER.state_31_N_2482_3, loads : 81
  Net : neopxl_color_23__I_0/n14128, loads : 61
  Net : eeprom/baudrate_4, loads : 57
  Net : eeprom/baudrate_2, loads : 52
  Net : eeprom/baudrate_8, loads : 49
  Net : eeprom/baudrate_3, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.731 MHz|   234 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 318.016  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 35.280  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testComs/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ID_READOUT_FSM.state__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i191:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i39:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i41:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i54:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i34:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i35:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i190:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i188:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i50:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i192:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i53:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i111:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i185:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i187:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i37:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i42:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i38:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i32:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i40:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i110:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i33:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i186:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i112:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i189:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i36:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i109:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i51:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i113:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.data_in_frame_0___i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Rx_DV_58:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal neopxl_color_23__I_0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testComs/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3160
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	496
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.2 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	3163
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	539

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	546
        LUT, DFF and CARRY	:	195
    Combinational LogicCells
        Only LUT         	:	2123
        CARRY Only       	:	45
        LUT with CARRY   	:	299
    LogicCells                  :	3208/7680
    PLBs                        :	458/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 12.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 28.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 245.3 (sec)

Final Design Statistics
    Number of LUTs      	:	3163
    Number of DFFs      	:	741
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	539
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3208/7680
    PLBs                        :	514/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 3.56 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 81.52 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 288.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14533
used logic cells: 3208
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14533
used logic cells: 3208
Translating sdc file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 4038 
I1212: Iteration  1 :  1793 unrouted : 12 seconds
I1212: Iteration  2 :   806 unrouted : 8 seconds
I1212: Iteration  3 :   490 unrouted : 4 seconds
I1212: Iteration  4 :   314 unrouted : 2 seconds
I1212: Iteration  5 :   222 unrouted : 1 seconds
I1212: Iteration  6 :   139 unrouted : 0 seconds
I1212: Iteration  7 :    86 unrouted : 1 seconds
I1212: Iteration  8 :    58 unrouted : 0 seconds
I1212: Iteration  9 :    35 unrouted : 1 seconds
I1212: Iteration 10 :    22 unrouted : 0 seconds
I1212: Iteration 11 :    20 unrouted : 0 seconds
I1212: Iteration 12 :    18 unrouted : 0 seconds
I1212: Iteration 13 :    18 unrouted : 1 seconds
I1212: Iteration 14 :    16 unrouted : 0 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    17 unrouted : 0 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    10 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 31
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 51 seconds
 total           372456K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 27 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 25 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testComs/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
20:43
