m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/WorkSpace/project/FPGA/prj_modulesim/prj_modulesim
T_opt
!s110 1576734121
Va_IQREc8K=F7c6;=l]K@D3
Z1 04 4 4 work glbl fast 0
=1-085700f4aee5-5dfb0da7-398-3814
o-quiet -auto_acc_if_foreign -work work +acc -L D:/modeltech64_2019.2/vivado_2018.2_lib/unisims_ver -L D:/modeltech64_2019.2/vivado_2018.2_lib/secureip
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2019.2;69
R0
T_opt1
!s110 1576807017
V_ToS5S>8QZc_]In4`^zYM0
R1
=4-085700f4aee5-5dfc2a69-a4-25e4
o-quiet -auto_acc_if_foreign -work work +acc -L D:/modeltech64_2019.2/vivado_2018.2_lib/secureip -L D:/modeltech64_2019.2/vivado_2018.2_lib/unisims_ver
R2
n@_opt1
R3
vbit_alignment
Z4 !s110 1576807010
!i10b 1
!s100 _6YGVIIz_8Xf56ah^dPgQ1
!s11b 6@3:iFVY4[CRFnzFOT15j0
IIMfn_l`1eK[TKN3kf45Fe3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dE:/WorkSpace/project/FPGA/prj_modelsim
w1576567384
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v
L0 6
Z7 OL;L;2019.2;69
r1
!s85 0
31
Z8 !s108 1576807009.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vchecksum
Z10 !s110 1576807011
!i10b 1
!s100 A;2[Va9ND@^PNH;Z]b3M63
!s11b <EXMBeZ=JfFVgZkFI4R6C3
IKAFRDoBD;7FnF^LXB=AhR1
R5
R6
w1573032123
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v
Z11 L0 23
R7
r1
!s85 0
31
Z12 !s108 1576807011.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v|
!i113 0
R9
R2
veth_frame
R10
!i10b 1
!s100 >kocE_e@I6M;^UzjYl83b1
!s11b :^G__E9jh9Uj8`>KmVORm1
I4=WQRl80kK4^EMkolcO5C2
R5
R6
w1573035817
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v
L0 1
R7
r1
!s85 0
31
R12
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v|
!i113 0
R9
R2
vglbl
Z13 !s110 1576807009
!i10b 1
!s100 YT=VK=SZSe0:l@G9JBMjF3
!s11b YQOzO7oo>lcF<9P^e=lBG1
I0:ilM:j[12g8LWQUB3?3M2
R5
R6
w1575279555
8E:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v
L0 6
R7
r1
!s85 0
31
R8
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v|
!i113 0
R9
R2
viic_opr
R13
!i10b 1
!s100 c<^]=YP6nWDRNf9jCGR`b2
!s11b 82n8eDcnbS5FR7TKY8e<O0
Ilm>TQhPMgY=0:_fBaZ:0^0
R5
R6
w1572242389
8E:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v
L0 39
R7
r1
!s85 0
31
R8
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v|
!i113 0
R9
R2
vlvds
R4
!i10b 1
!s100 kGN@ZYPS107hQ=m>]onGj1
!s11b jlK`bnjQ[i6`iLW;bZmC01
I[Gb<70GQeL:<dKaV?7kVN3
R5
R6
w1576741435
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v
L0 4
R7
r1
!s85 0
31
Z14 !s108 1576807010.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v|
!i113 0
R9
R2
vlvds_bitslip
R4
!i10b 1
!s100 i>4SCTBA4@J`2E2zBK`j_0
!s11b UQ9DUz=40HWoFZ6H4J^>G0
Iai3ZZ7nfm7c[oB_OlG3F<0
R5
R6
w1575596942
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v
L0 1
R7
r1
!s85 0
31
R14
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v|
!i113 0
R9
R2
vlvds_gen_rxclk
R4
!i10b 1
!s100 5Rg9lA8Z4Wf[AM;N7i^R<1
!s11b ^TcPlQNDMldYTzd4[FP[10
ID`Z9Cb:zhSlYCW`Q2X7mg2
R5
R6
w1576640481
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v
L0 3
R7
r1
!s85 0
31
R14
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v|
!i113 0
R9
R2
vlvds_iserdese
R4
!i10b 1
!s100 i_94@iF5S4kXmh=PdV[GZ1
!s11b No7bk^[]?Gn2ffDKTCDnR2
ILmP25F@zS0?7c@2fAAm:D0
R5
R6
w1576807006
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v
L0 2
R7
r1
!s85 0
31
R14
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v|
!i113 0
R9
R2
vlvds_oserdese
R4
!i10b 1
!s100 ]QkLS3J0_bSz=hdmTgI:20
!s11b nnOA0XKILF?3=VKk7zjeg3
Ilaz2o9k<F_@bW3bb`3jY43
R5
R6
w1576806544
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v
L0 1
R7
r1
!s85 0
31
R14
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v|
!i113 0
R9
R2
vlvds_rx
R10
!i10b 1
!s100 >co?k`U@AifQEVCfLP9dX2
!s11b 4FQFg^gP4IP@;=8P^VB440
IYEV9>;gJ]`b?hKcbzPAj92
R5
R6
w1576804486
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v
L0 1
R7
r1
!s85 0
31
R14
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v|
!i113 0
R9
R2
vlvds_tx
R10
!i10b 1
!s100 nN<X:1OboCjVL5f2oT2h40
!s11b lknBNWC>DcR^`KkFKmk3C1
IP4XXg830=_;T2W]3Y8OWj1
R5
R6
w1575443087
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v
L0 1
R7
r1
!s85 0
31
R12
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v|
!i113 0
R9
R2
vMAC_Packet
R10
!i10b 1
!s100 S@JhABiOQ2jI^4GEPoO8z1
!s11b M4INzSieXIV6QaY13U?em0
I3W<PEoYE5a`R<;>[PfMkN3
R5
R6
w1573039261
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v
R11
R7
r1
!s85 0
31
R12
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v|
!i113 0
R9
R2
n@m@a@c_@packet
vmdio_cfg
R10
!i10b 1
!s100 B[F5M4boQzJkKLQ_m:23>0
!s11b VGX9J9]f3k>Lhi6HJHX<g0
IheIl;RlG^h3lYBfUMJz4U0
R5
R6
w1573088008
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v
R11
R7
r1
!s85 0
31
R12
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v|
!i113 0
R9
R2
vmdio_opr
Z15 !s110 1576807012
!i10b 1
!s100 4F^dkBOkRDkiQUe>n_g@b2
!s11b :JYAmOYf1[M@^O5R^<2L73
IQj6KhBm1Wc2N<60E9YP=n0
R5
R6
w1572912149
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v
L0 37
R7
r1
!s85 0
31
Z16 !s108 1576807012.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v|
!i113 0
R9
R2
vTM1640_cfg
R15
!i10b 1
!s100 gga50M]kzc?l9a2DdD0Tm2
!s11b jlnY4;4g8U1S`H?h1R50l1
IV`?ZAJkjX_RY[5YkmkGg<3
R5
R6
w1572590595
8E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v
L0 2
R7
r1
!s85 0
31
R16
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v|
!i113 0
R9
R2
n@t@m1640_cfg
vTM1640_driver
R15
!i10b 1
!s100 [;MjW[?fGRJfAP34`_cTC3
!s11b _jiP]6njY9h?I7>08CZ`>3
IZ9_lB1oa@XVNX@^zHXAF@2
R5
R6
w1572252053
8E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v
L0 3
R7
r1
!s85 0
31
R16
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v|
!i113 0
R9
R2
n@t@m1640_driver
vtop_tb
R13
!i10b 1
!s100 YTZ5zXV430Go1Ji`8mAed3
!s11b ZSch[`_Hz89;z4@8Cjn;D3
IN7d6Y;`^KCSQYGd0E`:kS1
R5
R6
w1576646078
8E:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v
L0 3
R7
r1
!s85 0
31
R8
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v|
!i113 0
R9
R2
