{title:'Kolev (§72021§r)', author: 'Vasil Kolev', display:{Lore:['[{"text": "arXiv:1010.4059", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiplierless Modules for Forward and Backward Integer Wavelet Transform\\u00a7r\\n\\n\\u00a78\\u00a7oVasil Kolev\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1010.4059\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/973620.973667\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 18 Aug 2021 22:41:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, The ACM proceedings of CompSysTech 2003\\u00a7r"}']}
{title:'Ganesan et al. (§72021§r)', author: 'Karthik Ganesan; Srinivasa Shashank Nuthakki', display:{Lore:['[{"text": "arXiv:1908.06757", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBoosting the Bounds of Symbolic QED for Effective Pre-Silicon Verification of Processor Cores\\u00a7r\\n\\n\\u00a78\\u00a7oKarthik Ganesan\\nSrinivasa Shashank Nuthakki\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1908.06757\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 17 Jun 2021 14:22:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: withdrawn by arXiv administratorsdue to incomplete author list\\u00a7r"}']}
{title:'Gabbay et al. (§72021§r)', author: 'Freddy Gabbay; Avi Mendelson', display:{Lore:['[{"text": "arXiv:2005.01593", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lElectromigration-Aware Architecture for Modern Microprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oFreddy Gabbay\\nAvi Mendelson\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2005.01593\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 13 Sep 2021 16:32:49 GMT)\\u00a7r"}']}
{title:'Sharma et al. (§72021§r)', author: 'Niraj Sharma; Riya Jain; Madhumita Mohan; Sachin Patkar; Rainer Leupers; Nikhil Rishiyur; Farhad Merchant', display:{Lore:['[{"text": "arXiv:2006.00364", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCLARINET: A RISC-V Based Framework for Posit Arithmetic Empiricism\\u00a7r\\n\\n\\u00a78\\u00a7oNiraj Sharma\\nRiya Jain\\nMadhumita Mohan\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.00364\\u00a7r\\n\\nVersion:\\u00a77v4 (Wed, 27 Oct 2021 08:14:24 GMT)\\u00a7r"}']}
{title:'Dave et al. (§72021§r)', author: 'Shail Dave; Riyadh Baghdadi; Tony Nowatzki; Sasikanth Avancha; Aviral Shrivastava; Baoxin Li', display:{Lore:['[{"text": "arXiv:2007.00864", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Acceleration of Sparse and Irregular Tensor Computations of ML Models: A Survey and Insights\\u00a7r\\n\\n\\u00a78\\u00a7oShail Dave\\nRiyadh Baghdadi\\nTony Nowatzki\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.00864\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JPROC.2021.3098483\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 22 Jul 2021 17:41:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in Proceedings of the IEEE\\u00a7r"}']}
{title:'Yuan et al. (§72021§r)', author: 'Yifan Yuan; Mohammad Alian; Yipeng Wang; Ilia Kurakin; Ren Wang; Charlie Tai; Nam Sung Kim', display:{Lore:['[{"text": "arXiv:2007.04552", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIOCA: High-Speed I/O-Aware LLC Management for Network-Centric Multi-Tenant Platform\\u00a7r\\n\\n\\u00a78\\u00a7oYifan Yuan\\nMohammad Alian\\nYipeng Wang\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.04552\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 4 Mar 2021 16:14:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by the 48th IEEE/ACM International Symposium on Computer Architecture (ISCA\'21). The title is \\"Don\'t Forgetthe I/O When Allocating Your LLC\\"\\u00a7r"}']}
{title:'Azghadi et al. (§72021§r)', author: 'Mostafa Rahimi Azghadi; Corey Lammie; Jason K. Eshraghian; Melika Payvand; Elisa Donati; Bernabe Linares-Barranco; Giacomo Indiveri', display:{Lore:['[{"text": "arXiv:2007.05657", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMostafa Rahimi Azghadi\\nCorey Lammie\\nJason K. Eshraghian\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.05657\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TBCAS.2020.3036081\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Biomedical Circuits and Systems, 2020\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 28 Apr 2021 05:45:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by IEEE Transactions on Biomedical Circuits and Systems (21 pages, 10 figures, 5 tables)\\u00a7r"}']}
{title:'Garland et al. (§72021§r)', author: 'James Garland; David Gregg', display:{Lore:['[{"text": "arXiv:2007.06563", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHOBFLOPS CNNs: Hardware Optimized Bitslice-Parallel Floating-Point Operations for Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oJames Garland\\nDavid Gregg\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.06563\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 28 Feb 2021 16:52:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 3 tables, 9 figures\\u00a7r"}']}
{title:'Cheikh et al. (§72021§r)', author: 'Abdallah Cheikh; Stefano Sordillo; Antonio Mastrandrea; Francesco Menichelli; Giuseppe Scotti; Mauro Olivieri', display:{Lore:['[{"text": "arXiv:2007.09109", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKlessydra-T: Designing Vector Coprocessors for Multi-Threaded Edge-Computing Cores\\u00a7r\\n\\n\\u00a78\\u00a7oAbdallah Cheikh\\nStefano Sordillo\\nAntonio Mastrandrea\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09109\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MM.2021.3050962\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Micro, 2021\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 7 Feb 2021 16:01:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFinal revision accepted for publication on IEEE Micro Journal\\u00a7r"}']}
{title:'Behnia et al. (§72021§r)', author: 'Mohammad Behnia; Prateek Sahu; Riccardo Paccagnella; Jiyong Yu; Zirui Zhao; Xiang Zou; Thomas Unterluggauer; Josep Torrellas; Carlos Rozas; Adam Morrison; Frank Mckeen; Fangfei Liu; Ron Gabor; Christopher W. Fletcher; Abhishek Basak; Alaa Alameldeen', display:{Lore:['[{"text": "arXiv:2007.11818", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpeculative Interference Attacks: Breaking Invisible Speculation Schemes\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Behnia\\nPrateek Sahu\\nRiccardo Paccagnella\\n+ 12 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.11818\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 23 Apr 2021 16:30:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUpdated CR Version\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Xiaofan Zhang; Hanchen Ye; Junsong Wang; Yonghua Lin; Jinjun Xiong; Wen-mei Hwu; Deming Chen', display:{Lore:['[{"text": "arXiv:2008.12745", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDNNExplorer: A Framework for Modeling and Exploring a Novel Paradigm of FPGA-based DNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oXiaofan Zhang\\nHanchen Ye\\nJunsong Wang\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.12745\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 23 Mar 2021 21:10:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished as a conference paper at International Conference on Computer Aided Design 2020 (ICCAD\'20)\\u00a7r"}']}
{title:'Lange et al. (§72021§r)', author: 'Thomas Lange; Aneesh Balakrishnan; Maximilien Glorieux; Dan Alexandrescu; Luca Sterpone', display:{Lore:['[{"text": "arXiv:2008.13664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMachine Learning Clustering Techniques for Selective Mitigation of Critical Design Features\\u00a7r\\n\\n\\u00a78\\u00a7oThomas Lange\\nAneesh Balakrishnan\\nMaximilien Glorieux\\nDan Alexandrescu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2008.13664\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IOLTS50870.2020.9159751\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 2 Apr 2021 15:48:17 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Zhihui Zhang; Jingwen Leng; Lingxiao Ma; Youshan Miao; Chao Li; Minyi Guo', display:{Lore:['[{"text": "arXiv:2009.00804", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural Implications of Graph Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oZhihui Zhang\\nJingwen Leng\\nLingxiao Ma\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.00804\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LCA.2020.2988991\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Computer Architecture Letters, vol. 19, no. 1, pp. 59-62,\\n  1 Jan.-June 2020\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 24 Dec 2021 14:59:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, published in IEEEComputer Architecture Letters (CAL) 2020\\u00a7r"}']}
{title:'Drechsler (§72021§r)', author: 'Rolf Drechsler', display:{Lore:['[{"text": "arXiv:2009.03242", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7acs.SC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolyAdd: Polynomial Formal Verification of Adder Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oRolf Drechsler\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.03242\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 3 Apr 2021 10:20:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 8 figures, published at 24th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2021\\u00a7r"}']}
{title:'Kurth et al. (§72021§r)', author: 'Andreas Kurth; Wolfgang Rönninger; Thomas Benz; Matheus Cavalcante; Fabian Schuiki; Florian Zaruba; Luca Benini', display:{Lore:['[{"text": "arXiv:2009.05334", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Open-Source Platform for High-Performance Non-Coherent On-Chip Communication\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Kurth\\nWolfgang R\\u00f6nninger\\nThomas Benz\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.05334\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2021.3107726\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 11 Nov 2021 14:42:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 24 figures, 4 tables\\u00a7r"}']}
{title:'Chi et al. (§72021§r)', author: 'Yuze Chi; Licheng Guo; Jason Lau; Young-kyu Choi; Jie Wang; Jason Cong', display:{Lore:['[{"text": "arXiv:2009.11389", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExtending High-Level Synthesis for Task-Parallel Programs\\u00a7r\\n\\n\\u00a78\\u00a7oYuze Chi\\nLicheng Guo\\nJason Lau\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.11389\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 May 2021 03:26:00 GMT)\\u00a7r"}']}
{title:'Stewart et al. (§72021§r)', author: 'Lawrence C. Stewart; Carlo Pascoe; Brian W. Sherman; Martin Herbordt; Vipin Sachdeva', display:{Lore:['[{"text": "arXiv:2009.12617", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lParticle Mesh Ewald for Molecular Dynamics in OpenCL on an FPGA Cluster\\u00a7r\\n\\n\\u00a78\\u00a7oLawrence C. Stewart\\nCarlo Pascoe\\nBrian W. Sherman\\nMartin Herbordt\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.12617\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 5 Apr 2021 15:13:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted as a poster at FCCM21\\u00a7r"}']}
{title:'Sohrabizadeh et al. (§72021§r)', author: 'Atefeh Sohrabizadeh; Cody Hao Yu; Min Gao; Jason Cong', display:{Lore:['[{"text": "arXiv:2009.14381", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutoDSE: Enabling Software Programmers to Design Efficient FPGA Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAtefeh Sohrabizadeh\\nCody Hao Yu\\nMin Gao\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2009.14381\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 31 Aug 2021 06:44:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages\\u00a7r"}']}
{title:'Jiang et al. (§72021§r)', author: 'Wenqi Jiang; Zhenhao He; Shuai Zhang; Thomas B. Preußer; Kai Zeng; Liang Feng; Jiansong Zhang; Tongxuan Liu; Yong Li; Jingren Zhou; Ce Zhang; Gustavo Alonso', display:{Lore:['[{"text": "arXiv:2010.05894", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.IR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicroRec: Efficient Recommendation Inference by Hardware and Data Structure Solutions\\u00a7r\\n\\n\\u00a78\\u00a7oWenqi Jiang\\nZhenhao He\\nShuai Zhang\\n+ 8 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.05894\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 19 Feb 2021 10:44:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by MLSys\'21 (the 4th Conference on MachineLearning and Systems)\\u00a7r"}']}
{title:'Jiang et al. (§72021§r)', author: 'Zhiping Jiang; Tom H. Luan; Xincheng Ren; Dongtao Lv; Han Hao; Jing Wang; Kun Zhao; Wei Xi; Yueshen Xu; Rui Li', display:{Lore:['[{"text": "arXiv:2010.10233", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEliminating the Barriers: Demystifying Wi-Fi Baseband Design and Introducing the PicoScenes Wi-Fi Sensing Platform\\u00a7r\\n\\n\\u00a78\\u00a7oZhiping Jiang\\nTom H. Luan\\nXincheng Ren\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.10233\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 12 Aug 2021 03:18:17 GMT)\\u00a7r"}']}
{title:'Sie et al. (§72021§r)', author: 'Syuan-Hao Sie; Jye-Luen Lee; Yi-Ren Chen; Chih-Cheng Lu; Chih-Cheng Hsieh; Meng-Fan Chang; Kea-Tiong Tang', display:{Lore:['[{"text": "arXiv:2010.12861", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMARS: Multi-macro Architecture SRAM CIM-Based Accelerator with Co-designed Compressed Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oSyuan-Hao Sie\\nJye-Luen Lee\\nYi-Ren Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2010.12861\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2021.3082107\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 25 May 2021 05:38:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2021\\u00a7r"}']}
{title:'Scherer et al. (§72021§r)', author: 'Moritz Scherer; Georg Rutishauser; Lukas Cavigelli; Luca Benini', display:{Lore:['[{"text": "arXiv:2011.01713", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration with Better-than-Binary Energy Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oMoritz Scherer\\nGeorg Rutishauser\\nLukas Cavigelli\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.01713\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 4 Feb 2021 09:30:51 GMT)\\u00a7r"}']}
{title:'Quraishi et al. (§72021§r)', author: 'Masudul Hassan Quraishi; Erfan Bank Tavakoli; Fengbo Ren', display:{Lore:['[{"text": "arXiv:2011.09073", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of System Architectures and Techniques for FPGA Virtualization\\u00a7r\\n\\n\\u00a78\\u00a7oMasudul Hassan Quraishi\\nErfan Bank Tavakoli\\nFengbo Ren\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.09073\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 19 Feb 2021 04:38:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages\\u00a7r"}']}
{title:'Asgari et al. (§72021§r)', author: 'Bahar Asgari; Ramyad Hadidi; Joshua Dierberger; Charlotte Steinichen; Amaan Marfatia; Hyesoon Kim', display:{Lore:['[{"text": "arXiv:2011.10932", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCopernicus: Characterizing the Performance Implications of Compression Formats Used in Sparse Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oBahar Asgari\\nRamyad Hadidi\\nJoshua Dierberger\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.10932\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IISWC53511.2021.00012\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 18 Oct 2021 05:41:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 14 figures, 2 tables\\u00a7r"}']}
{title:'Tambe et al. (§72021§r)', author: 'Thierry Tambe; Coleman Hooper; Lillian Pentecost; Tianyu Jia; En-Yu Yang; Marco Donato; Victor Sanh; Paul N. Whatmough; Alexander M. Rush; David Brooks; Gu-Yeon Wei', display:{Lore:['[{"text": "arXiv:2011.14203", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEdgeBERT: Sentence-Level Energy Optimizations for Latency-Aware Multi-Task NLP Inference\\u00a7r\\n\\n\\u00a78\\u00a7oThierry Tambe\\nColeman Hooper\\nLillian Pentecost\\n+ 7 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.14203\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 6 Sep 2021 03:48:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages plus references. Paper to appear at the 54th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO 2021)\\u00a7r"}']}
{title:'Gan et al. (§72021§r)', author: 'Yiming Gan; Bo Yu; Boyuan Tian; Leimeng Xu; Wei Hu; Shaoshan Liu; Qiang Liu; Yanjun Zhang; Jie Tang; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2012.01353", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEudoxus: Characterizing and Accelerating Localization in Autonomous Machines\\u00a7r\\n\\n\\u00a78\\u00a7oYiming Gan\\nBo Yu\\nBoyuan Tian\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.01353\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 29 Apr 2021 04:07:43 GMT)\\u00a7r"}']}
{title:'Park et al. (§72021§r)', author: 'Chang Hyun Park; Ilias Vougioukas; Andreas Sandberg; David Black-Schaffer', display:{Lore:['[{"text": "arXiv:2012.05079", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPage Tables: Keeping them Flat and Hot (Cached)\\u00a7r\\n\\n\\u00a78\\u00a7oChang Hyun Park\\nIlias Vougioukas\\nAndreas Sandberg\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.05079\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 2 Sep 2021 08:19:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 13 figures\\u00a7r"}']}
{title:'Wu et al. (§72021§r)', author: 'Qinzhe Wu; Jonathan Beard; Ashen Ekanayake; Andreas Gerstlauer; Lizy K. John', display:{Lore:['[{"text": "arXiv:2012.05181", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtual-Link: A Scalable Multi-Producer, Multi-Consumer Message Queue Architecture for Cross-Core Communication\\u00a7r\\n\\n\\u00a78\\u00a7oQinzhe Wu\\nJonathan Beard\\nAshen Ekanayake\\nAndreas Gerstlauer\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.05181\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 19 Jan 2021 19:51:52 GMT)\\u00a7r"}']}
{title:'Nair et al. (§72021§r)', author: 'Harideep Nair; Prabhu Vellaisamy; Santha Bhasuthkar; John Paul Shen', display:{Lore:['[{"text": "arXiv:2012.05419", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Custom 7nm CMOS Standard Cell Library for Implementing TNN-based Neuromorphic Processors\\u00a7r\\n\\n\\u00a78\\u00a7oHarideep Nair\\nPrabhu Vellaisamy\\nSantha Bhasuthkar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.05419\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 4 Jun 2021 22:01:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work is dated and will besuperseded by a forthcoming work\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Hanrui Wang; Zhekai Zhang; Song Han', display:{Lore:['[{"text": "arXiv:2012.09852", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CL\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning\\u00a7r\\n\\n\\u00a78\\u00a7oHanrui Wang\\nZhekai Zhang\\nSong Han\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.09852\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA51647.2021.00018\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 4 Jan 2021 03:49:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished as a conference paper in HPCA 2021; 15 pages, 23figures\\u00a7r"}']}
{title:'Rao et al. (§72021§r)', author: 'Gengyu Rao; Jingji Chen; Jason Yik; Xuehai Qian', display:{Lore:['[{"text": "arXiv:2012.10848", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntersectX: An Efficient Accelerator for Graph Mining\\u00a7r\\n\\n\\u00a78\\u00a7oGengyu Rao\\nJingji Chen\\nJason Yik\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.10848\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 19 Apr 2021 05:17:56 GMT)\\u00a7r"}']}
{title:'Park et al. (§72021§r)', author: 'Jisung Park; Myungsuk Kim; Myoungjun Chun; Lois Orosa; Jihong Kim; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2012.12178", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing Solid-State Drive Read Latency by Optimizing Read-Retry (Extended Abstract)\\u00a7r\\n\\n\\u00a78\\u00a7oJisung Park\\nMyungsuk Kim\\nMyoungjun Chun\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.12178\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 12 Mar 2021 10:49:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended abstract of the full paper to appear in ASPLOS 2021\\u00a7r"}']}
{title:'Joseph et al. (§72021§r)', author: 'Jan Moritz Joseph; Ananda Samajdar; Lingjun Zhu; Rainer Leupers; Sung-Kyu Lim; Thilo Pionteck; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2012.12563", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJan Moritz Joseph\\nAnanda Samajdar\\nLingjun Zhu\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.12563\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 18 Feb 2021 10:32:17 GMT)\\u00a7r"}']}
{title:'Vatsavai et al. (§72021§r)', author: 'Sairam Sri Vatsavai; Ishan Thakkar', display:{Lore:['[{"text": "arXiv:2101.00557", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSilicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nIshan Thakkar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.00557\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Jan 2021 04:13:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted at VLSID 2021\\u00a7r"}']}
{title:'Ferretti et al. (§72021§r)', author: 'Lorenzo Ferretti; Jihye Kwon; Giovanni Ansaloni; Giuseppe Di Guglielmo; Luca Carloni; Laura Pozzi', display:{Lore:['[{"text": "arXiv:2101.00587", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDB4HLS: A Database of High-Level Synthesis Design Space Explorations\\u00a7r\\n\\n\\u00a78\\u00a7oLorenzo Ferretti\\nJihye Kwon\\nGiovanni Ansaloni\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.00587\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Jan 2021 08:58:39 GMT)\\u00a7r"}']}
{title:'Paul et al. (§72021§r)', author: 'Partha Sarathi Paul; Maisha Sadia; Md Sakib Hasan', display:{Lore:['[{"text": "arXiv:2101.01173", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process\\u00a7r\\n\\n\\u00a78\\u00a7oPartha Sarathi Paul\\nMaisha Sadia\\nMd Sakib Hasan\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.01173\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Jan 2021 20:49:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted and presented in \'14TH IEEEDALLAS CIRCUITS AND SYSTEMS CONFERENCE\'. The name is appeared inthe schedule of the conference: https://engineering.utdallas.edu/DCAS/schedule.html\\u00a7r"}']}
{title:'Kamalakkannan et al. (§72021§r)', author: 'Kamalavasan Kamalakkannan; Gihan R. Mudalige; Istvan Z. Reguly; Suhaib A. Fahmy', display:{Lore:['[{"text": "arXiv:2101.01177", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers\\u00a7r\\n\\n\\u00a78\\u00a7oKamalavasan Kamalakkannan\\nGihan R. Mudalige\\nIstvan Z. Reguly\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.01177\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 7 Jan 2021 09:57:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint - Accepted to the 35th IEEE International Parallel and DistributedProcessing Symposium (IPDPS 2021), May 2021, Portland, Oregon USA\\u00a7r"}']}
{title:'Alouani et al. (§72021§r)', author: 'Ihsen Alouani; Anouar Ben Khalifa; Farhad Merchant; Rainer Leupers', display:{Lore:['[{"text": "arXiv:2101.01416", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Investigation on Inherent Robustness of Posit Data Representation\\u00a7r\\n\\n\\u00a78\\u00a7oIhsen Alouani\\nAnouar Ben Khalifa\\nFarhad Merchant\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.01416\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Jan 2021 08:54:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in VLSID 2021\\u00a7r"}']}
{title:'Etiemble (§72021§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:2101.01516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBest CNTFET Ternary Adders?\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.01516\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Jan 2021 14:06:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 11 figures\\u00a7r"}']}
{title:'Hogervorst et al. (§72021§r)', author: 'Tom Hogervorst; Tong Dong Qiu; Giacomo Marchiori; Alf Birger; Markus Blatt; Razvan Nane', display:{Lore:['[{"text": "arXiv:2101.01745", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Acceleration of HPC Computational Flow Dynamics using HBM-enabled FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oTom Hogervorst\\nTong Dong Qiu\\nGiacomo Marchiori\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.01745\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3476229\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Transactions on Reconfigurable Technology and Systems, Volume\\n  15, Issue 2, June 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Jan 2021 19:17:47 GMT)\\u00a7r"}']}
{title:'Xiao et al. (§72021§r)', author: 'Rui Xiao; Kejie Huang; Yewei Zhang; Haibin Shen', display:{Lore:['[{"text": "arXiv:2101.02419", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low Power In-Memory Multiplication andAccumulation Array with Modified Radix-4 Inputand Canonical Signed Digit Weights\\u00a7r\\n\\n\\u00a78\\u00a7oRui Xiao\\nKejie Huang\\nYewei Zhang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.02419\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jan 2021 07:50:01 GMT)\\u00a7r"}']}
{title:'Ghasemzadeh et al. (§72021§r)', author: 'Seyed Abolfazl Ghasemzadeh; Erfan Bank Tavakoli; Mehdi Kamal; Ali Afzali-Kusha; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2101.02667", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsification\\u00a7r\\n\\n\\u00a78\\u00a7oSeyed Abolfazl Ghasemzadeh\\nErfan Bank Tavakoli\\nMehdi Kamal\\nAli Afzali-Kusha\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.02667\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jan 2021 18:23:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 9 figures, 2 tables\\u00a7r"}']}
{title:'Jiang et al. (§72021§r)', author: 'Lei Jiang; Farzaneh Zokaee', display:{Lore:['[{"text": "arXiv:2101.05314", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEXMA: A Genomics Accelerator for Exact-Matching\\u00a7r\\n\\n\\u00a78\\u00a7oLei Jiang\\nFarzaneh Zokaee\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.05314\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 13 Jan 2021 19:35:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE International Symposium on High-Performance Computer Architecture,2021\\u00a7r"}']}
{title:'Merchant et al. (§72021§r)', author: 'Farhad Merchant; Dominik Sisejkovic; Lennart M. Reimann; Kirthihan Yasotharan; Thomas Grass; Rainer Leupers', display:{Lore:['[{"text": "arXiv:2101.05591", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework\\u00a7r\\n\\n\\u00a78\\u00a7oFarhad Merchant\\nDominik Sisejkovic\\nLennart M. Reimann\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.05591\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Jan 2021 13:52:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in VLSI Design 2021\\u00a7r"}']}
{title:'Saxena et al. (§72021§r)', author: 'Vinay Saxena; Ankitha Reddy; Jonathan Neudorfer; John Gustafson; Sangeeth Nambiar; Rainer Leupers; Farhad Merchant', display:{Lore:['[{"text": "arXiv:2101.06665", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBrightening the Optical Flow through Posit Arithmetic\\u00a7r\\n\\n\\u00a78\\u00a7oVinay Saxena\\nAnkitha Reddy\\nJonathan Neudorfer\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.06665\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Jan 2021 13:19:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ISQED 2021\\u00a7r"}']}
{title:'Giannoula et al. (§72021§r)', author: 'Christina Giannoula; Nandita Vijaykumar; Nikela Papadopoulou; Vasileios Karakostas; Ivan Fernandez; Juan Gómez-Luna; Lois Orosa; Nectarios Koziris; Georgios Goumas; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2101.07557", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynCron: Efficient Synchronization Support for Near-Data-Processing Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\nNandita Vijaykumar\\nNikela Papadopoulou\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.07557\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 13 Feb 2021 11:47:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 27th IEEE International Symposium on High-Performance Computer Architecture (HPCA-27)\\u00a7r"}']}
{title:'Stow et al. (§72021§r)', author: 'Edward Stow; Riku Murai; Sajad Saeedi; Paul H. J. Kelly', display:{Lore:['[{"text": "arXiv:2101.08715", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCain: Automatic Code Generation for Simultaneous Convolutional Kernels on Focal-plane Sensor-processors\\u00a7r\\n\\n\\u00a78\\u00a7oEdward Stow\\nRiku Murai\\nSajad Saeedi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.08715\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jan 2021 16:48:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 4 figures, Accepted at LCPC 2020 to be published by Springer\\u00a7r"}']}
{title:'Miao et al. (§72021§r)', author: 'Hongyu Miao; Felix Xiaozhu Lin', display:{Lore:['[{"text": "arXiv:2101.08744", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Large Neural Networks on Tiny Microcontrollers with Swapping\\u00a7r\\n\\n\\u00a78\\u00a7oHongyu Miao\\nFelix Xiaozhu Lin\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.08744\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 1 Sep 2021 14:53:54 GMT)\\u00a7r"}']}
{title:'Lim et al. (§72021§r)', author: 'Geunsik Lim; Changwoo Min; Young Ik Eom', display:{Lore:['[{"text": "arXiv:2101.08877", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtual Memory Partitioning for Enhancing Application Performance in Mobile Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oGeunsik Lim\\nChangwoo Min\\nYoung Ik Eom\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.08877\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCE.2013.6689690\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jan 2021 22:54:21 GMT)\\u00a7r"}']}
{title:'Denton et al. (§72021§r)', author: 'Matthew Denton; Herman Schmit', display:{Lore:['[{"text": "arXiv:2101.08884", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDirect Spatial Implementation of Sparse Matrix Multipliers for Reservoir Computing\\u00a7r\\n\\n\\u00a78\\u00a7oMatthew Denton\\nHerman Schmit\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.08884\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jan 2021 23:16:22 GMT)\\u00a7r"}']}
{title:'Lim et al. (§72021§r)', author: 'Geunsik Lim; Changwoo Min; Dong Hyun Kang; Young Ik Eom', display:{Lore:['[{"text": "arXiv:2101.08885", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUser-Aware Power Management for Mobile Devices\\u00a7r\\n\\n\\u00a78\\u00a7oGeunsik Lim\\nChangwoo Min\\nDong Hyun Kang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.08885\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/GCCE.2013.6664780\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jan 2021 23:17:42 GMT)\\u00a7r"}']}
{title:'Rajput et al. (§72021§r)', author: 'Pranjal Singh Rajput; Sonnya Dellarosa; Kanya Satis', display:{Lore:['[{"text": "arXiv:2101.09821", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Novel Cache Hierarchy Designs for High Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oPranjal Singh Rajput\\nSonnya Dellarosa\\nKanya Satis\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.09821\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Jan 2021 23:01:42 GMT)\\u00a7r"}']}
{title:'Pala et al. (§72021§r)', author: 'Davide Pala; Ivan Miro-Panades; Olivier Sentieys', display:{Lore:['[{"text": "arXiv:2101.09968", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFreezer: A Specialized NVM Backup Controller for Intermittently-Powered Systems\\u00a7r\\n\\n\\u00a78\\u00a7oDavide Pala\\nIvan Miro-Panades\\nOlivier Sentieys\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.09968\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2020.3025063\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Jan 2021 09:17:20 GMT)\\u00a7r"}']}
{title:'Abdel-Aziz et al. (§72021§r)', author: 'Hamzah Abdel-Aziz; Ali Shafiee; Jong Hoon Shin; Ardavan Pedram; Joseph H. Hassoun', display:{Lore:['[{"text": "arXiv:2101.11748", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRethinking Floating Point Overheads for Mixed Precision DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oHamzah Abdel-Aziz\\nAli Shafiee\\nJong Hoon Shin\\nArdavan Pedram\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.11748\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Jan 2021 23:57:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to appear in 4th Conference on MachineLearning and Systems 2021\\u00a7r"}']}
{title:'Hanif et al. (§72021§r)', author: 'Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2101.12351", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDNN-Life: An Energy-Efficient Aging Mitigation Framework for Improving the Lifetime of On-Chip Weight Memories in Deep Neural Network Hardware Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.12351\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Jan 2021 01:43:40 GMT)\\u00a7r"}']}
{title:'Nasrin et al. (§72021§r)', author: 'Shamma Nasrin; Diaa Badawi; Ahmet Enis Cetin; Wilfred Gomes; Amit Ranjan Trivedi', display:{Lore:['[{"text": "arXiv:2102.00035", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMF-Net: Compute-In-Memory SRAM for Multibit Precision Inference using Memory-immersed Data Conversion and Multiplication-free Operators\\u00a7r\\n\\n\\u00a78\\u00a7oShamma Nasrin\\nDiaa Badawi\\nAhmet Enis Cetin\\nWilfred Gomes\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.00035\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Jan 2021 19:35:19 GMT)\\u00a7r"}']}
{title:'Wilkening et al. (§72021§r)', author: 'Mark Wilkening; Udit Gupta; Samuel Hsia; Caroline Trippel; Carole-Jean Wu; David Brooks; Gu-Yeon Wei', display:{Lore:['[{"text": "arXiv:2102.00075", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecSSD: Near Data Processing for Solid State Drive Based Recommendation Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMark Wilkening\\nUdit Gupta\\nSamuel Hsia\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.00075\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Jan 2021 21:25:34 GMT)\\u00a7r"}']}
{title:'Hannig et al. (§72021§r)', author: 'Frank Hannig; Paolo Meloni; Matteo Spallanzani; Matthias Ziegler', display:{Lore:['[{"text": "arXiv:2102.00818", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the DATE Friday Workshop on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA 2021)\\u00a7r\\n\\n\\u00a78\\u00a7oFrank Hannig\\nPaolo Meloni\\nMatteo Spallanzani\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.00818\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Jan 2021 18:14:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWebsite of the workshop: https://www12.cs.fau.de/ws/sloha2021/\\u00a7r"}']}
{title:'Klein et al. (§72021§r)', author: 'Bernhard Klein; Christoph Gratl; Manfred Mücke; Holger Fröning', display:{Lore:['[{"text": "arXiv:2102.00932", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Cache Boundness of ML Operators on ARM Processors\\u00a7r\\n\\n\\u00a78\\u00a7oBernhard Klein\\nChristoph Gratl\\nManfred M\\u00fccke\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.00932\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Feb 2021 16:05:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opublished at the HiPEAC 2021 Conference, at the 3rd Workshop on Accelerated Machine Learning (AccML)\\u00a7r"}']}
{title:'Carballo-Hernández et al. (§72021§r)', author: 'Walther Carballo-Hernández; Maxime Pelcat; François Berry', display:{Lore:['[{"text": "arXiv:2102.01343", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWhy is FPGA-GPU Heterogeneity the Best Option for Embedded Deep Neural Networks?\\u00a7r\\n\\n\\u00a78\\u00a7oWalther Carballo-Hern\\u00e1ndez\\nMaxime Pelcat\\nFran\\u00e7ois Berry\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.01343\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Feb 2021 06:43:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at DATE Friday Workshop on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA 2021) (arXiv:2102.00818)\\u00a7r"}']}
{title:'Ansari et al. (§72021§r)', author: 'Ali Ansari; Fatemeh Golshan; Pejman Lotfi-Kamran; Hamid Sarbazi-Azad', display:{Lore:['[{"text": "arXiv:2102.01764", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMANA: Microarchitecting an Instruction Prefetcher\\u00a7r\\n\\n\\u00a78\\u00a7oAli Ansari\\nFatemeh Golshan\\nPejman Lotfi-Kamran\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.01764\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Feb 2021 21:32:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages with 15 figures\\u00a7r"}']}
{title:'Trippel et al. (§72021§r)', author: 'Timothy Trippel; Kang G. Shin; Alex Chernyakhovsky; Garret Kelly; Dominic Rizzo; Matthew Hicks', display:{Lore:['[{"text": "arXiv:2102.02308", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFuzzing Hardware Like Software\\u00a7r\\n\\n\\u00a78\\u00a7oTimothy Trippel\\nKang G. Shin\\nAlex Chernyakhovsky\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.02308\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Feb 2021 22:03:30 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72021§r)', author: 'Nae-Chyun Chen; Yu-Cheng Li; Yi-Chang Lu', display:{Lore:['[{"text": "arXiv:2102.03045", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Memory-Efficient FM-Index Constructor for Next-Generation Sequencing Applications on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oNae-Chyun Chen\\nYu-Cheng Li\\nYi-Chang Lu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.03045\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2018 IEEE International Symposium on Circuits and Systems (ISCAS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 5 Feb 2021 08:04:01 GMT)\\u00a7r"}']}
{title:'Pal et al. (§72021§r)', author: 'Debjit Pal; Shobha Vasudevan', display:{Lore:['[{"text": "arXiv:2102.04554", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFeature Engineering for Scalable Application-Level Post-Silicon Debugging\\u00a7r\\n\\n\\u00a78\\u00a7oDebjit Pal\\nShobha Vasudevan\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.04554\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Feb 2021 22:11:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 13 figures, 9 tables\\u00a7r"}']}
{title:'Joshi et al. (§72021§r)', author: 'Vinay Joshi; Wangxin He; Jae-sun Seo; Bipin Rajendran', display:{Lore:['[{"text": "arXiv:2102.05271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHybrid In-memory Computing Architecture for the Training of Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oVinay Joshi\\nWangxin He\\nJae-sun Seo\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.05271\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Feb 2021 05:26:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ISCAS 2021 for publication\\u00a7r"}']}
{title:'Pfenning et al. (§72021§r)', author: 'Simon Pfenning; Philipp Holzinger; Marc Reichenbach', display:{Lore:['[{"text": "arXiv:2102.06018", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTransparent FPGA Acceleration with TensorFlow\\u00a7r\\n\\n\\u00a78\\u00a7oSimon Pfenning\\nPhilipp Holzinger\\nMarc Reichenbach\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.06018\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Feb 2021 06:49:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at DATE Friday Workshop on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA 2021) (arXiv:2102.00818)\\u00a7r"}']}
{title:'Eshraghian et al. (§72021§r)', author: 'Jason K. Eshraghian; Kyoungrok Cho; Sung Mo Kang', display:{Lore:['[{"text": "arXiv:2102.06536", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCrossStack: A 3-D Reconfigurable RRAM Crossbar Inference Engine\\u00a7r\\n\\n\\u00a78\\u00a7oJason K. Eshraghian\\nKyoungrok Cho\\nSung Mo Kang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.06536\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 Feb 2021 22:59:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figures\\u00a7r"}']}
{title:'Luo et al. (§72021§r)', author: 'Yu Luo; Lina Pu', display:{Lore:['[{"text": "arXiv:2102.06876", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Architecture of Wireless Power Transfer, RFID, and WIPT Systems\\u00a7r\\n\\n\\u00a78\\u00a7oYu Luo\\nLina Pu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.06876\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 13 Feb 2021 07:05:39 GMT)\\u00a7r"}']}
{title:'Ikram et al. (§72021§r)', author: 'Asim Ikram; Muhammad Awais Ali; Mirza Omer Beg', display:{Lore:['[{"text": "arXiv:2102.06892", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCache Bypassing for Machine Learning Algorithms\\u00a7r\\n\\n\\u00a78\\u00a7oAsim Ikram\\nMuhammad Awais Ali\\nMirza Omer Beg\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.06892\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 13 Feb 2021 10:21:41 GMT)\\u00a7r"}']}
{title:'Arka et al. (§72021§r)', author: 'Aqeeb Iqbal Arka; Biresh Kumar Joardar; Janardhan Rao Doppa; Partha Pratim Pande; Krishnendu Chakrabarty', display:{Lore:['[{"text": "arXiv:2102.07959", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAqeeb Iqbal Arka\\nBiresh Kumar Joardar\\nJanardhan Rao Doppa\\nPartha Pratim Pande\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.07959\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Feb 2021 04:59:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted and presented at Design Automation and Test in Europe (DATE) 2021\\u00a7r"}']}
{title:'Wu et al. (§72021§r)', author: 'Nan Wu; Yuan Xie; Cong Hao', display:{Lore:['[{"text": "arXiv:2102.08138", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIronMan: GNN-assisted Design Space Exploration in High-Level Synthesis via Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oNan Wu\\nYuan Xie\\nCong Hao\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.08138\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3453688.3461495\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nGLSVLSI 2021\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Dec 2021 23:04:32 GMT)\\u00a7r"}']}
{title:'Feng et al. (§72021§r)', author: 'Lang Feng; Jiayi Huang; Jeff Huang; Jiang Hu', display:{Lore:['[{"text": "arXiv:2102.10031", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lToward Taming the Overhead Monster for Data-Flow Integrity\\u00a7r\\n\\n\\u00a78\\u00a7oLang Feng\\nJiayi Huang\\nJeff Huang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.10031\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3490176\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Transactions on Design Automation of Electronic Systems, vol.\\n  27, no. 3, 2021\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 29 Nov 2021 03:23:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages, 16 figures, published in ACM Transactions on DesignAutomation of Electronic Systems\\u00a7r"}']}
{title:'Wu (§72021§r)', author: 'Chai Wah Wu', display:{Lore:['[{"text": "arXiv:2102.10732", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDither computing: a hybrid deterministic-stochastic computing framework\\u00a7r\\n\\n\\u00a78\\u00a7oChai Wah Wu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.10732\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ARITH51176.2021.00025\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of 28th IEEE Symposium on Computer Arithmetic, 2021\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 5 May 2021 20:50:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 16 figures, 1 table\\u00a7r"}']}
{title:'Sakalis et al. (§72021§r)', author: 'Christos Sakalis; Zamshed I. Chowdhury; Shayne Wadle; Ismail Akturk; Alberto Ros; Magnus Själander; Stefanos Kaxiras; Ulya R. Karpuzcu', display:{Lore:['[{"text": "arXiv:2102.10932", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Value Recomputation to Accelerate Invisible Speculation\\u00a7r\\n\\n\\u00a78\\u00a7oChristos Sakalis\\nZamshed I. Chowdhury\\nShayne Wadle\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.10932\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/SEED51797.2021.00021\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Feb 2021 12:04:49 GMT)\\u00a7r"}']}
{title:'Dixit et al. (§72021§r)', author: 'Harish Dattatraya Dixit; Sneha Pendharkar; Matt Beadon; Chris Mason; Tejasvi Chakravarthy; Bharath Muthiah; Sriram Sankar', display:{Lore:['[{"text": "arXiv:2102.11245", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSilent Data Corruptions at Scale\\u00a7r\\n\\n\\u00a78\\u00a7oHarish Dattatraya Dixit\\nSneha Pendharkar\\nMatt Beadon\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.11245\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Feb 2021 18:30:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 3 figures, 33 references\\u00a7r"}']}
{title:'Holtryd et al. (§72021§r)', author: 'Nadja Ramhöj Holtryd; Madhavan Manivannan; Per Stenström; Miquel Pericàs', display:{Lore:['[{"text": "arXiv:2102.11528", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCBP: Coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling\\u00a7r\\n\\n\\u00a78\\u00a7oNadja Ramh\\u00f6j Holtryd\\nMadhavan Manivannan\\nPer Stenstr\\u00f6m\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.11528\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Feb 2021 07:29:34 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72021§r)', author: 'Je Yang; Seongmin Hong; Joo-Young Kim', display:{Lore:['[{"text": "arXiv:2102.12103", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFIXAR: A Fixed-Point Deep Reinforcement Learning Platform with Quantization-Aware Training and Adaptive Parallelism\\u00a7r\\n\\n\\u00a78\\u00a7oJe Yang\\nSeongmin Hong\\nJoo-Young Kim\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.12103\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Feb 2021 07:22:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper will be published in Proc. IEEE/ACM Design Automation Conference (DAC) 2021\\u00a7r"}']}
{title:'Xie et al. (§72021§r)', author: 'Chenhao Xie; Xie Li; Yang Hu; Huwan Peng; Michael Taylor; Shuaiwen Leon Song', display:{Lore:['[{"text": "arXiv:2102.13191", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQ-VR: System-Level Design for Future Mobile Collaborative Virtual Reality\\u00a7r\\n\\n\\u00a78\\u00a7oChenhao Xie\\nXie Li\\nYang Hu\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.13191\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3445814.3446715\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Feb 2021 21:56:05 GMT)\\u00a7r"}']}
{title:'Shrivastava et al. (§72021§r)', author: 'Ashish Shrivastava; Alan Gatherer; Tong Sun; Sushma Wokhlu; Alex Chandra', display:{Lore:['[{"text": "arXiv:2102.13301", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSLAP: A Split Latency Adaptive VLIW pipeline architecture which enables on-the-fly variable SIMD vector-length\\u00a7r\\n\\n\\u00a78\\u00a7oAshish Shrivastava\\nAlan Gatherer\\nTong Sun\\nSushma Wokhlu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.13301\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Feb 2021 04:42:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSelected in ICASSP 2021 Conference\\u00a7r"}']}
{title:'Kumar et al. (§72021§r)', author: 'Rakesh Kumar; Alejandro Martinez; Antonio Gonzalez', display:{Lore:['[{"text": "arXiv:2102.13410", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Variable Vector Length SIMD Architecture for HW/SW Co-designed Processors\\u00a7r\\n\\n\\u00a78\\u00a7oRakesh Kumar\\nAlejandro Martinez\\nAntonio Gonzalez\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.13410\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Feb 2021 11:38:53 GMT)\\u00a7r"}']}
{title:'Waddington et al. (§72021§r)', author: 'Daniel Waddington; Clem Dickey; Moshik Hershcovitch; Sangeetha Seshadri', display:{Lore:['[{"text": "arXiv:2103.00007", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Architecture for Memory Centric Active Storage (MCAS)\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Waddington\\nClem Dickey\\nMoshik Hershcovitch\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00007\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 21 May 2021 20:31:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oRevision 1.2\\u00a7r"}']}
{title:'Majumder et al. (§72021§r)', author: 'Kingshuk Majumder; Uday Bondhugula', display:{Lore:['[{"text": "arXiv:2103.00194", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHIR: An MLIR-based Intermediate Representation for Hardware Accelerator Description\\u00a7r\\n\\n\\u00a78\\u00a7oKingshuk Majumder\\nUday Bondhugula\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00194\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 Feb 2021 11:34:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 3 figures\\u00a7r"}']}
{title:'Shah et al. (§72021§r)', author: 'Nimish Shah; Laura I. Galindez Olascoaga; Wannes Meert; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2103.00216", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NA\\u00a7r, \\u00a72math.NA\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProbLP: A framework for low-precision probabilistic inference\\u00a7r\\n\\n\\u00a78\\u00a7oNimish Shah\\nLaura I. Galindez Olascoaga\\nWannes Meert\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00216\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3316781.3317885\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 56th Annual Design Automation Conference (DAC)\\n  2019\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 Feb 2021 13:41:16 GMT)\\u00a7r"}']}
{title:'Shah et al. (§72021§r)', author: 'Nimish Shah; Laura I. Galindez Olascoaga; Wannes Meert; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2103.00266", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAcceleration of probabilistic reasoning through custom processor architecture\\u00a7r\\n\\n\\u00a78\\u00a7oNimish Shah\\nLaura I. Galindez Olascoaga\\nWannes Meert\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00266\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE48585.2020.9116326\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDesign, Automation & Test in Europe Conference & Exhibition (DATE)\\n  2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 Feb 2021 16:57:20 GMT)\\u00a7r"}']}
{title:'Putra et al. (§72021§r)', author: 'Rachmad Vidya Wicaksana Putra; Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2103.00421", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oRachmad Vidya Wicaksana Putra\\nMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00421\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DAC18074.2021.9586332\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 28 Feb 2021 08:12:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 58th IEEE/ACM Design Automation Conference(DAC), December 2021, San Francisco, CA, USA\\u00a7r"}']}
{title:'Boroumand et al. (§72021§r)', author: 'Amirali Boroumand; Saugata Ghose; Berkin Akin; Ravi Narayanaswami; Geraldo F. Oliveira; Xiaoyu Ma; Eric Shiu; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2103.00768", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMitigating Edge Machine Learning Inference Bottlenecks: An Empirical Study on Accelerating Google Edge Models\\u00a7r\\n\\n\\u00a78\\u00a7oAmirali Boroumand\\nSaugata Ghose\\nBerkin Akin\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00768\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Mar 2021 05:49:32 GMT)\\u00a7r"}']}
{title:'Boroumand et al. (§72021§r)', author: 'Amirali Boroumand; Saugata Ghose; Geraldo F. Oliveira; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2103.00798", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Design\\u00a7r\\n\\n\\u00a78\\u00a7oAmirali Boroumand\\nSaugata Ghose\\nGeraldo F. Oliveira\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.00798\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Mar 2021 06:41:11 GMT)\\u00a7r"}']}
{title:'Valente et al. (§72021§r)', author: 'Giacomo Valente; Tiziana Fanni; Carlo Sau; Francesco Di Battista', display:{Lore:['[{"text": "arXiv:2103.01176", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLayering the monitoring action for improved flexibility and overhead control: work-in-progress\\u00a7r\\n\\n\\u00a78\\u00a7oGiacomo Valente\\nTiziana Fanni\\nCarlo Sau\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.01176\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/CODESISSS51650.2020.9244018\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2020 International Conference on Hardware/Software Codesign and\\n  System Synthesis (CODES+ISSS), September 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Mar 2021 18:16:14 GMT)\\u00a7r"}']}
{title:'Fanni et al. (§72021§r)', author: 'Tiziana Fanni; Daniel Madronal; Claudio Rubattu; Carlo Sau; Francesca Palumbo; Eduardo Juarez; Maxime Pelcat; Cesar Sanz; Luigi Raffo', display:{Lore:['[{"text": "arXiv:2103.01195", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRun-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI\\u00a7r\\n\\n\\u00a78\\u00a7oTiziana Fanni\\nDaniel Madronal\\nClaudio Rubattu\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.01195\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Mar 2021 18:42:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSixth International Workshopon FPGAs for Software Programmers (FSP Workshop) 2019 ISBN: 978-3-8007-5045-0\\u00a7r"}']}
{title:'Liu et al. (§72021§r)', author: 'Fangxin Liu; Wenbo Zhao; Yilong Zhao; Zongwu Wang; Tao Yang; Zhezhi He; Naifeng Jing; Xiaoyao Liang; Li Jiang', display:{Lore:['[{"text": "arXiv:2103.01705", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSME: ReRAM-based Sparse-Multiplication-Engine to Squeeze-Out Bit Sparsity of Neural Network\\u00a7r\\n\\n\\u00a78\\u00a7oFangxin Liu\\nWenbo Zhao\\nYilong Zhao\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.01705\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Mar 2021 13:27:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 12 figures\\u00a7r"}']}
{title:'Liu et al. (§72021§r)', author: 'Zejian Liu; Gang Li; Jian Cheng', display:{Lore:['[{"text": "arXiv:2103.02800", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Acceleration of Fully Quantized BERT for Efficient Natural Language Processing\\u00a7r\\n\\n\\u00a78\\u00a7oZejian Liu\\nGang Li\\nJian Cheng\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.02800\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDesign, Automation & Test in Europe (DATE) 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 Mar 2021 02:49:16 GMT)\\u00a7r"}']}
{title:'Sau et al. (§72021§r)', author: 'Carlo Sau; Tiziana Fanni; Claudio Rubattu; Luigi Raffo; Francesca Palumbo', display:{Lore:['[{"text": "arXiv:2103.03564", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Multi-Dataflow Composer Tool: an open-source tool suite for Optimized Coarse-Grain Reconfigurable Hardware Accelerators and Platform Design\\u00a7r\\n\\n\\u00a78\\u00a7oCarlo Sau\\nTiziana Fanni\\nClaudio Rubattu\\nLuigi Raffo\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.03564\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.micpro.2020.103326\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nMicroprocessors and Microsystems, Volume 80, February 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 5 Mar 2021 09:47:11 GMT)\\u00a7r"}']}
{title:'Palumbo et al. (§72021§r)', author: 'Francesca Palumbo; Carlo Sau', display:{Lore:['[{"text": "arXiv:2103.03712", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReconfigurable and approximate computing for video coding\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesca Palumbo\\nCarlo Sau\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.03712\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1049/PBCS053E_ch9\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 5 Mar 2021 14:35:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oChapater of the VLSI Architectures forFuture Video Coding, IET Digital Library, 2019(https://digital-library.theiet.org/content/books/10.1049/pbcs053e_ch9)\\u00a7r"}']}
{title:'Shivanandamurthy et al. (§72021§r)', author: 'Supreeth Mysore Shivanandamurthy; Ishan. G. Thakkar; Sayed Ahmad Salehi', display:{Lore:['[{"text": "arXiv:2103.03953", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lODIN: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-Situ Neural Network Processing in Phase Change RAM\\u00a7r\\n\\n\\u00a78\\u00a7oSupreeth Mysore Shivanandamurthy\\nIshan. G. Thakkar\\nSayed Ahmad Salehi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.03953\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 5 Mar 2021 21:47:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 Figures, 4 Tables\\u00a7r"}']}
{title:'Telesklav et al. (§72021§r)', author: 'Mario Telesklav; Stefan Tauner', display:{Lore:['[{"text": "arXiv:2103.04456", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComparative Analysis and Enhancement of CFG-based Hardware-Assisted CFI Schemes\\u00a7r\\n\\n\\u00a78\\u00a7oMario Telesklav\\nStefan Tauner\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.04456\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 Mar 2021 20:53:33 GMT)\\u00a7r"}']}
{title:'Parravicini et al. (§72021§r)', author: 'Alberto Parravicini; Luca Giuseppe Cellamare; Marco Siracusa; Marco Domenico Santambrogio', display:{Lore:['[{"text": "arXiv:2103.04808", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScaling up HBM Efficiency of Top-K SpMV for Approximate Embedding Similarity on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAlberto Parravicini\\nLuca Giuseppe Cellamare\\nMarco Siracusa\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.04808\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Mar 2021 15:09:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in Proceedings of the 58th Design Automation Conference(DAC)\\u00a7r"}']}
{title:'Salamin et al. (§72021§r)', author: 'Sami Salamin; Georgios Zervakis; Ourania Spantidi; Iraklis Anagnostopoulos; Jörg Henkel; Hussam Amrouch', display:{Lore:['[{"text": "arXiv:2103.04812", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReliability-Aware Quantization for Anti-Aging NPUs\\u00a7r\\n\\n\\u00a78\\u00a7oSami Salamin\\nGeorgios Zervakis\\nOurania Spantidi\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.04812\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE51398.2021.9474094\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Mar 2021 15:13:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 24th Design Automation and Test in Europe Conference (DATE) 2021\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Xiaofan Zhang; Dawei Wang; Pierce Chuang; Shugao Ma; Deming Chen; Yuecheng Li', display:{Lore:['[{"text": "arXiv:2103.04958", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lF-CAD: A Framework to Explore Hardware Accelerators for Codec Avatar Decoding\\u00a7r\\n\\n\\u00a78\\u00a7oXiaofan Zhang\\nDawei Wang\\nPierce Chuang\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.04958\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Mar 2021 18:28:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished as a conference paper at Design Automation Conference 2021 (DAC\'21)\\u00a7r"}']}
{title:'Bagbaba et al. (§72021§r)', author: 'Ahmet Cagri Bagbaba; Maksim Jenihhin; Raimund Ubar; Christian Sauer', display:{Lore:['[{"text": "arXiv:2103.05106", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRepresenting Gate-Level SET Faults by Multiple SEU Faults at RTL\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Cagri Bagbaba\\nMaksim Jenihhin\\nRaimund Ubar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.05106\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IOLTS50870.2020.9159715\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Mar 2021 09:40:55 GMT)\\u00a7r"}']}
{title:'Ram et al. (§72021§r)', author: 'Saswat K. Ram; Sauvagya R. Sahoo; Banee B. Das; Kamalakanta Mahapatra; Saraju P. Mohanty', display:{Lore:['[{"text": "arXiv:2103.05615", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEternal-Thing 2.0: Analog-Trojan Resilient Ripple-Less Solar Energy Harvesting System for Sustainable IoT in Smart Cities and Smart Villages\\u00a7r\\n\\n\\u00a78\\u00a7oSaswat K. Ram\\nSauvagya R. Sahoo\\nBanee B. Das\\nKamalakanta Mahapatra\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.05615\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Mar 2021 18:36:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages, 15 figures\\u00a7r"}']}
{title:'Xie et al. (§72021§r)', author: 'Xinfeng Xie; Peng Gu; Yufei Ding; Dimin Niu; Hongzhong Zheng; Yuan Xie', display:{Lore:['[{"text": "arXiv:2103.06653", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMPU: Towards Bandwidth-abundant SIMT Processor via Near-bank Computing\\u00a7r\\n\\n\\u00a78\\u00a7oXinfeng Xie\\nPeng Gu\\nYufei Ding\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.06653\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Mar 2021 13:19:10 GMT)\\u00a7r"}']}
{title:'Polian et al. (§72021§r)', author: 'Ilia Polian; Jens Anders; Steffen Becker; Paolo Bernardi; Krishnendu Chakrabarty; Nourhan ElHamawy; Matthias Sauer; Adit Singh; Matteo Sonza Reorda; Stefan Wagner', display:{Lore:['[{"text": "arXiv:2103.06656", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring the Mysteries of System-Level Test\\u00a7r\\n\\n\\u00a78\\u00a7oIlia Polian\\nJens Anders\\nSteffen Becker\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.06656\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ATS49688.2020.9301557\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2020 IEEE 29th Asian Test Symposium (ATS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Mar 2021 13:29:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 2 figures\\u00a7r"}']}
{title:'Luinaud et al. (§72021§r)', author: 'Thomas Luinaud; Jeferson Santiago da Silva; J. M. Pierre Langlois; Yvon Savaria', display:{Lore:['[{"text": "arXiv:2103.07750", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Principles for Packet Deparsers on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oThomas Luinaud\\nJeferson Santiago da Silva\\nJ. M. Pierre Langlois\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.07750\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3431920.3439303\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 13 Mar 2021 16:58:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at ISFPGA\'21, 2021 Sourcecode available at : https://github.com/luinaudt/deparser/tree/FPGA_paper\\u00a7r"}']}
{title:'Sleeba et al. (§72021§r)', author: 'Bobby Sleeba; Mikael Collin; Mats Brorsson', display:{Lore:['[{"text": "arXiv:2103.08910", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn ASIC Implementation and Evaluation of a Profiled Low-Energy Instruction Set Architecture Extension\\u00a7r\\n\\n\\u00a78\\u00a7oBobby Sleeba\\nMikael Collin\\nMats Brorsson\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.08910\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Mar 2021 08:34:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 6 figures, 3 tables\\u00a7r"}']}
{title:'Stevens et al. (§72021§r)', author: 'Jacob R. Stevens; Rangharajan Venkatesan; Steve Dai; Brucek Khailany; Anand Raghunathan', display:{Lore:['[{"text": "arXiv:2103.09301", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoftermax: Hardware/Software Co-Design of an Efficient Softmax for Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oJacob R. Stevens\\nRangharajan Venkatesan\\nSteve Dai\\nBrucek Khailany\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.09301\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Mar 2021 20:04:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in Proceedings of the 58th Design Automation Conference(DAC \'21)\\u00a7r"}']}
{title:'Tsukada et al. (§72021§r)', author: 'Mineto Tsukada; Hiroki Matsutani', display:{Lore:['[{"text": "arXiv:2103.09791", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Overflow/Underflow-Free Fixed-Point Bit-Width Optimization Method for OS-ELM Digital Circuit\\u00a7r\\n\\n\\u00a78\\u00a7oMineto Tsukada\\nHiroki Matsutani\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.09791\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1587/transfun.2021VLP0017\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 13 Jul 2021 11:14:03 GMT)\\u00a7r"}']}
{title:'Sgherzi et al. (§72021§r)', author: 'Francesco Sgherzi; Alberto Parravicini; Marco Siracusa; Marco Domenico Santambrogio', display:{Lore:['[{"text": "arXiv:2103.10040", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSolving Large Top-K Graph Eigenproblems with a Memory and Compute-optimized FPGA Design\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco Sgherzi\\nAlberto Parravicini\\nMarco Siracusa\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.10040\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Mar 2021 06:23:03 GMT)\\u00a7r"}']}
{title:'Guirado et al. (§72021§r)', author: 'Robert Guirado; Akshay Jain; Sergi Abadal; Eduard Alarcón', display:{Lore:['[{"text": "arXiv:2103.10515", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing the Communication Requirements of GNN Accelerators: A Model-Based Approach\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Guirado\\nAkshay Jain\\nSergi Abadal\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.10515\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Mar 2021 20:49:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISCAS 2021\\u00a7r"}']}
{title:'Stevens et al. (§72021§r)', author: 'Jacob R. Stevens; Dipankar Das; Sasikanth Avancha; Bharat Kaul; Anand Raghunathan', display:{Lore:['[{"text": "arXiv:2103.10836", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGNNerator: A Hardware/Software Framework for Accelerating Graph Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oJacob R. Stevens\\nDipankar Das\\nSasikanth Avancha\\nBharat Kaul\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.10836\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Mar 2021 14:36:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in Proceedings of the 58th Design Automation Conference(DAC \'21)\\u00a7r"}']}
{title:'Kundu et al. (§72021§r)', author: 'Shamik Kundu; Kanad Basu; Mehdi Sadi; Twisha Titirsha; Shihao Song; Anup Das; Ujjwal Guin', display:{Lore:['[{"text": "arXiv:2103.12166", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpecial Session: Reliability Analysis for ML/AI Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oShamik Kundu\\nKanad Basu\\nMehdi Sadi\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.12166\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 30 Mar 2021 01:12:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at VLSI Test Symposium\\u00a7r"}']}
{title:'Xiang et al. (§72021§r)', author: 'Taoran Xiang; Lunkai Zhang; Shuqian An; Xiaochun Ye; Mingzhe Zhang; Yanhuan Liu; Mingyu Yan; Da Wang; Hao Zhang; Wenming Li; Ninghui Sun; Dongrui Fan', display:{Lore:['[{"text": "arXiv:2103.12393", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRISC-NN: Use RISC, NOT CISC as Neural Network Hardware Infrastructure\\u00a7r\\n\\n\\u00a78\\u00a7oTaoran Xiang\\nLunkai Zhang\\nShuqian An\\n+ 8 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.12393\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Mar 2021 08:49:50 GMT)\\u00a7r"}']}
{title:'Curzel et al. (§72021§r)', author: 'Serena Curzel; Nicolò Ghielmetti; Michele Fiorito; Fabrizio Ferrandi', display:{Lore:['[{"text": "arXiv:2103.13060", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDe-specializing an HLS library for Deep Neural Networks: improvements upon hls4ml\\u00a7r\\n\\n\\u00a78\\u00a7oSerena Curzel\\nNicol\\u00f2 Ghielmetti\\nMichele Fiorito\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.13060\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Mar 2021 10:16:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages\\u00a7r"}']}
{title:'Jalili et al. (§72021§r)', author: 'Majid Jalili; Mattan Erez', display:{Lore:['[{"text": "arXiv:2103.14808", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing Load Latency with Cache Level Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oMajid Jalili\\nMattan Erez\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.14808\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 Mar 2021 04:58:53 GMT)\\u00a7r"}']}
{title:'Sá et al. (§72021§r)', author: 'Bruno Sá; José Martins; Sandro Pinto', display:{Lore:['[{"text": "arXiv:2103.14951", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA First Look at RISC-V Virtualization from an Embedded Systems Perspective\\u00a7r\\n\\n\\u00a78\\u00a7oBruno S\\u00e1\\nJos\\u00e9 Martins\\nSandro Pinto\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.14951\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 16 Aug 2021 16:24:21 GMT)\\u00a7r"}']}
{title:'Hao et al. (§72021§r)', author: 'Cong Hao; Jordan Dotzel; Jinjun Xiong; Luca Benini; Zhiru Zhang; Deming Chen', display:{Lore:['[{"text": "arXiv:2103.15750", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Design Methodologies and Future Trends for Edge AI: Specialization and Co-design\\u00a7r\\n\\n\\u00a78\\u00a7oCong Hao\\nJordan Dotzel\\nJinjun Xiong\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.15750\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 30 Mar 2021 15:04:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by IEEE Design Test (D T)\\u00a7r"}']}
{title:'Sun et al. (§72021§r)', author: 'Baohua Sun; Tao Zhang; Jiapeng Su; Hao Sha', display:{Lore:['[{"text": "arXiv:2103.15756", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGnetDet: Object Detection Optimized on a 224mW CNN Accelerator Chip at the Speed of 106FPS\\u00a7r\\n\\n\\u00a78\\u00a7oBaohua Sun\\nTao Zhang\\nJiapeng Su\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.15756\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Feb 2021 06:16:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 2 figures, and 1 table. arXiv admin note: text overlap with arXiv:2101.10444\\u00a7r"}']}
{title:'Kazdaridis et al. (§72021§r)', author: 'Giannis Kazdaridis; Nikos Sidiropoulos; Ioannis Zografopoulos; Thanasis Korakis', display:{Lore:['[{"text": "arXiv:2103.15969", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7leWake: A Novel Architecture for Semi-Active Wake-Up Radios Attaining Ultra-High Sensitivity at Extremely-Low Consumption\\u00a7r\\n\\n\\u00a78\\u00a7oGiannis Kazdaridis\\nNikos Sidiropoulos\\nIoannis Zografopoulos\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.15969\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Mar 2021 21:52:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 figures, 2 Tables\\u00a7r"}']}
{title:'Wan et al. (§72021§r)', author: 'Zishen Wan; Yuyang Zhang; Arijit Raychowdhury; Bo Yu; Yanjun Zhang; Shaoshan Liu', display:{Lore:['[{"text": "arXiv:2104.00192", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform\\u00a7r\\n\\n\\u00a78\\u00a7oZishen Wan\\nYuyang Zhang\\nArijit Raychowdhury\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.00192\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Apr 2021 01:42:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), June 6-9, 2021,Virtual\\u00a7r"}']}
{title:'Soldavini et al. (§72021§r)', author: 'Stephanie Soldavini; Christian Pilato', display:{Lore:['[{"text": "arXiv:2104.01448", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCompiler Infrastructure for Specializing Domain-Specific Memory Templates\\u00a7r\\n\\n\\u00a78\\u00a7oStephanie Soldavini\\nChristian Pilato\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.01448\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 3 Apr 2021 17:04:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for presentation at the 1st Workshop on Languages, Tools, and Techniques for Accelerator Design (LATTE\'21)\\u00a7r"}']}
{title:'Wagle et al. (§72021§r)', author: 'Ankit Wagle; Sunil Khatri; Sarma Vrudhula', display:{Lore:['[{"text": "arXiv:2104.01699", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells\\u00a7r\\n\\n\\u00a78\\u00a7oAnkit Wagle\\nSunil Khatri\\nSarma Vrudhula\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.01699\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCD50377.2020.00079\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Apr 2021 21:28:11 GMT)\\u00a7r"}']}
{title:'Balakrishnan et al. (§72021§r)', author: 'Aneesh Balakrishnan; Thomas Lange; Maximilien Glorieux; Dan Alexandrescu; Maksim Jenihhin', display:{Lore:['[{"text": "arXiv:2104.01812", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling Gate-Level Abstraction Hierarchy Using Graph Convolutional Neural Networks to Predict Functional De-Rating Factors\\u00a7r\\n\\n\\u00a78\\u00a7oAneesh Balakrishnan\\nThomas Lange\\nMaximilien Glorieux\\nDan Alexandrescu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.01812\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AHS.2019.00007\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Apr 2021 08:38:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 Figures, 7 pages for conference ( 1 extra page (page number 1) isadded for arxive aboutlicense agreement), Conference: 2019 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)\\u00a7r"}']}
{title:'Balakrishnan et al. (§72021§r)', author: 'Aneesh Balakrishnan; Thomas Lange; Maximilien Glorieux; Dan Alexandrescu; Maksim Jenihhin', display:{Lore:['[{"text": "arXiv:2104.01900", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Validation of Graph Model-Based, Gate Level Low-Dimensional Feature Data for Machine Learning Applications\\u00a7r\\n\\n\\u00a78\\u00a7oAneesh Balakrishnan\\nThomas Lange\\nMaximilien Glorieux\\nDan Alexandrescu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.01900\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/NORCHIP.2019.8906974\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Apr 2021 13:27:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages for conference, Number of Figures: 6, Conference: 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)\\u00a7r"}']}
{title:'Balakrishnan et al. (§72021§r)', author: 'Aneesh Balakrishnan; Thomas Lange; Maximilien Glorieux; Dan Alexandrescu; Maksim Jenihhin', display:{Lore:['[{"text": "arXiv:2104.01908", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComposing Graph Theory and Deep Neural Networks to Evaluate SEU Type Soft Error Effects\\u00a7r\\n\\n\\u00a78\\u00a7oAneesh Balakrishnan\\nThomas Lange\\nMaximilien Glorieux\\nDan Alexandrescu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.01908\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MECO49872.2020.9134279\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Apr 2021 13:40:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages for conference, Number of figures: 3, Conference: 2020 9th Mediterranean Conference on Embedded Computing (MECO)\\u00a7r"}']}
{title:'Kalali et al. (§72021§r)', author: 'Ercan Kalali; Rene van Leuken', display:{Lore:['[{"text": "arXiv:2104.02162", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNear-Precise Parameter Approximation for Multiple Multiplications on A Single DSP Block\\u00a7r\\n\\n\\u00a78\\u00a7oErcan Kalali\\nRene van Leuken\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.02162\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2021.3119187\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Apr 2021 21:26:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 10 figures\\u00a7r"}']}
{title:'Fu et al. (§72021§r)', author: 'Yaosheng Fu; Evgeny Bolotin; Niladrish Chatterjee; David Nellans; Stephen W. Keckler', display:{Lore:['[{"text": "arXiv:2104.02188", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGPU Domain Specialization via Composable On-Package Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oYaosheng Fu\\nEvgeny Bolotin\\nNiladrish Chatterjee\\nDavid Nellans\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.02188\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Apr 2021 23:06:50 GMT)\\u00a7r"}']}
{title:'Mishty et al. (§72021§r)', author: 'Kaniz Mishty; Mehdi Sadi', display:{Lore:['[{"text": "arXiv:2104.02199", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning Efficient and High-performance AI Accelerators with Customized STT-MRAM\\u00a7r\\n\\n\\u00a78\\u00a7oKaniz Mishty\\nMehdi Sadi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.02199\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Apr 2021 00:34:06 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Xiaofan Zhang; Hanchen Ye; Deming Chen', display:{Lore:['[{"text": "arXiv:2104.02251", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBeing-ahead: Benchmarking and Exploring Accelerators for Hardware-Efficient AI Deployment\\u00a7r\\n\\n\\u00a78\\u00a7oXiaofan Zhang\\nHanchen Ye\\nDeming Chen\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.02251\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Apr 2021 02:33:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at MLSys\'21 Workshop on Benchmarking Machine Learning Workloads on Emerging Hardware. arXiv admin note: text overlap with arXiv:2008.12745\\u00a7r"}']}
{title:'Silva et al. (§72021§r)', author: 'Pedro Filipe Silva; João Bispo; Nuno Paulino', display:{Lore:['[{"text": "arXiv:2104.02676", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuilding Beyond HLS: Graph Analysis and Others\\u00a7r\\n\\n\\u00a78\\u00a7oPedro Filipe Silva\\nJo\\u00e3o Bispo\\nNuno Paulino\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.02676\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Apr 2021 17:07:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 1 table. Accepted at LATTE \'21, an ASPLOS workshop. Slightly differs from accepted version: includes some corrections and phrasing changes\\u00a7r"}']}
{title:'Drechsler (§72021§r)', author: 'Rolf Drechsler', display:{Lore:['[{"text": "arXiv:2104.03024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7acs.SC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolynomial Circuit Verification using BDDs\\u00a7r\\n\\n\\u00a78\\u00a7oRolf Drechsler\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.03024\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Apr 2021 09:56:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 5 figures\\u00a7r"}']}
{title:'Moreira et al. (§72021§r)', author: 'José E. Moreira; Kit Barton; Steven Battle; Peter Bergner; Ramon Bertran; Puneeth Bhat; Pedro Caldeira; David Edelsohn; Gordon Fossum; Brad Frey; Nemanja Ivanovic; Chip Kerchner; Vincent Lim; Shakti Kapoor; Tulio Machado Filho; Silvia Melitta Mueller; Brett Olsson; Satish Sadasivam; Baptiste Saleil; Bill Schmidt; Rajalakshmi Srinivasaraghavan; Shricharan Srivatsan; Brian Thompto; Andreas Wagner; Nelson Wu', display:{Lore:['[{"text": "arXiv:2104.03142", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA matrix math facility for Power ISA(TM) processors\\u00a7r\\n\\n\\u00a78\\u00a7oJos\\u00e9 E. Moreira\\nKit Barton\\nSteven Battle\\n+ 21 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.03142\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Apr 2021 14:17:32 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Kaiqi Zhang; Cole Hawkins; Xiyuan Zhang; Cong Hao; Zheng Zhang', display:{Lore:['[{"text": "arXiv:2104.03420", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn-FPGA Training with Ultra Memory Reduction: A Low-Precision Tensor Method\\u00a7r\\n\\n\\u00a78\\u00a7oKaiqi Zhang\\nCole Hawkins\\nXiyuan Zhang\\nCong Hao\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.03420\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 19 Apr 2021 21:58:12 GMT)\\u00a7r"}']}
{title:'Klaiber et al. (§72021§r)', author: 'Michael J. Klaiber; Axel J. Acosta; Ingo Feldner; Falk Rehm', display:{Lore:['[{"text": "arXiv:2104.03780", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers\\u00a7r\\n\\n\\u00a78\\u00a7oMichael J. Klaiber\\nAxel J. Acosta\\nIngo Feldner\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.03780\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Apr 2021 14:05:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oLATTE 2021 Workshop on Languages, Tools, and Techniques for Accelerator Design\\u00a7r"}']}
{title:'Orenes-Vera et al. (§72021§r)', author: 'Marcelo Orenes-Vera; Aninda Manocha; David Wentzlaff; Margaret Martonosi', display:{Lore:['[{"text": "arXiv:2104.04003", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutoSVA: Democratizing Formal Verification of RTL Module Interactions\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Orenes-Vera\\nAninda Manocha\\nDavid Wentzlaff\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.04003\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Apr 2021 18:36:42 GMT)\\u00a7r"}']}
{title:'Gohil et al. (§72021§r)', author: 'Varun Gohil; Sumit Walia; Joycee Mekie; Manu Awasthi', display:{Lore:['[{"text": "arXiv:2104.04763", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFixed-Posit: A Floating-Point Representation for Error-Resilient Applications\\u00a7r\\n\\n\\u00a78\\u00a7oVarun Gohil\\nSumit Walia\\nJoycee Mekie\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.04763\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 10 Apr 2021 13:36:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is a pre-print for the paper version that has been accepted to TCAS-II, Express Briefs\\u00a7r"}']}
{title:'Gao et al. (§72021§r)', author: 'Tian Gao; Zishen Wan; Yuyang Zhang; Bo Yu; Yanjun Zhang; Shaoshan Liu; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:2104.05112", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7liELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform\\u00a7r\\n\\n\\u00a78\\u00a7oTian Gao\\nZishen Wan\\nYuyang Zhang\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.05112\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 11 Apr 2021 21:22:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEqual contributions from first two authors. Accepted by IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS), June 6-9, 2021\\u00a7r"}']}
{title:'Haj-Yahya et al. (§72021§r)', author: 'Jawad Haj-Yahya; Jisung Park; Rahul Bera; Juan Gómez Luna; Efraim Rotem; Taha Shahroodi; Jeremie Kim; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2104.05119", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBurstLink: Techniques for Energy-Efficient Conventional and Virtual Reality Video Display\\u00a7r\\n\\n\\u00a78\\u00a7oJawad Haj-Yahya\\nJisung Park\\nRahul Bera\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.05119\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 1 Nov 2021 21:39:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper will be presentedat MICRO 2021\\u00a7r"}']}
{title:'Khan et al. (§72021§r)', author: 'Hamza Khan; Asma Khan; Zainab Khan; Lun Bin Huang; Kun Wang; Lei He', display:{Lore:['[{"text": "arXiv:2104.06535", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNPE: An FPGA-based Overlay Processor for Natural Language Processing\\u00a7r\\n\\n\\u00a78\\u00a7oHamza Khan\\nAsma Khan\\nZainab Khan\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.06535\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3431920.3439477\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Apr 2021 22:34:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 6 figures\\u00a7r"}']}
{title:'Besta et al. (§72021§r)', author: 'Maciej Besta; Raghavendra Kanakagiri; Grzegorz Kwasniewski; Rachata Ausavarungnirun; Jakub Beránek; Konstantinos Kanellopoulos; Kacper Janda; Zur Vonarburg-Shmaria; Lukas Gianinazzi; Ioana Stefan; Juan Gómez Luna; Marcin Copik; Lukas Kapp-Schwoerer; Salvatore Di Girolamo; Marek Konieczny; Nils Blach; Onur Mutlu; Torsten Hoefler', display:{Lore:['[{"text": "arXiv:2104.07582", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMaciej Besta\\nRaghavendra Kanakagiri\\nGrzegorz Kwasniewski\\n+ 14 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.07582\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 25 Oct 2021 17:51:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings of the 54th IEEE/ACM International Symposium on Microarchitecture (MICRO\'21), 2021\\u00a7r"}']}
{title:'Tabani et al. (§72021§r)', author: 'Hamid Tabani; Fabio Mazzocchetti; Pedro Benedicte; Jaume Abella; Francisco J. Cazorla', display:{Lore:['[{"text": "arXiv:2104.07735", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Analysis and Optimization Opportunities for NVIDIA Automotive GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oHamid Tabani\\nFabio Mazzocchetti\\nPedro Benedicte\\nJaume Abella\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.07735\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.jpdc.2021.02.008\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Apr 2021 19:30:08 GMT)\\u00a7r"}']}
{title:'Dann et al. (§72021§r)', author: 'Jonas Dann; Daniel Ritter; Holger Fröning', display:{Lore:['[{"text": "arXiv:2104.07776", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemystifying Memory Access Patterns of FPGA-Based Graph Processing Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJonas Dann\\nDaniel Ritter\\nHolger Fr\\u00f6ning\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.07776\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 Mar 2021 14:53:53 GMT)\\u00a7r"}']}
{title:'bashi et al. (§72021§r)', author: 'Farah Natiq Kassab bashi; Shawkat S Khairullah', display:{Lore:['[{"text": "arXiv:2104.08333", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA survey on Dependable Digital Systems using FPGAs: Current Methods and Challenges\\u00a7r\\n\\n\\u00a78\\u00a7oFarah Natiq Kassab bashi\\nShawkat S Khairullah\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.08333\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Advances in Computer and Electronics\\n  Engineering, Vol. 5, No. 12, pp. 1-8, December 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Apr 2021 01:23:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 2 figures\\u00a7r"}']}
{title:'Pati et al. (§72021§r)', author: 'Suchita Pati; Shaizeen Aga; Nuwan Jayasena; Matthew D. Sinclair', display:{Lore:['[{"text": "arXiv:2104.08335", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemystifying BERT: Implications for Accelerator Design\\u00a7r\\n\\n\\u00a78\\u00a7oSuchita Pati\\nShaizeen Aga\\nNuwan Jayasena\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.08335\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 14 Apr 2021 01:06:49 GMT)\\u00a7r"}']}
{title:'Ye (§72021§r)', author: 'Mao Ye', display:{Lore:['[{"text": "arXiv:2104.08699", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFOX: Hardware-Assisted File Auditing for Direct Access NVM-Hosted Filesystems\\u00a7r\\n\\n\\u00a78\\u00a7oMao Ye\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.08699\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 21 Apr 2021 02:10:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Gondimalla et al. (§72021§r)', author: 'Ashish Gondimalla; Sree Charan Gundabolu; T. N. Vijaykumar; Mithuna Thottethodi', display:{Lore:['[{"text": "arXiv:2104.08734", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBarrier-Free Large-Scale Sparse Tensor Accelerator (BARISTA) For Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAshish Gondimalla\\nSree Charan Gundabolu\\nT. N. Vijaykumar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.08734\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 8 May 2021 22:19:46 GMT)\\u00a7r"}']}
{title:'Oruc et al. (§72021§r)', author: 'A. Yavuz Oruc; A. Atmaca; Y. Nevzat Sengun; A. Semi Yenimol', display:{Lore:['[{"text": "arXiv:2104.09502", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCodeAPeel: An Integrated and Layered Learning Technology For Computer Architecture Courses\\u00a7r\\n\\n\\u00a78\\u00a7oA. Yavuz Oruc\\nA. Atmaca\\nY. Nevzat Sengun\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.09502\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 29 Nov 2021 17:22:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oMinor revision and some typos are fixed\\u00a7r"}']}
{title:'Park et al. (§72021§r)', author: 'Jisung Park; Myungsuk Kim; Myoungjun Chun; Lois Orosa; Jihong Kim; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2104.09611", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing Solid-State Drive Read Latency by Optimizing Read-Retry\\u00a7r\\n\\n\\u00a78\\u00a7oJisung Park\\nMyungsuk Kim\\nMyoungjun Chun\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.09611\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Mar 2021 13:37:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFull paper to appear in ASPLOS 2021\\u00a7r"}']}
{title:'Johnsen et al. (§72021§r)', author: 'Carl-Johannes Johnsen; Alberte Thegler; Kenneth Skovhede; Brian Vinter', display:{Lore:['[{"text": "arXiv:2104.09768", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSME: A High Productivity FPGA Tool for Software Programmers\\u00a7r\\n\\n\\u00a78\\u00a7oCarl-Johannes Johnsen\\nAlberte Thegler\\nKenneth Skovhede\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.09768\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Apr 2021 05:41:01 GMT)\\u00a7r"}']}
{title:'Khadem et al. (§72021§r)', author: 'Alireza Khadem; Haojie Ye; Trevor Mudge', display:{Lore:['[{"text": "arXiv:2104.09798", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoDR: Computation and Data Reuse Aware CNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oAlireza Khadem\\nHaojie Ye\\nTrevor Mudge\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.09798\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Apr 2021 07:20:17 GMT)\\u00a7r"}']}
{title:'Qi et al. (§72021§r)', author: 'Yuqiong Qi; Yang Hu; Haibin Wu; Shen Li; Haiyu Mao; Xiaochun Ye; Dongrui Fan; Ninghui Sun', display:{Lore:['[{"text": "arXiv:2104.10415", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTackling Variabilities in Autonomous Driving\\u00a7r\\n\\n\\u00a78\\u00a7oYuqiong Qi\\nYang Hu\\nHaibin Wu\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.10415\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Apr 2021 08:51:40 GMT)\\u00a7r"}']}
{title:'Fang et al. (§72021§r)', author: 'Haowen Fang; Brady Taylor; Ziru Li; Zaidao Mei; Hai Li; Qinru Qiu', display:{Lore:['[{"text": "arXiv:2104.10712", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuromorphic Algorithm-hardware Codesign for Temporal Pattern Learning\\u00a7r\\n\\n\\u00a78\\u00a7oHaowen Fang\\nBrady Taylor\\nZiru Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.10712\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 7 May 2021 03:41:52 GMT)\\u00a7r"}']}
{title:'Alexandrescu et al. (§72021§r)', author: 'Dan Alexandrescu; Aneesh Balakrishnan; Thomas Lange; Maximilien Glorieux', display:{Lore:['[{"text": "arXiv:2104.10941", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Cross-Layer Reliability and Functional Safety Assessment Through ML-Based Compact Models\\u00a7r\\n\\n\\u00a78\\u00a7oDan Alexandrescu\\nAneesh Balakrishnan\\nThomas Lange\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.10941\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IOLTS50870.2020.9159750\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Apr 2021 09:13:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages (paper) + 1 page copyright statement, Number of figures: 3, Conference: 2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)\\u00a7r"}']}
{title:'Alsop et al. (§72021§r)', author: 'Johnathan Alsop; Weon Taek Na; Matthew D. Sinclair; Samuel Grayson; Sarita V. Adve', display:{Lore:['[{"text": "arXiv:2104.11678", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Case for Fine-grain Coherence Specialization in Heterogeneous Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJohnathan Alsop\\nWeon Taek Na\\nMatthew D. Sinclair\\nSamuel Grayson\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.11678\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Apr 2021 16:14:40 GMT)\\u00a7r"}']}
{title:'Jia et al. (§72021§r)', author: 'Liancheng Jia; Zizhang Luo; Liqiang Lu; Yun Liang', display:{Lore:['[{"text": "arXiv:2104.12339", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra\\u00a7r\\n\\n\\u00a78\\u00a7oLiancheng Jia\\nZizhang Luo\\nLiqiang Lu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.12339\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Apr 2021 04:16:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted to DAC 2021\\u00a7r"}']}
{title:'Rucker et al. (§72021§r)', author: 'Alexander Rucker; Matthew Vilim; Tian Zhao; Yaqi Zhang; Raghu Prabhakar; Kunle Olukotun', display:{Lore:['[{"text": "arXiv:2104.12760", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCapstan: A Vector RDA for Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander Rucker\\nMatthew Vilim\\nTian Zhao\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.12760\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480047\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 23 Sep 2021 01:10:59 GMT)\\u00a7r"}']}
{title:'Majumder et al. (§72021§r)', author: 'Pritam Majumder; Jiayi Huang; Sungkeun Kim; Abdullah Muzahid; Dylan Siegers; Chia-Che Tsai; Eun Jung Kim', display:{Lore:['[{"text": "arXiv:2104.13671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NI\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lContinual Learning Approach for Improving the Data and Computation Mapping in Near-Memory Processing System\\u00a7r\\n\\n\\u00a78\\u00a7oPritam Majumder\\nJiayi Huang\\nSungkeun Kim\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.13671\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Apr 2021 09:50:35 GMT)\\u00a7r"}']}
{title:'Melchert et al. (§72021§r)', author: 'Jackson Melchert; Kathleen Feng; Caleb Donovick; Ross Daly; Clark Barrett; Mark Horowitz; Pat Hanrahan; Priyanka Raina', display:{Lore:['[{"text": "arXiv:2104.14155", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated Design Space Exploration of CGRA Processing Element Architectures using Frequent Subgraph Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oJackson Melchert\\nKathleen Feng\\nCaleb Donovick\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.14155\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Apr 2021 07:32:43 GMT)\\u00a7r"}']}
{title:'Bauer et al. (§72021§r)', author: 'Heiner Bauer; Sebastian Höppner; Chris Iatrou; Zohra Charania; Stephan Hartmann; Saif-Ur Rehman; Andreas Dixius; Georg Ellguth; Dennis Walter; Johannes Uhlig; Felix Neumärker; Marc Berthel; Marco Stolba; Florian Kelber; Leon Urbas; Christian Mayr', display:{Lore:['[{"text": "arXiv:2105.00789", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Implementation of an OPC UA Server for Industrial Field Devices\\u00a7r\\n\\n\\u00a78\\u00a7oHeiner Bauer\\nSebastian H\\u00f6ppner\\nChris Iatrou\\n+ 12 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.00789\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2021.3117401\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Very Large Scale Integration (VLSI) Systems\\n  29 (2021)\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 May 2021 12:43:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures, 2 tables\\u00a7r"}']}
{title:'Xiao et al. (§72021§r)', author: 'Qingcheng Xiao; Size Zheng; Bingzhe Wu; Pengcheng Xu; Xuehai Qian; Yun Liang', display:{Lore:['[{"text": "arXiv:2105.01585", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHASCO: Towards Agile HArdware and Software CO-design for Tensor Computation\\u00a7r\\n\\n\\u00a78\\u00a7oQingcheng Xiao\\nSize Zheng\\nBingzhe Wu\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.01585\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 May 2021 15:48:27 GMT)\\u00a7r"}']}
{title:'Lu et al. (§72021§r)', author: 'Liqiang Lu; Naiqing Guan; Yuyue Wang; Liancheng Jia; Zizhang Luo; Jieming Yin; Jason Cong; Yun Liang', display:{Lore:['[{"text": "arXiv:2105.01892", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation\\u00a7r\\n\\n\\u00a78\\u00a7oLiqiang Lu\\nNaiqing Guan\\nYuyue Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.01892\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 5 May 2021 06:50:57 GMT)\\u00a7r"}']}
{title:'Toca-Díaz et al. (§72021§r)', author: 'Yamilka Toca-Díaz; Alejandro Valero; Rubén Gran-Tejero; Darío Suárez-Gracia', display:{Lore:['[{"text": "arXiv:2105.03859", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRRCD: Redirecci\\u00f3n de Registros Basada en Compresi\\u00f3n de Datos para Tolerar FallosPermanentes en una GPU\\u00a7r\\n\\n\\u00a78\\u00a7oYamilka Toca-D\\u00edaz\\nAlejandro Valero\\nRub\\u00e9n Gran-Tejero\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.03859\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 9 May 2021 07:29:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 page, in Spanish, 6 Figures, to be submittedto Jornadas SARTECO 2021\\u00a7r"}']}
{title:'Chen et al. (§72021§r)', author: 'Xinyu Chen; Hongshi Tan; Yao Chen; Bingsheng He; Weng-Fai Wong; Deming Chen', display:{Lore:['[{"text": "arXiv:2105.04151", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSkew-Oblivious Data Routing for Data-Intensive Applications on FPGAs with HLS\\u00a7r\\n\\n\\u00a78\\u00a7oXinyu Chen\\nHongshi Tan\\nYao Chen\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.04151\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 May 2021 07:14:43 GMT)\\u00a7r"}']}
{title:'Leitersdorf et al. (§72021§r)', author: 'Orian Leitersdorf; Ben Perach; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2105.04212", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Error-Correcting-Code Mechanism for High-Throughput Memristive Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nBen Perach\\nRonny Ronen\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.04212\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 May 2021 09:13:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to 58thDesign Automation Conference (DAC) 2021\\u00a7r"}']}
{title:'Echavarria et al. (§72021§r)', author: 'Jorge Echavarria; Stefan Wildermann; Oliver Keszocze; Faramarz Khosravi; Andreas Becher; Jürgen Teich', display:{Lore:['[{"text": "arXiv:2105.05588", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Approximation of Accuracy-configurable Sequential Multipliers via Segmented Carry Chains\\u00a7r\\n\\n\\u00a78\\u00a7oJorge Echavarria\\nStefan Wildermann\\nOliver Keszocze\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.05588\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 25 May 2021 12:11:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages\\u00a7r"}']}
{title:'Landgraf et al. (§72021§r)', author: 'Joshua Landgraf; Scott Lloyd; Maya Gokhale', display:{Lore:['[{"text": "arXiv:2105.06594", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCombining Emulation and Simulation to Evaluate a Near Memory Key/Value Lookup Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oJoshua Landgraf\\nScott Lloyd\\nMaya Gokhale\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.06594\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 May 2021 23:32:59 GMT)\\u00a7r"}']}
{title:'Kiamarzi et al. (§72021§r)', author: 'Amir-Hossein Kiamarzi; Pezhman Torabi; Reza Sameni', display:{Lore:['[{"text": "arXiv:2105.07131", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Synthesis of State-Space Equations; Application to FPGA Implementation of Shallow and Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAmir-Hossein Kiamarzi\\nPezhman Torabi\\nReza Sameni\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.07131\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 15 May 2021 04:00:28 GMT)\\u00a7r"}']}
{title:'Jha et al. (§72021§r)', author: 'Chandan Kumar Jha; Shreyas Singh; Riddhi Thakker; Manu Awasthi; Joycee Mekie', display:{Lore:['[{"text": "arXiv:2105.07432", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZero Aware Configurable Data Encoding by Skipping Transfer for Error Resilient Applications\\u00a7r\\n\\n\\u00a78\\u00a7oChandan Kumar Jha\\nShreyas Singh\\nRiddhi Thakker\\nManu Awasthi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.07432\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 May 2021 13:05:10 GMT)\\u00a7r"}']}
{title:'Dimopoulos et al. (§72021§r)', author: 'A. C. Dimopoulos; C. Pavlatos; G. Papakonstantinou', display:{Lore:['[{"text": "arXiv:2105.07784", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-output, multi-level, multi-gate design using non-linear programming\\u00a7r\\n\\n\\u00a78\\u00a7oA. C. Dimopoulos\\nC. Pavlatos\\nG. Papakonstantinou\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.07784\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 May 2021 12:50:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 5 figues\\u00a7r"}']}
{title:'Agrawal et al. (§72021§r)', author: 'Amogh Agrawal; Mustafa Ali; Minsuk Koo; Nitin Rathi; Akhilesh Jaiswal; Kaushik Roy', display:{Lore:['[{"text": "arXiv:2105.08217", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIMPULSE: A 65nm Digital Compute-in-Memory Macro with Fused Weights and Membrane Potential for Spike-based Sequential Learning Tasks\\u00a7r\\n\\n\\u00a78\\u00a7oAmogh Agrawal\\nMustafa Ali\\nMinsuk Koo\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.08217\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LSSC.2021.3092727\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 May 2021 01:14:56 GMT)\\u00a7r"}']}
{title:'Shohel et al. (§72021§r)', author: 'Mohammad Abdullah Al Shohel; Vidya A. Chhabria; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2105.08784", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA New, Computationally Efficient \\"Blech Criterion\\" for Immortality in General Interconnects\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Abdullah Al Shohel\\nVidya A. Chhabria\\nSachin S. Sapatnekar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.08784\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 May 2021 19:08:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in the Proceedings of the ACM/IEEE Design Automation Conference,2021\\u00a7r"}']}
{title:'Gupta et al. (§72021§r)', author: 'Udit Gupta; Samuel Hsia; Jeff Zhang; Mark Wilkening; Javin Pombra; Hsien-Hsin S. Lee; Gu-Yeon Wei; Carole-Jean Wu; David Brooks', display:{Lore:['[{"text": "arXiv:2105.08820", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecPipe: Co-designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance\\u00a7r\\n\\n\\u00a78\\u00a7oUdit Gupta\\nSamuel Hsia\\nJeff Zhang\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.08820\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 22 May 2021 17:41:29 GMT)\\u00a7r"}']}
{title:'Li et al. (§72021§r)', author: 'Gang Li; Zejian Liu; Fanrong Li; Jian Cheng', display:{Lore:['[{"text": "arXiv:2105.08937", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBlock Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oGang Li\\nZejian Liu\\nFanrong Li\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.08937\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 May 2021 06:03:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to IEEETransactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021. This is an extended version of the conference paper published on DATE\'18\\u00a7r"}']}
{title:'Olgun et al. (§72021§r)', author: 'Ataberk Olgun; Minesh Patel; A. Giray Yağlıkçı; Haocong Luo; Jeremie S. Kim; Nisa Bostancı; Nandita Vijaykumar; Oğuz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2105.08955", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oAtaberk Olgun\\nMinesh Patel\\nA. Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.08955\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 25 May 2021 11:17:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 14 figures. A shorter version of thiswork is to appear at the48th IEEE InternationalSymposium on Computer Architecture (ISCA 2021)\\u00a7r"}']}
{title:'Fan et al. (§72021§r)', author: 'Hongxiang Fan; Martin Ferianc; Miguel Rodrigues; Hongyu Zhou; Xinyu Niu; Wayne Luk', display:{Lore:['[{"text": "arXiv:2105.09163", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Performance FPGA-based Accelerator for Bayesian Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oHongxiang Fan\\nMartin Ferianc\\nMiguel Rodrigues\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.09163\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 30 Nov 2021 21:18:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDesignAutomation Conference(DAC) 2021\\u00a7r"}']}
{title:'Deshwal et al. (§72021§r)', author: 'Aryan Deshwal; Syrine Belakaria; Ganapati Bhat; Janardhan Rao Doppa; Partha Pratim Pande', display:{Lore:['[{"text": "arXiv:2105.09282", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLearning Pareto-Frontier Resource Management Policies for Heterogeneous SoCs: An Information-Theoretic Approach\\u00a7r\\n\\n\\u00a78\\u00a7oAryan Deshwal\\nSyrine Belakaria\\nGanapati Bhat\\nJanardhan Rao Doppa\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.09282\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 14 Apr 2021 05:14:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in proceedings DAC\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Yang Wang; Chen Zhang; Zhiqiang Xie; Cong Guo; Yunxin Liu; Jingwen Leng', display:{Lore:['[{"text": "arXiv:2105.09564", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDual-side Sparse Tensor Core\\u00a7r\\n\\n\\u00a78\\u00a7oYang Wang\\nChen Zhang\\nZhiqiang Xie\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.09564\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 May 2021 07:36:16 GMT)\\u00a7r"}']}
{title:'Saquetti et al. (§72021§r)', author: 'Mateus Saquetti; Raphael M. Brum; Bruno Zatt; Samuel Pagliarini; Weverton Cordeiro; Jose R. Azambuja', display:{Lore:['[{"text": "arXiv:2105.09696", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Terabit Hybrid FPGA-ASIC Platform for Switch Virtualization\\u00a7r\\n\\n\\u00a78\\u00a7oMateus Saquetti\\nRaphael M. Brum\\nBruno Zatt\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.09696\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 May 2021 12:17:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISVLSI\\u00a7r"}']}
{title:'Jaiswal et al. (§72021§r)', author: 'Saurabh Jaiswal; Shailendra Kumar Gupta; Soumya Soubhagya Dandapat', display:{Lore:['[{"text": "arXiv:2105.10427", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPrefetcher-based DRAM Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSaurabh Jaiswal\\nShailendra Kumar Gupta\\nSoumya Soubhagya Dandapat\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.10427\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 May 2021 15:53:36 GMT)\\u00a7r"}']}
{title:'Mondal et al. (§72021§r)', author: 'Sudipta Mondal; Susmita Dey Manasi; Kishor Kunal; S. Ramprasath; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2105.10554", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGNNIE: GNN Inference Engine with Load-balancing and Graph-Specific Caching\\u00a7r\\n\\n\\u00a78\\u00a7oSudipta Mondal\\nSusmita Dey Manasi\\nKishor Kunal\\nS. Ramprasath\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.10554\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 7 Aug 2021 14:29:05 GMT)\\u00a7r"}']}
{title:'Tataria et al. (§72021§r)', author: 'Harsh Tataria; Erik L. Bengtsson; Ove Edfors; Fredrik Tufvesson', display:{Lore:['[{"text": "arXiv:2105.10712", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l27.5-29.5 GHz Switched Array Sounder for Dynamic Channel Characterization: Design, Implementation and Measurements\\u00a7r\\n\\n\\u00a78\\u00a7oHarsh Tataria\\nErik L. Bengtsson\\nOve Edfors\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.10712\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 22 May 2021 12:32:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Transactions on Wireless Communications, 30 pages, 16 figures, 2 tables\\u00a7r"}']}
{title:'Li et al. (§72021§r)', author: 'Kexin Li; Chenhao Liu; Zhiyuan Shao; Zeke Wang; Minkang Wu; Jiajie Chen; Xiaofei Liao; Hai Jin', display:{Lore:['[{"text": "arXiv:2105.11754", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalaBFS: A Scalable BFS Accelerator on HBM-Enhanced FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oKexin Li\\nChenhao Liu\\nZhiyuan Shao\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.11754\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 12 Oct 2021 15:55:58 GMT)\\u00a7r"}']}
{title:'Shivanandamurthy et al. (§72021§r)', author: 'Supreeth Mysore Shivanandamurthy; Ishan. G. Thakkar; Sayed Ahmad Salehi', display:{Lore:['[{"text": "arXiv:2105.12781", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM CNN Processing\\u00a7r\\n\\n\\u00a78\\u00a7oSupreeth Mysore Shivanandamurthy\\nIshan. G. Thakkar\\nSayed Ahmad Salehi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.12781\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 May 2021 18:36:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint accepted in ISVLSI 2021\\u00a7r"}']}
{title:'Hajinazar et al. (§72021§r)', author: 'Nastaran Hajinazar; Geraldo F. Oliveira; Sven Gregorio; João Ferreira; Nika Mansouri Ghiasi; Minesh Patel; Mohammed Alser; Saugata Ghose; Juan Gómez Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2105.12839", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oNastaran Hajinazar\\nGeraldo F. Oliveira\\nSven Gregorio\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.12839\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 30 Jun 2021 13:48:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an extended version ofthe paper that appeared at ASPLOS 2021\\u00a7r"}']}
{title:'Liu et al. (§72021§r)', author: 'Qiaoyi Liu; Dillon Huff; Jeff Setter; Maxwell Strange; Kathleen Feng; Kavya Sreedhar; Ziheng Wang; Keyi Zhang; Mark Horowitz; Priyanka Raina; Fredrik Kjolstad', display:{Lore:['[{"text": "arXiv:2105.12858", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCompiling Halide Programs to Push-Memory Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oQiaoyi Liu\\nDillon Huff\\nJeff Setter\\n+ 7 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.12858\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 May 2021 21:52:59 GMT)\\u00a7r"}']}
{title:'Nair et al. (§72021§r)', author: 'Harideep Nair; John Paul Shen; James E. Smith', display:{Lore:['[{"text": "arXiv:2105.13262", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Microarchitecture Implementation Framework for Online Learning with Temporal Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oHarideep Nair\\nJohn Paul Shen\\nJames E. Smith\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.13262\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISVLSI51109.2021.00056\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI),\\n  2021, pp. 266-271\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 2 Jun 2021 21:51:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in ISVLSI 2021. arXiv admin note: substantial text overlap with arXiv:2009.00457\\u00a7r"}']}
{title:'Selvam et al. (§72021§r)', author: 'Surya Selvam; Vinod Ganesan; Pratyush Kumar', display:{Lore:['[{"text": "arXiv:2105.13434", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFuSeConv: Fully Separable Convolutions for Fast Inference on Systolic Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oSurya Selvam\\nVinod Ganesan\\nPratyush Kumar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.13434\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 May 2021 20:19:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the Proceedings of the Design, Automation Test in Europe (DATE), 2021\\u00a7r"}']}
{title:'Elbtity et al. (§72021§r)', author: 'Mohammed Elbtity; Abhishek Singh; Brendan Reidy; Xiaochen Guo; Ramtin Zand', display:{Lore:['[{"text": "arXiv:2105.13904", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devices\\u00a7r\\n\\n\\u00a78\\u00a7oMohammed Elbtity\\nAbhishek Singh\\nBrendan Reidy\\nXiaochen Guo\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.13904\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISVLSI51109.2021.00043\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 May 2021 23:01:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures. arXiv admin note: text overlapwith arXiv:2012.02695, arXiv:2006.01238\\u00a7r"}']}
{title:'Jiang et al. (§72021§r)', author: 'Muhui Jiang; Lin Ma; Yajin Zhou; Qiang Liu; Cen Zhang; Zhi Wang; Xiapu Luo; Lei Wu; Kui Ren', display:{Lore:['[{"text": "arXiv:2105.14295", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lECMO: Peripheral Transplantation to Rehost Embedded Linux Kernels\\u00a7r\\n\\n\\u00a78\\u00a7oMuhui Jiang\\nLin Ma\\nYajin Zhou\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.14295\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3460120.3484753\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 5 Oct 2021 07:09:44 GMT)\\u00a7r"}']}
{title:'Schoenbaum (§72021§r)', author: 'Lucius T. Schoenbaum', display:{Lore:['[{"text": "arXiv:2105.14401", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Tapered Floating Point Extension for the Redundant Signed Radix 2 System Using the Canonical Recoding\\u00a7r\\n\\n\\u00a78\\u00a7oLucius T. Schoenbaum\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.14401\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 30 May 2021 01:12:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Rui Wang; Chundong Wang; Chongnan Ye', display:{Lore:['[{"text": "arXiv:2105.14442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReuse Distance-based Copy-backs of Clean Cache Lines to Lower-level Caches\\u00a7r\\n\\n\\u00a78\\u00a7oRui Wang\\nChundong Wang\\nChongnan Ye\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.14442\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 30 May 2021 06:50:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUnder Review\\u00a7r"}']}
{title:'Huang et al. (§72021§r)', author: 'Shihua Huang; Luc Waeijen; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2106.01139", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHow Flexible is Your Computing System\\u00a7r\\n\\n\\u00a78\\u00a7oShihua Huang\\nLuc Waeijen\\nHenk Corporaal\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.01139\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Jun 2021 13:15:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPartialpreprint pending peer review\\u00a7r"}']}
{title:'Lazarev et al. (§72021§r)', author: 'Nikita Lazarev; Shaojie Xiang; Neil Adit; Zhiru Zhang; Christina Delimitrou', display:{Lore:['[{"text": "arXiv:2106.01482", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDagger: Accelerating RPCs in Cloud Microservices Through Tightly-Coupled Reconfigurable NICs\\u00a7r\\n\\n\\u00a78\\u00a7oNikita Lazarev\\nShaojie Xiang\\nNeil Adit\\nZhiru Zhang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.01482\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 Jun 2021 21:37:50 GMT)\\u00a7r"}']}
{title:'Niu et al. (§72021§r)', author: 'Siyuan Niu; Aida Todri-Sanial', display:{Lore:['[{"text": "arXiv:2106.01671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalyzing crosstalk error in the NISQ era\\u00a7r\\n\\n\\u00a78\\u00a7oSiyuan Niu\\nAida Todri-Sanial\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.01671\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Computer Society Annual Symposium on VLSI 2021, Jul 2021,\\n  Tampa, Florida, United States\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Jun 2021 08:20:40 GMT)\\u00a7r"}']}
{title:'Gupta et al. (§72021§r)', author: 'Vishal Gupta; Biswabandan Panda', display:{Lore:['[{"text": "arXiv:2106.04205", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicro BTB: A High Performance and Lightweight Last-Level Branch Target Buffer for Servers\\u00a7r\\n\\n\\u00a78\\u00a7oVishal Gupta\\nBiswabandan Panda\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.04205\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 4 Jul 2021 06:18:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Liu et al. (§72021§r)', author: 'Cheng Liu; Cheng Chu; Dawen Xu; Ying Wang; Qianlong Wang; Huawei Li; Xiaowei Li; Kwang-Ting Cheng', display:{Lore:['[{"text": "arXiv:2106.04772", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHyCA: A Hybrid Computing Architecture for Fault Tolerant Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oCheng Liu\\nCheng Chu\\nDawen Xu\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.04772\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 27 Oct 2021 11:40:05 GMT)\\u00a7r"}']}
{title:'Orosa et al. (§72021§r)', author: 'Lois Orosa; Yaohua Wang; Mohammad Sadrosadati; Jeremie S. Kim; Minesh Patel; Ivan Puddu; Haocong Luo; Kaveh Razavi; Juan Gómez-Luna; Hasan Hassan; Nika Mansouri-Ghiasi; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2106.05632", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations\\u00a7r\\n\\n\\u00a78\\u00a7oLois Orosa\\nYaohua Wang\\nMohammad Sadrosadati\\n+ 9 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.05632\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Jun 2021 10:15:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended version of an ISCA 2021paper\\u00a7r"}']}
{title:'Singh et al. (§72021§r)', author: 'Gagandeep Singh; Mohammed Alser; Damla Senol Cali; Dionysios Diamantopoulos; Juan Gómez-Luna; Henk Corporaal; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2106.06433", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nMohammed Alser\\nDamla Senol Cali\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.06433\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MM.2021.3088396\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 3 Jul 2021 08:06:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an extended and updated version of a paper published in IEEEMicro, vol. 41, no. 4, pp. 39-48, 1 July-Aug. 2021\\u00a7r"}']}
{title:'Sinha et al. (§72021§r)', author: 'Aparna Sinha; Debanjan Das; Venkanna Udutalapally; Mukil Kumar Selvarajan; Saraju P. Mohanty', display:{Lore:['[{"text": "arXiv:2106.06678", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7liThing: Designing Next-Generation Things with Battery Health Self-Monitoring Capabilities for Sustainable IoT in Smart Cities\\u00a7r\\n\\n\\u00a78\\u00a7oAparna Sinha\\nDebanjan Das\\nVenkanna Udutalapally\\nMukil Kumar Selvarajan\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.06678\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 12 Jun 2021 03:37:13 GMT)\\u00a7r"}']}
{title:'Arora et al. (§72021§r)', author: 'Aman Arora; Andrew Boutros; Daniel Rauch; Aishwarya Rajen; Aatman Borda; Seyed Alireza Damghani; Samidh Mehta; Sangram Kate; Pragnesh Patel; Kenneth B. Kent; Vaughn Betz; Lizy K. John', display:{Lore:['[{"text": "arXiv:2106.07087", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKoios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research\\u00a7r\\n\\n\\u00a78\\u00a7oAman Arora\\nAndrew Boutros\\nDaniel Rauch\\n+ 8 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.07087\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 13 Jun 2021 20:40:02 GMT)\\u00a7r"}']}
{title:'Papaphilippou et al. (§72021§r)', author: 'Philippos Papaphilippou; Paul H. J. Kelly; Wayne Luk', display:{Lore:['[{"text": "arXiv:2106.07456", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExtending the RISC-V ISA for exploring advanced reconfigurable SIMD instructions\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippos Papaphilippou\\nPaul H. J. Kelly\\nWayne Luk\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.07456\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Jun 2021 14:31:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at the Fifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021), co-located with ISCA 2021\\u00a7r"}']}
{title:'Yang et al. (§72021§r)', author: 'Jianlei Yang; Wenzhi Fu; Xingzhou Cheng; Xucheng Ye; Pengcheng Dai; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2106.07894", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lS2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oJianlei Yang\\nWenzhi Fu\\nXingzhou Cheng\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.07894\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2021.3087946\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Jun 2021 06:08:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 17 figures\\u00a7r"}']}
{title:'Zabihi et al. (§72021§r)', author: 'Masoud Zabihi; Salonik Resch; Husrev Cılasun; Zamshed I. Chowdhury; Zhengyang Zhao; Ulya R. Karpuzcu; Jian-Ping Wang; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2106.08402", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring the Feasibility of Using 3D XPoint as an In-Memory Computing Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMasoud Zabihi\\nSalonik Resch\\nHusrev C\\u0131lasun\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.08402\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Jun 2021 19:59:26 GMT)\\u00a7r"}']}
{title:'Yuan et al. (§72021§r)', author: 'Geng Yuan; Payman Behnam; Zhengang Li; Ali Shafiee; Sheng Lin; Xiaolong Ma; Hang Liu; Xuehai Qian; Mahdi Nazm Bojnordi; Yanzhi Wang; Caiwen Ding', display:{Lore:['[{"text": "arXiv:2106.09144", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oGeng Yuan\\nPayman Behnam\\nZhengang Li\\n+ 7 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.09144\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Jun 2021 21:42:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings of the 48th Annual International Symposium on Computer Architecture (ISCA), 2021\\u00a7r"}']}
{title:'Bose et al. (§72021§r)', author: 'Bobby Bose; Ishan Thakkar', display:{Lore:['[{"text": "arXiv:2106.09308", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterization and Mitigation of Electromigration Effects in TSV-Based Power Delivery Network Enabled 3D-Stacked DRAMs\\u00a7r\\n\\n\\u00a78\\u00a7oBobby Bose\\nIshan Thakkar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.09308\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 17 Jun 2021 08:22:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at IEEE/ACM GLSVLSI 2021\\u00a7r"}']}
{title:'Papadimitriou et al. (§72021§r)', author: 'George Papadimitriou; Manolis Kaliorakis; Athanasios Chatzidimitriou; Dimitris Gizopoulos; Greg Favor; Kumar Sankaran; Shidhartha Das', display:{Lore:['[{"text": "arXiv:2106.09975", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA System-Level Voltage/Frequency Scaling Characterization Framework for Multicore CPUs\\u00a7r\\n\\n\\u00a78\\u00a7oGeorge Papadimitriou\\nManolis Kaliorakis\\nAthanasios Chatzidimitriou\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.09975\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Jun 2021 07:55:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures, SELSE\'17, March 21-22, 2017, Boston, MA, USA\\u00a7r"}']}
{title:'Chatzopoulos et al. (§72021§r)', author: 'Odysseas Chatzopoulos; George-Marios Fragkoulis; George Papadimitriou; Dimitris Gizopoulos', display:{Lore:['[{"text": "arXiv:2106.09991", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Accurate Performance Modeling of RISC-V Designs\\u00a7r\\n\\n\\u00a78\\u00a7oOdysseas Chatzopoulos\\nGeorge-Marios Fragkoulis\\nGeorge Papadimitriou\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.09991\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Jun 2021 08:22:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 4 figures, CARRV\'21, June 17, 2021, Co-located with ISCA 2021\\u00a7r"}']}
{title:'Sakemi et al. (§72021§r)', author: 'Yusuke Sakemi; Takashi Morie; Takeo Hosomi; Kazuyuki Aihara', display:{Lore:['[{"text": "arXiv:2106.10382", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEffects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oYusuke Sakemi\\nTakashi Morie\\nTakeo Hosomi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.10382\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 25 Jun 2021 01:27:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7ocorrected typos\\u00a7r"}']}
{title:'Ganesan et al. (§72021§r)', author: 'Karthik Ganesan; Florian Lonsing; Srinivasa Shashank Nuthakki; Eshan Singh; Mohammad Rahmani Fadiheh; Wolfgang Kunz; Dominik Stoffel; Clark Barrett; Subhasish Mitra', display:{Lore:['[{"text": "arXiv:2106.10392", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEffective Pre-Silicon Verification of Processor Cores by Breaking the Bounds of Symbolic Quick Error Detection\\u00a7r\\n\\n\\u00a78\\u00a7oKarthik Ganesan\\nFlorian Lonsing\\nSrinivasa Shashank Nuthakki\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.10392\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Jun 2021 23:51:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis article has the full author list which was missing in arXiv:1908.06757. arXivadmin note: substantial text overlap with arXiv:1908.06757\\u00a7r"}']}
{title:'Salik et al. (§72021§r)', author: 'Ayush Salik; Manor Askenazi; Edward Rietman', display:{Lore:['[{"text": "arXiv:2106.11376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lContent Addressable Parallel Processors on a FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oAyush Salik\\nManor Askenazi\\nEdward Rietman\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.11376\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 23 Jun 2021 20:53:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 5 figures\\u00a7r"}']}
{title:'Jokic et al. (§72021§r)', author: 'Petar Jokic; Erfan Azarkhish; Andrea Bonetti; Marc Pons; Stephane Emery; Luca Benini', display:{Lore:['[{"text": "arXiv:2106.12810", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Construction Kit for Efficient Low Power Neural Network Accelerator Designs\\u00a7r\\n\\n\\u00a78\\u00a7oPetar Jokic\\nErfan Azarkhish\\nAndrea Bonetti\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.12810\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 24 Jun 2021 07:53:56 GMT)\\u00a7r"}']}
{title:'Gondimalla et al. (§72021§r)', author: 'Ashish Gondimalla; Jianqiao Liu; T. N. Vijaykumar; Mithuna Thottethodi', display:{Lore:['[{"text": "arXiv:2106.14138", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOCCAM: Optimal Data Reuse for Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAshish Gondimalla\\nJianqiao Liu\\nT. N. Vijaykumar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.14138\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Jun 2021 03:58:34 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Jie Zhang; Miryeong Kwon; Donghyun Gouk; Sungjoon Koh; Nam Sung Kim; Mahmut Taylan Kandemir; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:2106.14241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRevamping Storage Class Memory With Hardware Automated Memory-Over-Storage Solution\\u00a7r\\n\\n\\u00a78\\u00a7oJie Zhang\\nMiryeong Kwon\\nDonghyun Gouk\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.14241\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCA52012.2021.00065\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Jun 2021 14:17:51 GMT)\\u00a7r"}']}
{title:'Ney et al. (§72021§r)', author: 'Jonas Ney; Dominik Loroch; Vladimir Rybalkin; Nico Weber; Jens Krüger; Norbert Wehn', display:{Lore:['[{"text": "arXiv:2106.14771", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHALF: Holistic Auto Machine Learning for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oJonas Ney\\nDominik Loroch\\nVladimir Rybalkin\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.14771\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL53798.2021.00069\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 20 Oct 2021 13:22:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 2021\\u00a7r"}']}
{title:'Corda et al. (§72021§r)', author: 'Stefano Corda; Madhurya Kumaraswamy; Ahsan Javed Awan; Roel Jordans; Akash Kumar; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2106.15284", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNMPO: Near-Memory Computing Profiling and Offloading\\u00a7r\\n\\n\\u00a78\\u00a7oStefano Corda\\nMadhurya Kumaraswamy\\nAhsan Javed Awan\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2106.15284\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Jun 2021 11:55:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEuromicro Conference on Digital System Design 2021\\u00a7r"}']}
{title:'Krishnan et al. (§72021§r)', author: 'Gokul Krishnan; Sumit K. Mandal; Chaitali Chakrabarti; Jae-sun Seo; Umit Y. Ogras; Yu Cao', display:{Lore:['[{"text": "arXiv:2107.02358", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImpact of On-Chip Interconnect on In-Memory Acceleration of Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oGokul Krishnan\\nSumit K. Mandal\\nChaitali Chakrabarti\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.02358\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3460233\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Jul 2021 02:44:00 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72021§r)', author: 'Zhiyu Chen; Zhanghao Yu; Qing Jin; Yan He; Jingyu Wang; Sheng Lin; Dai Li; Yanzhi Wang; Kaiyuan Yang', display:{Lore:['[{"text": "arXiv:2107.02388", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCAP-RAM: A Charge-Domain In-Memory Computing 6T-SRAM for Accurate and Precision-Programmable CNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oZhiyu Chen\\nZhanghao Yu\\nQing Jin\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.02388\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2021.3056447\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Journal of Solid-State Circuits, Volume: 56, Issue: 6, Pages:\\n  1924 - 1935, June 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Jul 2021 04:59:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been accepted by IEEE Journal of Solid-State Circuits (JSSC 2021)\\u00a7r"}']}
{title:'Xu et al. (§72021§r)', author: 'Dawen Xu; Cheng Chu; Cheng Liu; Ying Wang; Huawei Li; Xiaowei Li; Kwang-Ting Cheng', display:{Lore:['[{"text": "arXiv:2107.02547", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Accelerator Design for Deformable Convolution Networks\\u00a7r\\n\\n\\u00a78\\u00a7oDawen Xu\\nCheng Chu\\nCheng Liu\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.02547\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Jul 2021 11:26:33 GMT)\\u00a7r"}']}
{title:'Xu et al. (§72021§r)', author: 'Dawen Xu; Meng He; Cheng Liu; Ying Wang; Long Cheng; Huawei Li; Xiaowei Li; Kwang-Ting Cheng', display:{Lore:['[{"text": "arXiv:2107.03096", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lR2F: A Remote Retraining Framework for AIoT Processors with Computing Errors\\u00a7r\\n\\n\\u00a78\\u00a7oDawen Xu\\nMeng He\\nCheng Liu\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.03096\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Jul 2021 09:28:30 GMT)\\u00a7r"}']}
{title:'Ghanathe et al. (§72021§r)', author: 'Nikhil Pratap Ghanathe; Vivek Seshadri; Rahul Sharma; Steve Wilton; Aayan Kumar', display:{Lore:['[{"text": "arXiv:2107.03653", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMAFIA: Machine Learning Acceleration on FPGAs for IoT Applications\\u00a7r\\n\\n\\u00a78\\u00a7oNikhil Pratap Ghanathe\\nVivek Seshadri\\nRahul Sharma\\nSteve Wilton\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.03653\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Jul 2021 07:38:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at The International Conference on Field-Programmable Logic and Applications (FPL), 2021\\u00a7r"}']}
{title:'Anderson et al. (§72021§r)', author: 'Michael Anderson; Benny Chen; Stephen Chen; Summer Deng; Jordan Fix; Michael Gschwind; Aravind Kalaiah; Changkyu Kim; Jaewon Lee; Jason Liang; Haixin Liu; Yinghai Lu; Jack Montgomery; Arun Moorthy; Satish Nadathur; Sam Naghshineh; Avinash Nayak; Jongsoo Park; Chris Petersen; Martin Schatz; Narayanan Sundaram; Bangsheng Tang; Peter Tang; Amy Yang; Jiecao Yu; Hector Yuen; Ying Zhang; Aravind Anbudurai; Vandana Balan; Harsha Bojja; Joe Boyd; Matthew Breitbach; Claudio Caldato; Anna Calvo; Garret Catron; Sneh Chandwani; Panos Christeas; Brad Cottel; Brian Coutinho; Arun Dalli; Abhishek Dhanotia; Oniel Duncan; Roman Dzhabarov; Simon Elmir; Chunli Fu; Wenyin Fu; Michael Fulthorp; Adi Gangidi; Nick Gibson; Sean Gordon; Beatriz Padilla Hernandez; Daniel Ho; Yu-Cheng Huang; Olof Johansson; Shishir Juluri; Shobhit Kanaujia; Manali Kesarkar; Jonathan Killinger; Ben Kim; Rohan Kulkarni; Meghan Lele; Huayu Li; Huamin Li; Yueming Li; Cynthia Liu; Jerry Liu; Bert Maher; Chandra Mallipedi; Seema Mangla; Kiran Kumar Matam; Jubin Mehta; Shobhit Mehta; Christopher Mitchell; Bharath Muthiah; Nitin Nagarkatte; Ashwin Narasimha; Bernard Nguyen; Thiara Ortiz; Soumya Padmanabha; Deng Pan; Ashwin Poojary; Ye; Qi; Olivier Raginel; Dwarak Rajagopal; Tristan Rice; Craig Ross; Nadav Rotem; Scott Russ; Kushal Shah; Baohua Shan; Hao Shen; Pavan Shetty; Krish Skandakumaran; Kutta Srinivasan; Roshan Sumbaly; Michael Tauberg; Mor Tzur; Sidharth Verma; Hao Wang; Man Wang; Ben Wei; Alex Xia; Chenyu Xu; Martin Yang; Kai Zhang; Ruoxi Zhang; Ming Zhao; Whitney Zhao; Rui Zhu; Ajit Mathews; Lin Qiao; Misha Smelyanskiy; Bill Jia; Vijay Rao', display:{Lore:['[{"text": "arXiv:2107.04140", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFirst-Generation Inference Accelerator Deployment at Facebook\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Anderson\\nBenny Chen\\nStephen Chen\\n+ 111 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.04140\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 4 Aug 2021 21:51:51 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72021§r)', author: 'Xinheng Liu; Yao Chen; Cong Hao; Ashutosh Dhar; Deming Chen', display:{Lore:['[{"text": "arXiv:2107.04244", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWinoCNN: Kernel Sharing Winograd Systolic Array for Efficient Convolutional Neural Network Acceleration on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oXinheng Liu\\nYao Chen\\nCong Hao\\nAshutosh Dhar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.04244\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Jul 2021 06:37:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in the proceedings of ASAP 2021\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Rui Zhang; Swarnendu Biswas; Vignesh Balaji; Michael D. Bond; Brandon Lucia', display:{Lore:['[{"text": "arXiv:2107.05453", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeat: Low-Complexity, Efficient On-Chip Cache Coherence\\u00a7r\\n\\n\\u00a78\\u00a7oRui Zhang\\nSwarnendu Biswas\\nVignesh Balaji\\nMichael D. Bond\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.05453\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 24 Jul 2021 08:32:05 GMT)\\u00a7r"}']}
{title:'Yan et al. (§72021§r)', author: 'Zheyu Yan; Da-Cheng Juan; Xiaobo Sharon Hu; Yiyu Shi', display:{Lore:['[{"text": "arXiv:2107.06871", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUncertainty Modeling of Emerging Device-based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Search\\u00a7r\\n\\n\\u00a78\\u00a7oZheyu Yan\\nDa-Cheng Juan\\nXiaobo Sharon Hu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.06871\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3394885.3431635\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Jul 2021 23:29:36 GMT)\\u00a7r"}']}
{title:'Assir et al. (§72021§r)', author: 'Imad Al Assir; Mohamad El Iskandarani; Hadi Rayan Al Sandid; Mazen A. R. Saghir', display:{Lore:['[{"text": "arXiv:2107.07169", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArrow: A RISC-V Vector Accelerator for Machine Learning Inference\\u00a7r\\n\\n\\u00a78\\u00a7oImad Al Assir\\nMohamad El Iskandarani\\nHadi Rayan Al Sandid\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.07169\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Jul 2021 07:36:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at theFifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021), co-located with ISCA 2021\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Zhihui Zhang; Jingwen Leng; Shuwen Lu; Youshan Miao; Yijia Diao; Minyi Guo; Chao Li; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2107.08709", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZIPPER: Exploiting Tile- and Operator-level Parallelism for General and Scalable Graph Neural Network Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oZhihui Zhang\\nJingwen Leng\\nShuwen Lu\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.08709\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Jul 2021 09:34:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages\\u00a7r"}']}
{title:'Singh et al. (§72021§r)', author: 'Gagandeep Singh; Dionysios Diamantopoulos; Juan Gómez-Luna; Christoph Hagleitner; Sander Stuijk; Henk Corporaal; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2107.08716", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Weather Prediction using Near-Memory Reconfigurable Fabric\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nDionysios Diamantopoulos\\nJuan G\\u00f3mez-Luna\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.08716\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3501804\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 21 Dec 2021 16:21:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2009.08241, arXiv:2106.06433\\u00a7r"}']}
{title:'Doran et al. (§72021§r)', author: 'Hans Dermot Doran; Timo Lang', display:{Lore:['[{"text": "arXiv:2107.08997", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Lockstep Processors for Applications with Functional Safety Relevance\\u00a7r\\n\\n\\u00a78\\u00a7oHans Dermot Doran\\nTimo Lang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.08997\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Jul 2021 16:17:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 8 figures\\u00a7r"}']}
{title:'Arora et al. (§72021§r)', author: 'Aman Arora; Bagus Hanindhito; Lizy K. John', display:{Lore:['[{"text": "arXiv:2107.09178", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCompute RAMs: Adaptable Compute and Storage Blocks for DL-Optimized FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAman Arora\\nBagus Hanindhito\\nLizy K. John\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09178\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 30 Sep 2021 15:05:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, IEEE Signal Processing Society\'s ASILOMAR Conference on Signals, Systems andComputers\\u00a7r"}']}
{title:'Bezati et al. (§72021§r)', author: 'Endri Bezati; Mahyar Emami; Jörn Janneck; James Larus', display:{Lore:['[{"text": "arXiv:2107.09333", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStreamBlocks: A compiler for heterogeneous dataflow computing (technical report)\\u00a7r\\n\\n\\u00a78\\u00a7oEndri Bezati\\nMahyar Emami\\nJ\\u00f6rn Janneck\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09333\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Jul 2021 08:46:47 GMT)\\u00a7r"}']}
{title:'Spantidi et al. (§72021§r)', author: 'Ourania Spantidi; Georgios Zervakis; Iraklis Anagnostopoulos; Hussam Amrouch; Jörg Henkel', display:{Lore:['[{"text": "arXiv:2107.09366", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPositive/Negative Approximate Multipliers for DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oOurania Spantidi\\nGeorgios Zervakis\\nIraklis Anagnostopoulos\\nHussam Amrouch\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09366\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD51958.2021.9643491\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Jul 2021 09:36:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 40th International Conference On Computer Aided Design (ICCAD 2021)\\u00a7r"}']}
{title:'Zhou et al. (§72021§r)', author: 'Kaining Zhou; Yangshuo He; Rui Xiao; Kejie Huang', display:{Lore:['[{"text": "arXiv:2107.09500", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDomino: A Tailored Network-on-Chip Architecture to Enable Highly Localized Inter- and Intra-Memory DNN Computing\\u00a7r\\n\\n\\u00a78\\u00a7oKaining Zhou\\nYangshuo He\\nRui Xiao\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09500\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 18 Jul 2021 16:19:43 GMT)\\u00a7r"}']}
{title:'Ronen et al. (§72021§r)', author: 'Ronny Ronen; Adi Eliahu; Orian Leitersdorf; Natan Peled; Kunal Korgaonkar; Anupam Chattopadhyay; Ben Perach; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2107.10308", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Bitlet Model: A Parameterized Analytical Model to Compare PIM and CPU Systems\\u00a7r\\n\\n\\u00a78\\u00a7oRonny Ronen\\nAdi Eliahu\\nOrian Leitersdorf\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.10308\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Jul 2021 18:53:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ACM JETC\\u00a7r"}']}
{title:'Narayan et al. (§72021§r)', author: 'Aditya Narayan; Yvain Thonnart; Pascal Vivet; Ayse K. Coskun; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2107.11516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitecting Optically-Controlled Phase Change Memory\\u00a7r\\n\\n\\u00a78\\u00a7oAditya Narayan\\nYvain Thonnart\\nPascal Vivet\\nAyse K. Coskun\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.11516\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 24 Jul 2021 02:56:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages\\u00a7r"}']}
{title:'Brossollet et al. (§72021§r)', author: 'Charles Brossollet; Alessandro Cappelli; Igor Carron; Charidimos Chaintoutis; Amélie Chatelain; Laurent Daudet; Sylvain Gigan; Daniel Hesslow; Florent Krzakala; Julien Launay; Safa Mokaadi; Fabien Moreau; Kilian Müller; Ruben Ohana; Gustave Pariente; Iacopo Poli; Elena Tommasone', display:{Lore:['[{"text": "arXiv:2107.11814", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightOn Optical Processing Unit: Scaling-up AI and HPC with a Non von Neumann co-processor\\u00a7r\\n\\n\\u00a78\\u00a7oCharles Brossollet\\nAlessandro Cappelli\\nIgor Carron\\n+ 13 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.11814\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Jul 2021 14:27:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings IEEE Hot Chips 33, 2021\\u00a7r"}']}
{title:'Cheng et al. (§72021§r)', author: 'Wenlong Cheng; Mingbo Zhao; Zhiling Ye; Shuhang Gu', display:{Lore:['[{"text": "arXiv:2107.12679", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMFAGAN: A Compression Framework for Memory-Efficient On-Device Super-Resolution GAN\\u00a7r\\n\\n\\u00a78\\u00a7oWenlong Cheng\\nMingbo Zhao\\nZhiling Ye\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.12679\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Jul 2021 09:04:30 GMT)\\u00a7r"}']}
{title:'Shin et al. (§72021§r)', author: 'Jong Hoon Shin; Ali Shafiee; Ardavan Pedram; Hamzah Abdel-Aziz; Ling Li; Joseph Hassoun', display:{Lore:['[{"text": "arXiv:2107.12922", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGriffin: Rethinking Sparse Optimization for Deep Learning Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oJong Hoon Shin\\nAli Shafiee\\nArdavan Pedram\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.12922\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 1 Nov 2021 22:01:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at the 28th IEEE InternationalSymposium on High-Performance Computer Architecture - HPCA 2022\\u00a7r"}']}
{title:'Soltaniyeh et al. (§72021§r)', author: 'Mohammadreza Soltaniyeh; Richard P. Martin; Santosh Nagarakatte', display:{Lore:['[{"text": "arXiv:2107.13386", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPOTS: An Accelerator for Sparse Convolutional Networks Leveraging Systolic General Matrix-Matrix Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oMohammadreza Soltaniyeh\\nRichard P. Martin\\nSantosh Nagarakatte\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.13386\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 24 Nov 2021 22:46:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages\\u00a7r"}']}
{title:'Shah et al. (§72021§r)', author: 'Tejas Shah; Bobbi Yogatama; Kyle Roarty; Rami Dahman', display:{Lore:['[{"text": "arXiv:2107.13649", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReuse Cache for Heterogeneous CPU-GPU Systems\\u00a7r\\n\\n\\u00a78\\u00a7oTejas Shah\\nBobbi Yogatama\\nKyle Roarty\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.13649\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Jul 2021 21:37:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 5 figures, 4 tables\\u00a7r"}']}
{title:'Kumar et al. (§72021§r)', author: 'Sumesh Kumar; Fahad Saeed', display:{Lore:['[{"text": "arXiv:2108.00147", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCommunication-avoiding micro-architecture to compute Xcorr scores for peptide identification\\u00a7r\\n\\n\\u00a78\\u00a7oSumesh Kumar\\nFahad Saeed\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.00147\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL53798.2021.00024\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 5 Aug 2021 17:51:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 5 figures\\u00a7r"}']}
{title:'Desai et al. (§72021§r)', author: 'Madhav P. Desai; Aniket Deshmukh', display:{Lore:['[{"text": "arXiv:2108.00444", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn efficient reverse-lookup table based strategy for solving the synonym and cache coherence problem in virtually indexed, virtually tagged caches\\u00a7r\\n\\n\\u00a78\\u00a7oMadhav P. Desai\\nAniket Deshmukh\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.00444\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 1 Aug 2021 12:36:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Bashizade et al. (§72021§r)', author: 'Ramin Bashizade; Xiangyu Zhang; Sayan Mukherjee; Alvin R. Lebeck', display:{Lore:['[{"text": "arXiv:2108.00570", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Markov Random Field Inference with Uncertainty Quantification\\u00a7r\\n\\n\\u00a78\\u00a7oRamin Bashizade\\nXiangyu Zhang\\nSayan Mukherjee\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.00570\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Aug 2021 00:02:53 GMT)\\u00a7r"}']}
{title:'Devaraddi et al. (§72021§r)', author: 'Veerendra S Devaraddi; Joycee M. Mekie', display:{Lore:['[{"text": "arXiv:2108.00778", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalysing digital in-memory computing for advanced finFET node\\u00a7r\\n\\n\\u00a78\\u00a7oVeerendra S Devaraddi\\nJoycee M. Mekie\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.00778\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 10 Aug 2021 12:12:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWithdrawn due to miscommunication between authors during submission\\u00a7r"}']}
{title:'Schöne et al. (§72021§r)', author: 'Robert Schöne; Thomas Ilsche; Mario Bielert; Markus Velten; Markus Schmidl; Daniel Hackenberg', display:{Lore:['[{"text": "arXiv:2108.00808", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy Efficiency Aspects of the AMD Zen 2 Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Sch\\u00f6ne\\nThomas Ilsche\\nMario Bielert\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.00808\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/Cluster48925.2021.00087\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 25 Oct 2021 08:58:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osupported in part by the German Research Foundation (DFG) within the CRC 912 - HAEC\\u00a7r"}']}
{title:'Wen et al. (§72021§r)', author: 'Dong Wen; Jingfei Jiang; Jinwei Xu; Kang Wang; Tao Xiao; Yang Zhao; Yong Dou', display:{Lore:['[{"text": "arXiv:2108.01020", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRFC-HyPGCN: A Runtime Sparse Feature Compress Accelerator for Skeleton-Based GCNs Action Recognition Model with Hybrid Pruning\\u00a7r\\n\\n\\u00a78\\u00a7oDong Wen\\nJingfei Jiang\\nJinwei Xu\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.01020\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 Aug 2021 16:27:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 2021 IEEE 32nd International Conference on Application-specific Systems, Architecturesand Processors (ASAP)\\u00a7r"}']}
{title:'Ge et al. (§72021§r)', author: 'Mengke Ge; Xiaobing Ni; Qi Xu; Song Chen; Jinglei Huang; Yi Kang; Feng Wu', display:{Lore:['[{"text": "arXiv:2108.01298", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynthesizing Brain-Network-Inspired Interconnections for Large-Scale Network-on-Chips\\u00a7r\\n\\n\\u00a78\\u00a7oMengke Ge\\nXiaobing Ni\\nQi Xu\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.01298\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 27 Aug 2021 03:22:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o19 pages, 15 figures, 8 tables, accepted by ACMTODAES\\u00a7r"}']}
{title:'Garcia et al. (§72021§r)', author: 'Rémi Garcia; Anastasia Volkova; Martin Kumm; Alexandre Goldsztejn; Jonas Kühle', display:{Lore:['[{"text": "arXiv:2108.01565", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-aware Design of Multiplierless Second-Order IIR Filters with Minimum Adders\\u00a7r\\n\\n\\u00a78\\u00a7oR\\u00e9mi Garcia\\nAnastasia Volkova\\nMartin Kumm\\nAlexandre Goldsztejn\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.01565\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TSP.2022.3161158\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 3 Aug 2021 15:22:36 GMT)\\u00a7r"}']}
{title:'Nojehdeh et al. (§72021§r)', author: 'Mohammadreza Esmali Nojehdeh; Sajjad Parvin; Mustafa Altun', display:{Lore:['[{"text": "arXiv:2108.02073", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Hardware Realizations of Feedforward Artificial Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMohammadreza Esmali Nojehdeh\\nSajjad Parvin\\nMustafa Altun\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.02073\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Aug 2021 14:13:02 GMT)\\u00a7r"}']}
{title:'Terrill et al. (§72021§r)', author: 'Caleb Terrill; Fred Chu', display:{Lore:['[{"text": "arXiv:2108.02313", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBEANNA: A Binary-Enabled Architecture for Neural Network Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oCaleb Terrill\\nFred Chu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.02313\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Aug 2021 23:17:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSummited on 7/31/2021 to MIT URTC\\u00a7r"}']}
{title:'Shibu et al. (§72021§r)', author: 'Aebel Joe Shibu; Sadhana S; Shilpa N; Pratyush Kumar', display:{Lore:['[{"text": "arXiv:2108.03978", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVeRLPy: Python Library for Verification of Digital Designs with Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oAebel Joe Shibu\\nSadhana S\\nShilpa N\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.03978\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Aug 2021 12:27:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to The first international conference on AI-ML Systems\\u00a7r"}']}
{title:'Liszewski et al. (§72021§r)', author: 'Katie Liszewski; Timothy McDonley', display:{Lore:['[{"text": "arXiv:2108.04042", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding Tool Synthesis Behavior and Safe Finite State Machine Design\\u00a7r\\n\\n\\u00a78\\u00a7oKatie Liszewski\\nTimothy McDonley\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.04042\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Aug 2021 13:52:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 11 figures\\u00a7r"}']}
{title:'Xu et al. (§72021§r)', author: 'Dawen Xu; Zhuangyu Feng; Cheng Liu; Li Li; Ying Wang; Yuanqing Cheng; Huawei Li; Xiaowei Li', display:{Lore:['[{"text": "arXiv:2108.05023", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTaming Process Variations in CNFET for Efficient Last Level Cache Design\\u00a7r\\n\\n\\u00a78\\u00a7oDawen Xu\\nZhuangyu Feng\\nCheng Liu\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.05023\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Aug 2021 04:26:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, extended on top of \\"Exploring emerging CNFET for efficient lastlevel cache design\\" published in ASPDAC\'19\\u00a7r"}']}
{title:'Gaur et al. (§72021§r)', author: 'Hari Mohan Gaur; Ashutosh Kumar Singh; Umesh Ghanekar', display:{Lore:['[{"text": "arXiv:2108.07448", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTestable Designs of Toffoli Fredkin Reversible Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oHari Mohan Gaur\\nAshutosh Kumar Singh\\nUmesh Ghanekar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.07448\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Aug 2021 05:03:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 8 Figures, 6 sections and for conference\\u00a7r"}']}
{title:'Wan et al. (§72021§r)', author: 'Weier Wan; Rajkumar Kubendran; Clemens Schaefer; S. Burc Eryilmaz; Wenqiang Zhang; Dabin Wu; Stephen Deiss; Priyanka Raina; He Qian; Bin Gao; Siddharth Joshi; Huaqiang Wu; H. -S. Philip Wong; Gert Cauwenberghs', display:{Lore:['[{"text": "arXiv:2108.07879", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEdge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory\\u00a7r\\n\\n\\u00a78\\u00a7oWeier Wan\\nRajkumar Kubendran\\nClemens Schaefer\\n+ 10 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.07879\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 Aug 2021 21:08:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o34 pages, 14 figures, 1 table\\u00a7r"}']}
{title:'Prasad et al. (§72021§r)', author: 'Ananth Krishna Prasad; Mahdi Nazm Bojnordi', display:{Lore:['[{"text": "arXiv:2108.08497", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMonarch: A Durable Polymorphic Memory For Data Intensive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oAnanth Krishna Prasad\\nMahdi Nazm Bojnordi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.08497\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2021 04:47:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to IEEETC\\u00a7r"}']}
{title:'Wijeratne et al. (§72021§r)', author: 'Sasindu Wijeratne; Sanket Pattnaik; Zhiyu Chen; Rajgopal Kannan; Viktor Prasanna', display:{Lore:['[{"text": "arXiv:2108.09601", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProgrammable FPGA-based Memory Controller\\u00a7r\\n\\n\\u00a78\\u00a7oSasindu Wijeratne\\nSanket Pattnaik\\nZhiyu Chen\\nRajgopal Kannan\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.09601\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Aug 2021 23:53:12 GMT)\\u00a7r"}']}
{title:'Putra et al. (§72021§r)', author: 'Rachmad Vidya Wicaksana Putra; Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2108.10271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReSpawn: Energy-Efficient Fault-Tolerance for Spiking Neural Networks considering Unreliable Memories\\u00a7r\\n\\n\\u00a78\\u00a7oRachmad Vidya Wicaksana Putra\\nMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.10271\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD51958.2021.9643524\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Aug 2021 16:17:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 40th IEEE/ACM InternationalConference on Computer-Aided Design (ICCAD), November 2021, Virtual Event\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Zhao Wang; Guangyu Sun; Jingchen Zhu; Zhe Zhou; Yijiang Guo; Zhihang Yuan', display:{Lore:['[{"text": "arXiv:2108.10570", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMETRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oZhao Wang\\nGuangyu Sun\\nJingchen Zhu\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.10570\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 24 Aug 2021 08:15:20 GMT)\\u00a7r"}']}
{title:'Ganesan et al. (§72021§r)', author: 'Vinod Ganesan; Pratyush Kumar', display:{Lore:['[{"text": "arXiv:2108.11441", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Scaffolded Training of an Efficient DNN Operator for Computer Vision on the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oVinod Ganesan\\nPratyush Kumar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.11441\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Aug 2021 19:22:25 GMT)\\u00a7r"}']}
{title:'González et al. (§72021§r)', author: 'Jordi Altayó González; Dimitrios Stathis; Ahmed Hemani', display:{Lore:['[{"text": "arXiv:2108.12213", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynthesis of Predictable Global NoC by Abutment in Synchoros VLSI Design\\u00a7r\\n\\n\\u00a78\\u00a7oJordi Altay\\u00f3 Gonz\\u00e1lez\\nDimitrios Stathis\\nAhmed Hemani\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.12213\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Aug 2021 10:26:02 GMT)\\u00a7r"}']}
{title:'Süral et al. (§72021§r)', author: 'Altuğ Süral; Ertuğrul Kolağasıoğlu', display:{Lore:['[{"text": "arXiv:2108.12292", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTerabit-per-Second Multicore Polar Code Successive Cancellation Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oAltu\\u011f S\\u00fcral\\nErtu\\u011frul Kola\\u011fas\\u0131o\\u011flu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.12292\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Aug 2021 13:58:10 GMT)\\u00a7r"}']}
{title:'Yuce et al. (§72021§r)', author: 'Bilgiday Yuce; H. Fatih Ugurdag; Iskender Agi; Gokhan Guner; Vahap Baris Esen; Seyrani Korkmaz; I. Faik Baskaya; Günhan Dündar', display:{Lore:['[{"text": "arXiv:2108.12897", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lACTreS: Analog Clock Tree Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oBilgiday Yuce\\nH. Fatih Ugurdag\\nIskender Agi\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.12897\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 Aug 2021 19:33:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 24 figures, 2 tables\\u00a7r"}']}
{title:'Leitersdorf et al. (§72021§r)', author: 'Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2108.13378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultPIM: Fast Stateful Multiplication for Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.13378\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 20 Sep 2021 14:45:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to IEEETransactions On Circuits And Systems-II(TCAS-II)\\u00a7r"}']}
{title:'Prodromou et al. (§72021§r)', author: 'Andreas Prodromou; Ashish Venkat; Dean M. Tullsen', display:{Lore:['[{"text": "arXiv:2109.00665", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAgon: A Scalable Competitive Scheduler for Large Heterogeneous Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Prodromou\\nAshish Venkat\\nDean M. Tullsen\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.00665\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Sep 2021 01:37:16 GMT)\\u00a7r"}']}
{title:'Guerrero-Balaguera et al. (§72021§r)', author: 'Juan-David Guerrero-Balaguera; Josie E. Rodriguez Condia; Matteo Sonza Reorda', display:{Lore:['[{"text": "arXiv:2109.00958", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Compaction Approach for SBST Test Programs\\u00a7r\\n\\n\\u00a78\\u00a7oJuan-David Guerrero-Balaguera\\nJosie E. Rodriguez Condia\\nMatteo Sonza Reorda\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.00958\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 Sep 2021 12:07:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted to be presented in The 30th IEEE Asian Test Symposium (ATS 2021) November 22 - 25, 2021,Japan. to be published in the IEEE xplorer after the presentation in the event\\u00a7r"}']}
{title:'Zokaee et al. (§72021§r)', author: 'Farzaneh Zokaee; Lei Jiang', display:{Lore:['[{"text": "arXiv:2109.01269", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSMART: A Heterogeneous Scratchpad Memory Architecture for Superconductor SFQ-based Systolic CNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oFarzaneh Zokaee\\nLei Jiang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.01269\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480041\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n54th Annual IEEE/ACM International Symposium on Microarchitecture\\n  2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Sep 2021 02:02:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted by MICRO\'21\\u00a7r"}']}
{title:'Ottavi et al. (§72021§r)', author: 'Gianmarco Ottavi; Geethan Karunaratne; Francesco Conti; Irem Boybat; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2109.01404", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnd-to-end 100-TOPS/W Inference With Analog In-Memory Computing: Are We There Yet?\\u00a7r\\n\\n\\u00a78\\u00a7oGianmarco Ottavi\\nGeethan Karunaratne\\nFrancesco Conti\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.01404\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AICAS51828.2021.9458409\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2021 IEEE 3rd International Conference on Artificial Intelligence\\n  Circuits and Systems (AICAS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Sep 2021 09:50:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages,6 figures, conference\\u00a7r"}']}
{title:'Adas et al. (§72021§r)', author: 'Dolev Adas; Gil Einziger; Roy Friedman', display:{Lore:['[{"text": "arXiv:2109.03021", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLimited Associativity Makes Concurrent Software Caches a Breeze\\u00a7r\\n\\n\\u00a78\\u00a7oDolev Adas\\nGil Einziger\\nRoy Friedman\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03021\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Jul 2021 10:04:50 GMT)\\u00a7r"}']}
{title:'Sheshadri et al. (§72021§r)', author: 'Haripriya Sheshadri; Shwetha Vijayakumar; Ajey Jacob; Akhilesh Jaiswal', display:{Lore:['[{"text": "arXiv:2109.03022", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAugmented Memory Computing: Dynamically Augmented SRAM Storage for Data Intensive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oHaripriya Sheshadri\\nShwetha Vijayakumar\\nAjey Jacob\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03022\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Jul 2021 00:18:43 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72021§r)', author: 'Sung Kim; Morteza Fayazi; Alhad Daftardar; Kuan-Yu Chen; Jielun Tan; Subhankar Pal; Tutu Ajayi; Yan Xiong; Trevor Mudge; Chaitali Chakrabarti; David Blaauw; Ronald Dreslinski; Hun-Seok Kim', display:{Lore:['[{"text": "arXiv:2109.03024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVersa: A Dataflow-Centric Multiprocessor with 36 Systolic ARM Cortex-M4F Cores and a Reconfigurable Crossbar-Memory Hierarchy in 28nm\\u00a7r\\n\\n\\u00a78\\u00a7oSung Kim\\nMorteza Fayazi\\nAlhad Daftardar\\n+ 9 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03024\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/VLSICircuits52068.2021.9492391\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 1 Aug 2021 03:40:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at the Symposium on VLSI Circuits, 2021. Paper C9-4\\u00a7r"}']}
{title:'Charlot et al. (§72021§r)', author: 'Noeloikeau Charlot; Daniel J. Gauthier; Andrew Pomerance', display:{Lore:['[{"text": "arXiv:2109.03026", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r, \\u00a75hep-ex\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Resolution Waveform Capture Device on a Cyclone-V FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oNoeloikeau Charlot\\nDaniel J. Gauthier\\nAndrew Pomerance\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03026\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Aug 2021 20:04:23 GMT)\\u00a7r"}']}
{title:'Wang (§72021§r)', author: 'Frank Z. Wang', display:{Lore:['[{"text": "arXiv:2109.03041", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOnly Six Passive Circuit Elements Are Existent\\u00a7r\\n\\n\\u00a78\\u00a7oFrank Z. Wang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03041\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 7 Oct 2021 07:51:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 12 figures\\u00a7r"}']}
{title:'Diavastos et al. (§72021§r)', author: 'Andreas Diavastos; Trevor E. Carlson', display:{Lore:['[{"text": "arXiv:2109.03112", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Instruction Scheduling using Real-time Load Delay Tracking\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Diavastos\\nTrevor E. Carlson\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03112\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Sep 2021 14:18:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 11 figures, 4 tables\\u00a7r"}']}
{title:'Kang et al. (§72021§r)', author: 'Luyi Kang; Yuqi Xue; Weiwei Jia; Xiaohao Wang; Jongryool Kim; Changhwan Youn; Myeong Joon Kang; Hyung Jin Lim; Bruce Jacob; Jian Huang', display:{Lore:['[{"text": "arXiv:2109.03373", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIceClave: A Trusted Execution Environment for In-Storage Computing\\u00a7r\\n\\n\\u00a78\\u00a7oLuyi Kang\\nYuqi Xue\\nWeiwei Jia\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03373\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480109\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Sep 2021 00:10:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages. Accepted to MICRO\'21\\u00a7r"}']}
{title:'Smagulova et al. (§72021§r)', author: 'Kamilya Smagulova; Mohammed E. Fouda; Fadi Kurdahi; Khaled Salama; Ahmed Eltawil', display:{Lore:['[{"text": "arXiv:2109.03934", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lResistive Neural Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oKamilya Smagulova\\nMohammed E. Fouda\\nFadi Kurdahi\\nKhaled Salama\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.03934\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Sep 2021 21:11:48 GMT)\\u00a7r"}']}
{title:'Tsai et al. (§72021§r)', author: 'Cheng-Lin Tsai; Ren-Song Tsay', display:{Lore:['[{"text": "arXiv:2109.04614", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fast-and-Effective Early-Stage Multi-level Cache Optimization Method Based on Reuse-Distance Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oCheng-Lin Tsai\\nRen-Song Tsay\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.04614\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Sep 2021 01:54:22 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Jie Zhang; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:2109.05430", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOhm-GPU: Integrating New Optical Network and Heterogeneous Memory into GPU Multi-Processors\\u00a7r\\n\\n\\u00a78\\u00a7oJie Zhang\\nMyoungsoo Jung\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.05430\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480107\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 12 Sep 2021 04:26:31 GMT)\\u00a7r"}']}
{title:'Hajinazar (§72021§r)', author: 'Nastaran Hajinazar', display:{Lore:['[{"text": "arXiv:2109.05881", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lData-Centric and Data-Aware Frameworks for Fundamentally Efficient Data Handling in Modern Computing Systems\\u00a7r\\n\\n\\u00a78\\u00a7oNastaran Hajinazar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.05881\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Sep 2021 11:29:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD thesis\\u00a7r"}']}
{title:'Peng et al. (§72021§r)', author: 'Hongwu Peng; Shiyang Chen; Zhepeng Wang; Junhuan Yang; Scott A. Weitze; Tong Geng; Ang Li; Jinbo Bi; Minghu Song; Weiwen Jiang; Hang Liu; Caiwen Ding', display:{Lore:['[{"text": "arXiv:2109.06355", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing FPGA-based Accelerator Design for Large-Scale Molecular Similarity Search\\u00a7r\\n\\n\\u00a78\\u00a7oHongwu Peng\\nShiyang Chen\\nZhepeng Wang\\n+ 8 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.06355\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Sep 2021 23:00:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oICCAD 2021\\u00a7r"}']}
{title:'Zuckerman et al. (§72021§r)', author: 'Joseph Zuckerman; Davide Giri; Jihye Kwon; Paolo Mantovani; Luca P. Carloni', display:{Lore:['[{"text": "arXiv:2109.06382", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oJoseph Zuckerman\\nDavide Giri\\nJihye Kwon\\nPaolo Mantovani\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.06382\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480065\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Sep 2021 01:13:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 54th IEEE/ACM Symposium on Microarchitecture (MICRO 2021)\\u00a7r"}']}
{title:'Jeong et al. (§72021§r)', author: 'Geonhwa Jeong; Gokcen Kestor; Prasanth Chatarasi; Angshuman Parashar; Po-An Tsai; Sivasankaran Rajamanickam; Roberto Gioiosa; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2109.07419", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnion: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oGeonhwa Jeong\\nGokcen Kestor\\nPrasanth Chatarasi\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.07419\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 7 Nov 2021 03:01:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted to PACT 2021\\u00a7r"}']}
{title:'Ciocirlan et al. (§72021§r)', author: 'Stefan Dan Ciocirlan; Dumitrel Loghin; Lavanya Ramapantulu; Nicolae Tapus; Yong Meng Teo', display:{Lore:['[{"text": "arXiv:2109.08225", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Accuracy and Efficiency of Posit Arithmetic\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Dan Ciocirlan\\nDumitrel Loghin\\nLavanya Ramapantulu\\nNicolae Tapus\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.08225\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Sep 2021 21:16:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 5 figures, 7 tables\\u00a7r"}']}
{title:'Wijeratne et al. (§72021§r)', author: 'Sasindu Wijeratne; Rajgopal Kannan; Viktor Prasanna', display:{Lore:['[{"text": "arXiv:2109.08874", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oSasindu Wijeratne\\nRajgopal Kannan\\nViktor Prasanna\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.08874\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Sep 2021 08:19:29 GMT)\\u00a7r"}']}
{title:'Reuther et al. (§72021§r)', author: 'Albert Reuther; Peter Michaleas; Michael Jones; Vijay Gadepally; Siddharth Samsi; Jeremy Kepner', display:{Lore:['[{"text": "arXiv:2109.08957", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAI Accelerator Survey and Trends\\u00a7r\\n\\n\\u00a78\\u00a7oAlbert Reuther\\nPeter Michaleas\\nMichael Jones\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.08957\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPEC49654.2021.9622867\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Sep 2021 15:57:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 2 figures, IEEE High Performance Extreme Computing Conference 2021\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Yongan Zhang; Haoran You; Yonggan Fu; Tong Geng; Ang Li; Yingyan Lin', display:{Lore:['[{"text": "arXiv:2109.08983", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lG-CoS: GNN-Accelerator Co-Search Towards Both Better Accuracy and Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oYongan Zhang\\nHaoran You\\nYonggan Fu\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.08983\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 18 Sep 2021 18:36:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ICCAD 2021\\u00a7r"}']}
{title:'Leitersdorf et al. (§72021§r)', author: 'Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2109.09687", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaking Memristive Processing-in-Memory Reliable\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.09687\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Sep 2021 16:58:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to 28thInternational Conference on Electronics Circuits and Systems (ICECS) 2021\\u00a7r"}']}
{title:'Goksoy et al. (§72021§r)', author: 'A. Alper Goksoy; Anish Krishnakumar; Md Sahil Hassan; Allen J. Farcas; Ali Akoglu; Radu Marculescu; Umit Y. Ogras', display:{Lore:['[{"text": "arXiv:2109.11069", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDAS: Dynamic Adaptive Scheduling for Energy-Efficient Heterogeneous SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oA. Alper Goksoy\\nAnish Krishnakumar\\nMd Sahil Hassan\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.11069\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LES.2021.3110426\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Sep 2021 22:52:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 2 tables, 3 figures, 1 algorithm, Accepted for publication in IEEE Embedded Systems Letters\\u00a7r"}']}
{title:'Kosmidis et al. (§72021§r)', author: 'Leonidas Kosmidis; Iván Rodríguez; Álvaro Jover; Sergi Alcaide; Jérôme Lachaize; Jaume Abella; Olivier Notebaert; Francisco J. Cazorla; David Steenari', display:{Lore:['[{"text": "arXiv:2109.11074", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGPU4S: Embedded GPUs in Space \\u2013 Latest Project Updates\\u00a7r\\n\\n\\u00a78\\u00a7oLeonidas Kosmidis\\nIv\\u00e1n Rodr\\u00edguez\\n\\u00c1lvaro Jover\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.11074\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.micpro.2020.103143\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Sep 2021 23:14:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oElsevier Journalof Microprocessors and Microsystems, September 2020\\u00a7r"}']}
{title:'Patel et al. (§72021§r)', author: 'Minesh Patel; Geraldo F. Oliveira; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2109.12697", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes\\u00a7r\\n\\n\\u00a78\\u00a7oMinesh Patel\\nGeraldo F. Oliveira\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.12697\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 18 Dec 2021 18:54:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work is to appear at the54th IEEE/ACM International Symposium on Microarchitecture (MICRO 2021)\\u00a7r"}']}
{title:'Boroumand et al. (§72021§r)', author: 'Amirali Boroumand; Saugata Ghose; Berkin Akin; Ravi Narayanaswami; Geraldo F. Oliveira; Xiaoyu Ma; Eric Shiu; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2109.14320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGoogle Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks\\u00a7r\\n\\n\\u00a78\\u00a7oAmirali Boroumand\\nSaugata Ghose\\nBerkin Akin\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.14320\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Sep 2021 10:16:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work appears at the 30th International Conference on ParallelArchitectures and Compilation Techniques (PACT 2021). arXiv admin note: substantial text overlap with arXiv:2103.00768\\u00a7r"}']}
{title:'Kim (§72021§r)', author: 'Jeremie S. Kim', display:{Lore:['[{"text": "arXiv:2109.14520", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving DRAM Performance, Security, and Reliability by Understanding and Exploiting DRAM Timing Parameter Margins\\u00a7r\\n\\n\\u00a78\\u00a7oJeremie S. Kim\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.14520\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Sep 2021 16:14:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAwarded the EDAA Outstanding Dissertation Award in 2021\\u00a7r"}']}
{title:'Haris et al. (§72021§r)', author: 'Jude Haris; Perry Gibson; José Cano; Nicolas Bohm Agostini; David Kaeli', display:{Lore:['[{"text": "arXiv:2110.00478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference\\u00a7r\\n\\n\\u00a78\\u00a7oJude Haris\\nPerry Gibson\\nJos\\u00e9 Cano\\nNicolas Bohm Agostini\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.00478\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Oct 2021 15:20:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted to SBAC-PAD 2021\\u00a7r"}']}
{title:'Zhao et al. (§72021§r)', author: 'Tiandong Zhao; Yunxuan Yu; Kun Wang; Lei He', display:{Lore:['[{"text": "arXiv:2110.01103", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous Dual-Core Overlay Processor for Light-Weight CNNs\\u00a7r\\n\\n\\u00a78\\u00a7oTiandong Zhao\\nYunxuan Yu\\nKun Wang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.01103\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Oct 2021 21:22:03 GMT)\\u00a7r"}']}
{title:'Singh et al. (§72021§r)', author: 'Sarabjeet Singh; Neelam Surana; Pranjali Jain; Joycee Mekie; Manu Awasthi', display:{Lore:['[{"text": "arXiv:2110.01208", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHyGain: High Performance, Energy-Efficient Hybrid Gain Cell based Cache Hierarchy\\u00a7r\\n\\n\\u00a78\\u00a7oSarabjeet Singh\\nNeelam Surana\\nPranjali Jain\\nJoycee Mekie\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.01208\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 6 Oct 2021 17:23:03 GMT)\\u00a7r"}']}
{title:'Jeong et al. (§72021§r)', author: 'Geonhwa Jeong; Eric Qin; Ananda Samajdar; Christopher J. Hughes; Sreenivas Subramoney; Hyesoon Kim; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2110.01752", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU\\u00a7r\\n\\n\\u00a78\\u00a7oGeonhwa Jeong\\nEric Qin\\nAnanda Samajdar\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.01752\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Oct 2021 00:01:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted to DAC 2021\\u00a7r"}']}
{title:'Wan et al. (§72021§r)', author: 'Qiyu Wan; Haojun Xia; Xingyao Zhang; Lening Wang; Shuaiwen Leon Song; Xin Fu', display:{Lore:['[{"text": "arXiv:2110.03553", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lShift-BNN: Highly-Efficient Probabilistic Bayesian Neural Network Training via Memory-Friendly Pattern Retrieving\\u00a7r\\n\\n\\u00a78\\u00a7oQiyu Wan\\nHaojun Xia\\nXingyao Zhang\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.03553\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480120\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Oct 2021 15:20:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o54th IEEE/ACM InternationalSymposium on Microarchitecture\\u00a7r"}']}
{title:'Shao et al. (§72021§r)', author: 'Zhuang Shao; Xiaoliang Chen; Li Du; Lei Chen; Yuan Du; Wei Zhuang; Huadong Wei; Chenjia Xie; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2110.06155", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression\\u00a7r\\n\\n\\u00a78\\u00a7oZhuang Shao\\nXiaoliang Chen\\nLi Du\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.06155\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Oct 2021 16:50:35 GMT)\\u00a7r"}']}
{title:'Nazarian (§72021§r)', author: 'Shahin Nazarian', display:{Lore:['[{"text": "arXiv:2110.06526", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPractice Problems for Hardware Engineers\\u00a7r\\n\\n\\u00a78\\u00a7oShahin Nazarian\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.06526\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nKindle Direct Publishing, Amazon Oct. 2021\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 15 Oct 2021 00:31:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o166 pages, Kindle Direct Publishing, Amazon 1st Edition\\u00a7r"}']}
{title:'Lin et al. (§72021§r)', author: 'Yujun Lin; Zhekai Zhang; Haotian Tang; Hanrui Wang; Song Han', display:{Lore:['[{"text": "arXiv:2110.07600", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPointAcc: Efficient Point Cloud Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oYujun Lin\\nZhekai Zhang\\nHaotian Tang\\nHanrui Wang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.07600\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480084\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Oct 2021 17:57:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by Mircro 2021\\u00a7r"}']}
{title:'Yu et al. (§72021§r)', author: 'Chao Yu; Yuebin Bai; Rui Wang', display:{Lore:['[{"text": "arXiv:2110.08613", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Large-Reach TLBs for High-Throughput Processors by Exploiting Memory Subregion Contiguity\\u00a7r\\n\\n\\u00a78\\u00a7oChao Yu\\nYuebin Bai\\nRui Wang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.08613\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Oct 2021 16:52:18 GMT)\\u00a7r"}']}
{title:'Li et al. (§72021§r)', author: 'Daixuan Li; Jian Huang', display:{Lore:['[{"text": "arXiv:2110.08685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Learning-based Approach Towards Automated Tuning of SSD Configurations\\u00a7r\\n\\n\\u00a78\\u00a7oDaixuan Li\\nJian Huang\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.08685\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Oct 2021 00:25:21 GMT)\\u00a7r"}']}
{title:'Shah et al. (§72021§r)', author: 'Deval Shah; Zi Yu Xue; Karthik Pattabiraman; Tor M. Aamodt', display:{Lore:['[{"text": "arXiv:2110.08906", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing and Improving the Resilience of Accelerators in Autonomous Robots\\u00a7r\\n\\n\\u00a78\\u00a7oDeval Shah\\nZi Yu Xue\\nKarthik Pattabiraman\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.08906\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Oct 2021 19:36:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Rossi et al. (§72021§r)', author: 'Davide Rossi; Francesco Conti; Manuel Eggimann; Alfio Di Mauro; Giuseppe Tagliavini; Stefan Mach; Marco Guermandi; Antonio Pullini; Igor Loi; Jie Chen; Eric Flamand; Luca Benini', display:{Lore:['[{"text": "arXiv:2110.09101", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVega: A 10-Core SoC for IoT End-Nodes with DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode\\u00a7r\\n\\n\\u00a78\\u00a7oDavide Rossi\\nFrancesco Conti\\nManuel Eggimann\\n+ 8 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.09101\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2021.3114881\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Oct 2021 08:47:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 11 figures, 8 tables, journal paper\\u00a7r"}']}
{title:'Vougioukas et al. (§72021§r)', author: 'Ilias Vougioukas; Andreas Sandberg; Nikos Nikoleris', display:{Lore:['[{"text": "arXiv:2110.09166", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBranch Predicting with Sparse Distributed Memories\\u00a7r\\n\\n\\u00a78\\u00a7oIlias Vougioukas\\nAndreas Sandberg\\nNikos Nikoleris\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.09166\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Oct 2021 10:33:16 GMT)\\u00a7r"}']}
{title:'Hout et al. (§72021§r)', author: 'Mira Hout; Mohammed E. Fouda; Rouwaida Kanj; Ahmed M. Eltawil', display:{Lore:['[{"text": "arXiv:2110.09643", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-memory Multi-valued Associative Processor\\u00a7r\\n\\n\\u00a78\\u00a7oMira Hout\\nMohammed E. Fouda\\nRouwaida Kanj\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.09643\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Oct 2021 22:44:44 GMT)\\u00a7r"}']}
{title:'Idika et al. (§72021§r)', author: 'Tochukwu Idika; Ismail Akturk', display:{Lore:['[{"text": "arXiv:2110.09849", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHolistic Hardware Security Assessment Framework: A Microarchitectural Perspective\\u00a7r\\n\\n\\u00a78\\u00a7oTochukwu Idika\\nIsmail Akturk\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.09849\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Oct 2021 11:06:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAppeared in the program of Energy-Secure SystemArchitectures (ESSA) Workshop\\u00a7r"}']}
{title:'Tine et al. (§72021§r)', author: 'Blaise Tine; Fares Elsabbagh; Krishna Yalamarthy; Hyesoon Kim', display:{Lore:['[{"text": "arXiv:2110.10857", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVortex: Extending the RISC-V ISA for GPGPU and 3D-GraphicsResearch\\u00a7r\\n\\n\\u00a78\\u00a7oBlaise Tine\\nFares Elsabbagh\\nKrishna Yalamarthy\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.10857\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nMICRO\'21: 54th Annual IEEE/ACM International Symposium on\\n  Microarchitecture (MICRO \'21), October 18--22, 2021, Virtual Event, Greece\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Oct 2021 02:39:54 GMT)\\u00a7r"}']}
{title:'Ardestani et al. (§72021§r)', author: 'Ehsan K. Ardestani; Changkyu Kim; Seung Jae Lee; Luoshang Pan; Valmiki Rampersad; Jens Axboe; Banit Agrawal; Fuxun Yu; Ansha Yu; Trung Le; Hector Yuen; Shishir Juluri; Akshat Nanda; Manoj Wodekar; Dheevatsa Mudigere; Krishnakumar Nair; Maxim Naumov; Chris Peterson; Mikhail Smelyanskiy; Vijay Rao', display:{Lore:['[{"text": "arXiv:2110.11489", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSupporting Massive DLRM Inference Through Software Defined Memory\\u00a7r\\n\\n\\u00a78\\u00a7oEhsan K. Ardestani\\nChangkyu Kim\\nSeung Jae Lee\\n+ 16 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.11489\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 8 Nov 2021 22:47:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 5 figures\\u00a7r"}']}
{title:'Hudec et al. (§72021§r)', author: 'Adam Hudec; Lukas Nagy; Martin Kovac; Viera Stopjakova', display:{Lore:['[{"text": "arXiv:2110.11504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaximum Power Point Tracking Circuit for an Energy Harvester in 130 nm CMOS Technology\\u00a7r\\n\\n\\u00a78\\u00a7oAdam Hudec\\nLukas Nagy\\nMartin Kovac\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.11504\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Sep 2021 12:26:46 GMT)\\u00a7r"}']}
{title:'Serebryany et al. (§72021§r)', author: 'Kostya Serebryany; Maxim Lifantsev; Konstantin Shtoyk; Doug Kwan; Peter Hochschild', display:{Lore:['[{"text": "arXiv:2110.11519", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSiliFuzz: Fuzzing CPUs by proxy\\u00a7r\\n\\n\\u00a78\\u00a7oKostya Serebryany\\nMaxim Lifantsev\\nKonstantin Shtoyk\\nDoug Kwan\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.11519\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Oct 2021 03:41:53 GMT)\\u00a7r"}']}
{title:'Yamato (§72021§r)', author: 'Yoji Yamato', display:{Lore:['[{"text": "arXiv:2110.11520", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower Saving Evaluation with Automatic Offloading\\u00a7r\\n\\n\\u00a78\\u00a7oYoji Yamato\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.11520\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Oct 2021 23:30:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 5 figures, The 8th IIAE International Conference on Intelligent Systems and Image Processing 2021 (ICISIP 2021), Sep. 2021\\u00a7r"}']}
{title:'Gorlani et al. (§72021§r)', author: 'Paolo Gorlani; Christian Plessl', display:{Lore:['[{"text": "arXiv:2110.11521", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Level Synthesis Implementation of a Three-dimensional Systolic Array Architecture for Matrix Multiplications on Intel Stratix 10 FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oPaolo Gorlani\\nChristian Plessl\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.11521\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Oct 2021 18:34:46 GMT)\\u00a7r"}']}
{title:'Gallouédec (§72021§r)', author: 'Quentin Gallouédec', display:{Lore:['[{"text": "arXiv:2110.12794", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMixed precision in Graphics Processing Unit\\u00a7r\\n\\n\\u00a78\\u00a7oQuentin Gallou\\u00e9dec\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.12794\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Oct 2021 10:47:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oM.S dissertation\\u00a7r"}']}
{title:'Chhabria et al. (§72021§r)', author: 'Vidya A. Chhabria; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2110.14184", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpeNPDN: A Neural-network-based Framework for Power Delivery Network Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oVidya A. Chhabria\\nSachin S. Sapatnekar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.14184\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Oct 2021 05:33:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 20 figures, is currently under reviewat IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\\u00a7r"}']}
{title:'Chhabria et al. (§72021§r)', author: 'Vidya A. Chhabria; Vipul Ahuja; Ashwath Prabhu; Nikhil Patil; Palkesh Jain; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2110.14197", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEncoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks\\u00a7r\\n\\n\\u00a78\\u00a7oVidya A. Chhabria\\nVipul Ahuja\\nAshwath Prabhu\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.14197\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Oct 2021 05:58:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o26 pages, 17 figures, Submitted to TODAES forreview. arXiv admin note: text overlap with arXiv:2009.09009\\u00a7r"}']}
{title:'Rizzi et al. (§72021§r)', author: 'Carmine Rizzi; Zhiyuan Yao; Yoann Desmouceaux; Mark Townsley; Thomas Heide Clausen', display:{Lore:['[{"text": "arXiv:2110.14389", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharon: Load-Aware Load-Balancing in P4\\u00a7r\\n\\n\\u00a78\\u00a7oCarmine Rizzi\\nZhiyuan Yao\\nYoann Desmouceaux\\nMark Townsley\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.14389\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/CNSM52442.2021.9615535\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n1st Joint International Workshop on Network Programmability &\\n  Automation (NetPA) at 17th International Conference on Network and Service\\n  Management (CNSM 2021), Oct 2021, Izmir, Turkey\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 2 Nov 2021 15:47:39 GMT)\\u00a7r"}']}
{title:'Shintani et al. (§72021§r)', author: 'Michihiro Shintani; Riaz-Ul-Haque Mian; Tomoki Nakamura; Masuo Kajiyama; Makoto Eiki; Michiko Inoue', display:{Lore:['[{"text": "arXiv:2111.01369", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWafer-level Variation Modeling for Multi-site RF IC Testing via Hierarchical Gaussian Process\\u00a7r\\n\\n\\u00a78\\u00a7oMichihiro Shintani\\nRiaz-Ul-Haque Mian\\nTomoki Nakamura\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.01369\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Nov 2021 04:51:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 13 figures\\u00a7r"}']}
{title:'Cali (§72021§r)', author: 'Damla Senol Cali', display:{Lore:['[{"text": "arXiv:2111.01916", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Genome Sequence Analysis via Efficient Hardware/Algorithm Co-Design\\u00a7r\\n\\n\\u00a78\\u00a7oDamla Senol Cali\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.01916\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Nov 2021 22:09:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPh.D. Dissertation of Damla Senol Cali (Carnegie Mellon University, August 2021)\\u00a7r"}']}
{title:'Huang et al. (§72021§r)', author: 'Wenjun Huang; Marcus Paradies', display:{Lore:['[{"text": "arXiv:2111.01947", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Evaluation of WebAssembly and eBPF as Offloading Mechanisms in the Context of Computational Storage\\u00a7r\\n\\n\\u00a78\\u00a7oWenjun Huang\\nMarcus Paradies\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.01947\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Oct 2021 11:05:34 GMT)\\u00a7r"}']}
{title:'Lazo (§72021§r)', author: 'Cristóbal Ramírez Lazo', display:{Lore:['[{"text": "arXiv:2111.01948", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and implementation of an out-of-order execution engine of floating-point arithmetic operations\\u00a7r\\n\\n\\u00a78\\u00a7oCrist\\u00f3bal Ram\\u00edrez Lazo\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.01948\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Oct 2021 12:29:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oMaster Thesis Link: https://upcommons.upc.edu/handle/2117/82655\\u00a7r"}']}
{title:'Lazo et al. (§72021§r)', author: 'Cristóbal Ramírez Lazo; César Alejandro Hernández; Oscar Palomar; Osman Sabri Unsal; Marco Antonio Ramírez; Adrían Cristal', display:{Lore:['[{"text": "arXiv:2111.01949", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oCrist\\u00f3bal Ram\\u00edrez Lazo\\nC\\u00e9sar Alejandro Hern\\u00e1ndez\\nOscar Palomar\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.01949\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3422667\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Oct 2021 15:27:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oACM Transactions on Architecture and Code Optimization, Volume 17, Issue 4, December 2020, Article No.38\\u00a7r"}']}
{title:'Zhang et al. (§72021§r)', author: 'Yongan Zhang; Anton Banta; Yonggan Fu; Mathews M. John; Allison Post; Mehdi Razavi; Joseph Cavallaro; Behnaam Aazhang; Yingyan Lin', display:{Lore:['[{"text": "arXiv:2111.02569", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRT-RCG: Neural Network and Accelerator Search Towards Effective and Real-time ECG Reconstruction from Intracardiac Electrograms\\u00a7r\\n\\n\\u00a78\\u00a7oYongan Zhang\\nAnton Banta\\nYonggan Fu\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.02569\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 Nov 2021 00:41:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oJETC Special issue on Hardware-Aware Learning for Medical Applications (Waiting assignment to batch)\\u00a7r"}']}
{title:'Ebrahimi et al. (§72021§r)', author: 'Shahriar Ebrahimi; Reza Salkhordeh; Seyed Ali Osia; Ali Taheri; Hamid Reza Rabiee; Hossein Asadi', display:{Lore:['[{"text": "arXiv:2111.03297", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRC-RNN: Reconfigurable Cache Architecture for Storage Systems Using Recurrent Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oShahriar Ebrahimi\\nReza Salkhordeh\\nSeyed Ali Osia\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.03297\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TETC.2021.3102041\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Emerging Topics in Computing (2021)\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 5 Nov 2021 07:19:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDate of Publication: 09 August 2021\\u00a7r"}']}
{title:'Giamblanco et al. (§72021§r)', author: 'Nicholas V. Giamblanco; Andrew Schmidt', display:{Lore:['[{"text": "arXiv:2111.04913", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lvlang: Mapping Verilog Netlists to Modern Technologies\\u00a7r\\n\\n\\u00a78\\u00a7oNicholas V. Giamblanco\\nAndrew Schmidt\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.04913\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 10 Nov 2021 03:57:22 GMT)\\u00a7r"}']}
{title:'Qureshi et al. (§72021§r)', author: 'Mahmood Azhar Qureshi; Arslan Munir', display:{Lore:['[{"text": "arXiv:2111.05002", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhantom: A High-Performance Computational Core for Sparse Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMahmood Azhar Qureshi\\nArslan Munir\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.05002\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Nov 2021 08:43:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA version of this work is currently under reviewat the ACM Transactions on Embedded Computing Systems (TECS)\\u00a7r"}']}
{title:'Perez et al. (§72021§r)', author: 'Tiago Diadami Perez; Márcio M. Gonçalves; José Rodrigo Azambuja; Leonardo Gobatto; Marcelo Brandalero; Samuel Pagliarini', display:{Lore:['[{"text": "arXiv:2111.06166", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lG-GPU: A Fully-Automated Generator of GPU-like ASIC Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oTiago Diadami Perez\\nM\\u00e1rcio M. Gon\\u00e7alves\\nJos\\u00e9 Rodrigo Azambuja\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.06166\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 6 Dec 2021 13:54:49 GMT)\\u00a7r"}']}
{title:'Zhou et al. (§72021§r)', author: 'Chuteng Zhou; Fernando Garcia Redondo; Julian Büchel; Irem Boybat; Xavier Timoneda Comas; S. R. Nandakumar; Shidhartha Das; Abu Sebastian; Manuel Le Gallo; Paul N. Whatmough', display:{Lore:['[{"text": "arXiv:2111.06503", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalogNets: ML-HW Co-Design of Noise-robust TinyML Models and Always-On Analog Compute-in-Memory Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oChuteng Zhou\\nFernando Garcia Redondo\\nJulian B\\u00fcchel\\n+ 6 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.06503\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Nov 2021 10:24:46 GMT)\\u00a7r"}']}
{title:'Demme (§72021§r)', author: 'John Demme', display:{Lore:['[{"text": "arXiv:2111.06584", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lElastic Silicon Interconnects: Abstracting Communication in Accelerator Design\\u00a7r\\n\\n\\u00a78\\u00a7oJohn Demme\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.06584\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Nov 2021 07:01:44 GMT)\\u00a7r"}']}
{title:'Kam et al. (§72021§r)', author: 'Dongyun Kam; Jung Gyu Min; Jongho Yoon; Sunmean Kim; Seokhyeong Kang; Youngjoo Lee', display:{Lore:['[{"text": "arXiv:2111.07584", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Evaluation Frameworks for Advanced RISC-based Ternary Processor\\u00a7r\\n\\n\\u00a78\\u00a7oDongyun Kam\\nJung Gyu Min\\nJongho Yoon\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.07584\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Nov 2021 08:00:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to DATE 2022\\u00a7r"}']}
{title:'Sohrabizadeh et al. (§72021§r)', author: 'Atefeh Sohrabizadeh; Yunsheng Bai; Yizhou Sun; Jason Cong', display:{Lore:['[{"text": "arXiv:2111.08848", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Automated FPGA Accelerator Optimization Using Graph Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAtefeh Sohrabizadeh\\nYunsheng Bai\\nYizhou Sun\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.08848\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 22 Nov 2021 04:26:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Brumar et al. (§72021§r)', author: 'Iulian Brumar; Georgios Zacharopoulos; Yuan Yao; Saketh Rama; Gu-Yeon Wei; David Brooks', display:{Lore:['[{"text": "arXiv:2111.09222", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEarly DSE and Automatic Generation of Coarse Grained Merged Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oIulian Brumar\\nGeorgios Zacharopoulos\\nYuan Yao\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.09222\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Nov 2021 16:30:27 GMT)\\u00a7r"}']}
{title:'Garzón et al. (§72021§r)', author: 'Esteban Garzón; Roman Golman; Zuher Jahshan; Robert Hanhan; Natan Vinshtok-Melnik; Marco Lanuzza; Adam Teman; Leonid Yavits', display:{Lore:['[{"text": "arXiv:2111.09747", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHamming Distance Tolerant Content-Addressable Memory (HD-CAM) for Approximate Matching Applications\\u00a7r\\n\\n\\u00a78\\u00a7oEsteban Garz\\u00f3n\\nRoman Golman\\nZuher Jahshan\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.09747\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2022.3158305\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Access. 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Nov 2021 15:20:36 GMT)\\u00a7r"}']}
{title:'Bambusi et al. (§72021§r)', author: 'Fulvio Bambusi; Francesco Cerizzi; Yamin Lee; Luca Mottola', display:{Lore:['[{"text": "arXiv:2111.10726", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Case for Approximate Intermittent Computing\\u00a7r\\n\\n\\u00a78\\u00a7oFulvio Bambusi\\nFrancesco Cerizzi\\nYamin Lee\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.10726\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Nov 2021 10:02:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Zhou et al. (§72021§r)', author: 'Kaining Zhou; Yangshuo He; Rui Xiao; Jiayi Liu; Kejie Huang', display:{Lore:['[{"text": "arXiv:2111.11744", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Customized NoC Architecture to Enable Highly Localized Computing-On-the-Move DNN Dataflow\\u00a7r\\n\\n\\u00a78\\u00a7oKaining Zhou\\nYangshuo He\\nRui Xiao\\nJiayi Liu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.11744\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 11 Dec 2021 04:10:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:2107.09500\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Jie Wang; Jason Cong', display:{Lore:['[{"text": "arXiv:2111.14252", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSearch for Optimal Systolic Arrays: A Comprehensive Automated Exploration Framework and Lessons Learned\\u00a7r\\n\\n\\u00a78\\u00a7oJie Wang\\nJason Cong\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.14252\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 28 Nov 2021 22:32:58 GMT)\\u00a7r"}']}
{title:'Carsello et al. (§72021§r)', author: 'Alex Carsello; James Thomas; Ankita Nayak; Po-Han Chen; Mark Horowitz; Priyanka Raina; Christopher Torng', display:{Lore:['[{"text": "arXiv:2111.14535", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Reusable Physical Design Flows with Modular Flow Generators\\u00a7r\\n\\n\\u00a78\\u00a7oAlex Carsello\\nJames Thomas\\nAnkita Nayak\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.14535\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Nov 2021 13:56:52 GMT)\\u00a7r"}']}
{title:'Ferretti et al. (§72021§r)', author: 'Lorenzo Ferretti; Andrea Cini; Georgios Zacharopoulos; Cesare Alippi; Laura Pozzi', display:{Lore:['[{"text": "arXiv:2111.14767", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Graph Deep Learning Framework for High-Level Synthesis Design Space Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oLorenzo Ferretti\\nAndrea Cini\\nGeorgios Zacharopoulos\\nCesare Alippi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.14767\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Nov 2021 18:17:45 GMT)\\u00a7r"}']}
{title:'Banerjee et al. (§72021§r)', author: 'Suvadeep Banerjee; Steve Burns; Pasquale Cocchini; Abhijit Davare; Shweta Jain; Desmond Kirkpatrick; Anton Sorokin; Jin Yang; Zhenkun Yang', display:{Lore:['[{"text": "arXiv:2111.15024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Highly Configurable Hardware/Software Stack for DNN Inference Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oSuvadeep Banerjee\\nSteve Burns\\nPasquale Cocchini\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.15024\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Nov 2021 23:44:39 GMT)\\u00a7r"}']}
{title:'Thommes et al. (§72021§r)', author: 'Tobias Thommes; Niels Buwen; Andreas Grübl; Eric Müller; Ulrich Brüning; Johannes Schemmel', display:{Lore:['[{"text": "arXiv:2111.15296", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBrainScaleS Large Scale Spike Communication using Extoll\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Thommes\\nNiels Buwen\\nAndreas Gr\\u00fcbl\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.15296\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 Dec 2021 13:23:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 2 figures, submitted to the Neuro Inspired Computational Elements 2020 (NICE\'2020) conference, accepted and presented as a poster in March 2021; 1st replacement: add acknowledgement of DFG (German Research "}','{"text": "Foundation)\\u00a7r"}']}
{title:'Dayapule et al. (§72021§r)', author: 'Sai Santosh Dayapule; Kathy Nguyen; Gregory Kahl; Suresh Subramaniam; Guru Venkataramani', display:{Lore:['[{"text": "arXiv:2111.15502", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPopcorns-Pro: A Cooperative Network-Server Approach for Data Center Energy Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oSai Santosh Dayapule\\nKathy Nguyen\\nGregory Kahl\\nSuresh Subramaniam\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.15502\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Nov 2021 15:38:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresubmission\\u00a7r"}']}
{title:'Singh et al. (§72021§r)', author: 'Gian Singh; Ankit Wagle; Sarma Vrudhula; Sunil Khatri', display:{Lore:['[{"text": "arXiv:2112.00117", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCIDAN: Computing in DRAM with\\nArtificial Neurons\\u00a7r\\n\\n\\u00a78\\u00a7oGian Singh\\nAnkit Wagle\\nSarma Vrudhula\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.00117\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Nov 2021 21:37:29 GMT)\\u00a7r"}']}
{title:'Lukken et al. (§72021§r)', author: 'Corne Lukken; Giulia Frascaria; Animesh Trivedi', display:{Lore:['[{"text": "arXiv:2112.00142", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZCSD: a Computational Storage Device over Zoned Namespaces (ZNS) SSDs\\u00a7r\\n\\n\\u00a78\\u00a7oCorne Lukken\\nGiulia Frascaria\\nAnimesh Trivedi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.00142\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Nov 2021 17:16:14 GMT)\\u00a7r"}']}
{title:'Huang et al. (§72021§r)', author: 'Yi Huang; Zhiyu Chen; Dai Li; Kaiyuan Yang', display:{Lore:['[{"text": "arXiv:2112.00267", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.FL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCAMA: Energy and Memory Efficient Automata Processing in Content-Addressable Memories\\u00a7r\\n\\n\\u00a78\\u00a7oYi Huang\\nZhiyu Chen\\nDai Li\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.00267\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Dec 2021 04:20:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been accepted by IEEE International Symposium on High-Performance Computer Architecture (HPCA 2022)\\u00a7r"}']}
{title:'Niu et al. (§72021§r)', author: 'Siyuan Niu; Aida Todri-Sanial', display:{Lore:['[{"text": "arXiv:2112.00387", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHow Parallel Circuit Execution Can Be Useful for NISQ Computing?\\u00a7r\\n\\n\\u00a78\\u00a7oSiyuan Niu\\nAida Todri-Sanial\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.00387\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Dec 2021 10:12:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2022 Design, Automation Test in Europe Conference Exhibition (DATE), Mar 2022, ANTWERP, Belgium\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Xueyan Wang; Jianlei Yang; Yinglin Zhao; Xiaotao Jia; Rong Yin; Xuhang Chen; Gang Qu; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2112.00471", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTriangle Counting Accelerations: From Algorithm to In-Memory Computing Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oXueyan Wang\\nJianlei Yang\\nYinglin Zhao\\n+ 4 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.00471\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2021.3131049\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Dec 2021 13:07:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2007.10702\\u00a7r"}']}
{title:'Cavalcante et al. (§72021§r)', author: 'Matheus Cavalcante; Anthony Agnesina; Samuel Riedel; Moritz Brunion; Alberto Garcia-Ortiz; Dragomir Milojevic; Francky Catthoor; Sung Kyu Lim; Luca Benini', display:{Lore:['[{"text": "arXiv:2112.01168", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration\\u00a7r\\n\\n\\u00a78\\u00a7oMatheus Cavalcante\\nAnthony Agnesina\\nSamuel Riedel\\n+ 5 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.01168\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE54114.2022.9774726\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Dec 2021 12:39:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in DATE 2022\\u2013 Design, Automation and Test in Europe Conference\\u00a7r"}']}
{title:'Longofono et al. (§72021§r)', author: 'Stephen Longofono; Seyed Mohammad Seyedzadeh; Alex K. Jones', display:{Lore:['[{"text": "arXiv:2112.01658", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtual Coset Coding for Encrypted Non-Volatile Memories with Multi-Level Cells\\u00a7r\\n\\n\\u00a78\\u00a7oStephen Longofono\\nSeyed Mohammad Seyedzadeh\\nAlex K. Jones\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.01658\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Dec 2021 00:40:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint: Accepted to HPCA 2022\\u00a7r"}']}
{title:'Chandra (§72021§r)', author: 'Mahesh Chandra', display:{Lore:['[{"text": "arXiv:2112.02263", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Implementation of Fixed-point Exponential Function for Machine Learning and Signal Processing Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMahesh Chandra\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.02263\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MDAT.2021.3133373\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Design and Test, 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 4 Dec 2021 06:48:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o-\\u00a7r"}']}
{title:'Ausavarungnirun et al. (§72021§r)', author: 'Rachata Ausavarungnirun; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2112.02516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficient Deflection-based On-chip Networks: Topology, Routing, Flow Control\\u00a7r\\n\\n\\u00a78\\u00a7oRachata Ausavarungnirun\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.02516\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 7 Dec 2021 16:12:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1602.06005\\u00a7r"}']}
{title:'Abarajithan et al. (§72021§r)', author: 'G Abarajithan; Chamira U. S. Edussooriya', display:{Lore:['[{"text": "arXiv:2112.02793", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKraken: An Efficient Engine with a Uniform Dataflow for Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oG Abarajithan\\nChamira U. S. Edussooriya\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.02793\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 Dec 2021 05:40:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 4 figures, submitted for review at \\"IEEE Transactions on Circuits and Systems I: Regular Papers\\"\\u00a7r"}']}
{title:'Saremi et al. (§72021§r)', author: 'Kiarash Saremi; Hossein Pedram; Behnam Ghavami; Mohsen Raji; Zhenman Fang; Lesley Shannon', display:{Lore:['[{"text": "arXiv:2112.04136", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSeaPlace: Process Variation Aware Placement for Reliable Combinational Circuits against SETs and METs\\u00a7r\\n\\n\\u00a78\\u00a7oKiarash Saremi\\nHossein Pedram\\nBehnam Ghavami\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.04136\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 8 Dec 2021 06:22:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Afifi et al. (§72021§r)', author: 'Shereen Afifi; Hamid GholamHosseini; Roopak Sinha', display:{Lore:['[{"text": "arXiv:2112.05322", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic hardware system for cascade SVM classification of melanoma\\u00a7r\\n\\n\\u00a78\\u00a7oShereen Afifi\\nHamid GholamHosseini\\nRoopak Sinha\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.05322\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s00521-018-3656-1\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nNeural Computing & Applications 32 (2020) pp.1777-1788\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Dec 2021 03:56:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oJournal paper, 9pages, 4 figures, 4 tables\\u00a7r"}']}
{title:'Shah et al. (§72021§r)', author: 'Nimish Shah; Laura Isabel Galindez Olascoaga; Shirui Zhao; Wannes Meert; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2112.05660", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDPU: DAG Processing Unit for Irregular Graphs with Precision-Scalable Posit Arithmetic in 28nm\\u00a7r\\n\\n\\u00a78\\u00a7oNimish Shah\\nLaura Isabel Galindez Olascoaga\\nShirui Zhao\\nWannes Meert\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.05660\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2021.3134897\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Dec 2021 16:44:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Journal of Solid-State Circuits\\u00a7r"}']}
{title:'Chowdhary (§72021§r)', author: 'K. R. Chowdhary', display:{Lore:['[{"text": "arXiv:2112.06436", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoftware-Hardware Evolution and birth of Multicore Processors\\u00a7r\\n\\n\\u00a78\\u00a7oK. R. Chowdhary\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.06436\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Dec 2021 06:26:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages\\u00a7r"}']}
{title:'Stumpp et al. (§72021§r)', author: 'Daniel C. Stumpp; Himanshu Akolkar; Alan D. George; Ryad B. Benosman', display:{Lore:['[{"text": "arXiv:2112.06772", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lhARMS: A Hardware Acceleration Architecture for Real-Time Event-Based Optical Flow\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel C. Stumpp\\nHimanshu Akolkar\\nAlan D. George\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.06772\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2022.3172396\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Dec 2021 16:27:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages, 16 figures, 4 tables\\u00a7r"}']}
{title:'Amiri et al. (§72021§r)', author: 'Puya Amiri; Arsène Pérard-Gayot; Richard Membarth; Philipp Slusallek; Roland Leißa; Sebastian Hack', display:{Lore:['[{"text": "arXiv:2112.07789", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PL\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFLOWER: A comprehensive dataflow compiler for high-level synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oPuya Amiri\\nArs\\u00e8ne P\\u00e9rard-Gayot\\nRichard Membarth\\n+ 2 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.07789\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICFPT52863.2021.9609930\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Dec 2021 23:28:57 GMT)\\u00a7r"}']}
{title:'Gong et al. (§72021§r)', author: 'Yu Gong; Zhihan Xu; Zhezhi He; Weifeng Zhang; Xiaobing Tu; Xiaoyao Liang; Li Jiang', display:{Lore:['[{"text": "arXiv:2112.08193", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lN3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores\\u00a7r\\n\\n\\u00a78\\u00a7oYu Gong\\nZhihan Xu\\nZhezhi He\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.08193\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3490422.3502367\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Dec 2021 15:12:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 12 figures, In Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\'22), February 27-March 1, 2022, Virtual Event, CA, USA\\u00a7r"}']}
{title:'Balasubramanian et al. (§72021§r)', author: 'P Balasubramanian; R Nayar; D L Maskell', display:{Lore:['[{"text": "arXiv:2112.09320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGate-Level Static Approximate Adders\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nR Nayar\\nD L Maskell\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.09320\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Dec 2021 05:00:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages\\u00a7r"}']}
{title:'Roche et al. (§72021§r)', author: 'Vincent Tableau Roche; Purushotham Murugappa Velayuthan', display:{Lore:['[{"text": "arXiv:2112.10486", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDijkstra-Through-Time: Ahead of time hardware scheduling method for deterministic workloads\\u00a7r\\n\\n\\u00a78\\u00a7oVincent Tableau Roche\\nPurushotham Murugappa Velayuthan\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.10486\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Dec 2021 12:42:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper contains 7 pagesand 10 figures. It is the result of the work performed during an internship at Nokia Bell Labs (Antwerp) in 2020\\u00a7r"}']}
{title:'Kokolis et al. (§72021§r)', author: 'Apostolos Kokolis; Namrata Mantri; Shrikanth Ganapathy; Josep Torrellas; John Kalamatianos', display:{Lore:['[{"text": "arXiv:2112.10632", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Method for Hiding the Increased Non-Volatile Cache Read Latency\\u00a7r\\n\\n\\u00a78\\u00a7oApostolos Kokolis\\nNamrata Mantri\\nShrikanth Ganapathy\\nJosep Torrellas\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.10632\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Dec 2021 15:46:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 15 figures\\u00a7r"}']}
{title:'Yahya et al. (§72021§r)', author: 'Jawad Haj Yahya; Jeremie S. Kim; A. Giray Yaglikci; Jisung Park; Efraim Rotem; Yanos Sazeides; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2112.11587", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDarkGates: A Hybrid Power-Gating Architecture to Mitigate the Performance Impact of Dark-Silicon in High Performance Processors\\u00a7r\\n\\n\\u00a78\\u00a7oJawad Haj Yahya\\nJeremie S. Kim\\nA. Giray Yaglikci\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.11587\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 22 Dec 2021 00:12:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper is accepted to HPCA 2022\\u00a7r"}']}
{title:'Hassanpour et al. (§72021§r)', author: 'Mehdi Hassanpour; Marc Riera; Antonio González', display:{Lore:['[{"text": "arXiv:2112.12630", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Near-Data Processing Architectures for Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMehdi Hassanpour\\nMarc Riera\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.12630\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Dec 2021 15:15:47 GMT)\\u00a7r"}']}
{title:'Carranza et al. (§72021§r)', author: 'Cesar Carranza; Daniel Llamocca; Marios Pattichis', display:{Lore:['[{"text": "arXiv:2112.13149", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7eeess.IV\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and Scalable Computation of the Forward and Inverse Discrete Periodic Radon Transform\\u00a7r\\n\\n\\u00a78\\u00a7oCesar Carranza\\nDaniel Llamocca\\nMarios Pattichis\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.13149\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TIP.2015.2501725\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Image Processing, 25(1):119-133, Jan 2016\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Dec 2021 22:33:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been published as follows: C. Carranza, D. Llamocca, and M. Pattichis. \\"Fast and scalable computation of the forward and inverse discrete periodic radon transform\\", IEEETransactions on Image Processing, "}','{"text": "25(1):119-133, Jan 2016\\u00a7r"}']}
{title:'Carranza et al. (§72021§r)', author: 'Cesar Carranza; Daniel Llamocca; Marios Pattichis', display:{Lore:['[{"text": "arXiv:2112.13150", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7eeess.IV\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast 2D Convolutions and Cross-Correlations Using Scalable Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oCesar Carranza\\nDaniel Llamocca\\nMarios Pattichis\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.13150\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TIP.2017.2678799\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Image Processing 26.5 (2017): 2230-2245\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Dec 2021 22:34:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper develops the fastest known methods for computing 2D convolutions in hardware\\u00a7r"}']}
{title:'Galicia et al. (§72021§r)', author: 'Melvin Galicia; Farhad Merchant; Rainer Leupers', display:{Lore:['[{"text": "arXiv:2112.13157", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Parallel SystemC Virtual Platform for Neuromorphic Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMelvin Galicia\\nFarhad Merchant\\nRainer Leupers\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.13157\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Dec 2021 23:11:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at 23rd International Symposium on Quality Electronic Design (ISQED\'22)\\u00a7r"}']}
{title:'Wang et al. (§72021§r)', author: 'Luming Wang; Xu Zhang; Tianyue Lu; Mingyu Chen', display:{Lore:['[{"text": "arXiv:2112.13306", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Memory Access Unit for General Purpose Processors\\u00a7r\\n\\n\\u00a78\\u00a7oLuming Wang\\nXu Zhang\\nTianyue Lu\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.13306\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 26 Dec 2021 01:58:04 GMT)\\u00a7r"}']}
{title:'Shohel et al. (§72021§r)', author: 'Mohammad Abdullah Al Shohel; Vidya A. Chhabria; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2112.13451", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Abdullah Al Shohel\\nVidya A. Chhabria\\nSachin S. Sapatnekar\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.13451\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 26 Dec 2021 21:16:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2105.08784\\u00a7r"}']}
{title:'Joseph (§72021§r)', author: 'Rinu Joseph', display:{Lore:['[{"text": "arXiv:2112.14911", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Deep Learning Techniques for Dynamic Branch Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oRinu Joseph\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.14911\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Dec 2021 03:44:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSurvey paper\\u00a7r"}']}
{title:'Venkatesha et al. (§72021§r)', author: 'Shashikiran Venkatesha; Ranjani Parthasarathi', display:{Lore:['[{"text": "arXiv:2112.14952", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of fault mitigation techniques for multi-core architectures\\u00a7r\\n\\n\\u00a78\\u00a7oShashikiran Venkatesha\\nRanjani Parthasarathi\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.14952\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Dec 2021 07:36:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o21 pages\\u00a7r"}']}
{title:'Mirabella et al. (§72021§r)', author: 'Nunzio Mirabella; Michelangelo Grosso; Giovanna Franchino; Salvatore Rinaudo; Ioannis Deretzis; Antonino La Magna; Matteo Sonza Reorda', display:{Lore:['[{"text": "arXiv:2112.15176", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComparing different solutions for testing resistive defects in low-power SRAMs\\u00a7r\\n\\n\\u00a78\\u00a7oNunzio Mirabella\\nMichelangelo Grosso\\nGiovanna Franchino\\n+ 3 others\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.15176\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Dec 2021 18:57:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted and presented in The 22nd IEEE Latin-American Test Symposium (LATS 2021) October 27 - 29, 2021, Brazil. It is going to be published in the IEEExplorer. 6 pages, 7figures, 3 tables\\u00a7r"}']}
{title:'Yi et al. (§72021§r)', author: 'Qingyang Yi; Heming Sun; Masahiro Fujita', display:{Lore:['[{"text": "arXiv:2112.15443", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Based Accelerator for Neural Networks Computation with Flexible Pipelining\\u00a7r\\n\\n\\u00a78\\u00a7oQingyang Yi\\nHeming Sun\\nMasahiro Fujita\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.15443\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Dec 2021 17:04:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages\\u00a7r"}']}
{title:'S (§72021§r)', author: 'Raghuram S', display:{Lore:['[{"text": "arXiv:2201.04562", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReduced Softmax Unit for Deep Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oRaghuram S\\u00a7r\\n\\n\\u00a772021\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.04562\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Dec 2021 02:06:43 GMT)\\u00a7r"}']}
