```verilog
module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] pedge
);

    reg [7:0] prev_in; // Register to hold the previous clock cycle's input

    always @(posedge clk) begin
        // Positive edge detection logic
        pedge <= ~prev_in & in; // Set output bit when transition from 0 to 1 is detected
        prev_in <= in; // Update previous input
    end

endmodule
```