digraph "CFG for '_Z17create_fpr_kernelPfPKiS_ii' function" {
	label="CFG for '_Z17create_fpr_kernelPfPKiS_ii' function";

	Node0x5a6e820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%5:\l  %6 = add nsw i32 %3, -1\l  %7 = sext i32 %6 to i64\l  %8 = getelementptr inbounds float, float addrspace(1)* %0, i64 %7\l  %9 = load float, float addrspace(1)* %8, align 4, !tbaa !4,\l... !amdgpu.noclobber !8\l  %10 = sitofp i32 %4 to float\l  %11 = fsub contract float %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !9, !invariant.load !8\l  %17 = zext i16 %16 to i32\l  %18 = getelementptr inbounds i8, i8 addrspace(4)* %13, i64 12\l  %19 = bitcast i8 addrspace(4)* %18 to i32 addrspace(4)*\l  %20 = load i32, i32 addrspace(4)* %19, align 4, !tbaa !10\l  %21 = mul i32 %12, %17\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !19\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %23, %3\l  br i1 %24, label %25, label %32\l|{<s0>T|<s1>F}}"];
	Node0x5a6e820:s0 -> Node0x5a71530;
	Node0x5a6e820:s1 -> Node0x5a715c0;
	Node0x5a71530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%25:\l25:                                               \l  %26 = udiv i32 %20, %17\l  %27 = mul i32 %26, %17\l  %28 = icmp ugt i32 %20, %27\l  %29 = zext i1 %28 to i32\l  %30 = add i32 %26, %29\l  %31 = mul i32 %30, %17\l  br label %33\l}"];
	Node0x5a71530 -> Node0x5a71a40;
	Node0x5a715c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%32:\l32:                                               \l  ret void\l}"];
	Node0x5a71a40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi i32 [ %23, %25 ], [ %46, %33 ]\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !4\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %35\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !20, !amdgpu.noclobber\l... !8\l  %40 = sitofp i32 %39 to float\l  %41 = fadd contract float %40, 1.000000e+00\l  %42 = fsub contract float %41, %37\l  %43 = fdiv contract float %42, %11\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %35\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !4\l  %45 = fdiv contract float %37, %9\l  store float %45, float addrspace(1)* %36, align 4, !tbaa !4\l  %46 = add i32 %31, %34\l  %47 = icmp slt i32 %46, %3\l  br i1 %47, label %33, label %32, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x5a71a40:s0 -> Node0x5a71a40;
	Node0x5a71a40:s1 -> Node0x5a715c0;
}
