$date
	Thu Nov 02 02:36:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Top_tb $end
$var wire 32 ! sal [31:0] $end
$var wire 16 " addressSal [15:0] $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 16 $ addressSal [15:0] $end
$var wire 1 # clk $end
$var wire 32 % sal [31:0] $end
$var wire 32 & s_writeData [31:0] $end
$var wire 32 ' s_readData [31:0] $end
$var wire 16 ( s_pc [15:0] $end
$var wire 32 ) s_instr [31:0] $end
$var wire 16 * s_address [15:0] $end
$var wire 1 + s_WE $end
$scope module Memory $end
$var wire 1 # clk $end
$var wire 32 , writeData [31:0] $end
$var wire 32 - readData [31:0] $end
$var wire 16 . pc [15:0] $end
$var wire 32 / instr [31:0] $end
$var wire 16 0 address [15:0] $end
$var wire 1 + WE $end
$scope module dataMem $end
$var wire 1 # clk $end
$var wire 32 1 rd [31:0] $end
$var wire 1 + we $end
$var wire 32 2 wd [31:0] $end
$var wire 16 3 address [15:0] $end
$var integer 32 4 i [31:0] $end
$upscope $end
$scope module instrMem $end
$var wire 32 5 instr [31:0] $end
$var wire 16 6 pc [15:0] $end
$upscope $end
$upscope $end
$scope module RV $end
$var wire 1 7 Zero $end
$var wire 1 # clk $end
$var wire 32 8 instr [31:0] $end
$var wire 32 9 readData [31:0] $end
$var wire 32 : writeData [31:0] $end
$var wire 1 ; resSrc $end
$var wire 1 < regWrite $end
$var wire 1 = pcSrc $end
$var wire 16 > pc [15:0] $end
$var wire 7 ? op [6:0] $end
$var wire 2 @ inmSrc [1:0] $end
$var wire 1 A f7 $end
$var wire 3 B f3 [2:0] $end
$var wire 16 C address [15:0] $end
$var wire 1 + WE $end
$var wire 1 D ALUSrc $end
$var wire 3 E ALUControl [2:0] $end
$scope module DataPath $end
$var wire 1 # clk $end
$var wire 32 F instr [31:0] $end
$var wire 16 G pc [15:0] $end
$var wire 32 H readData [31:0] $end
$var wire 32 I writeData [31:0] $end
$var wire 1 7 zero $end
$var wire 32 J s_wd3 [31:0] $end
$var wire 32 K s_srcB [31:0] $end
$var wire 32 L s_rd2 [31:0] $end
$var wire 32 M s_rd1 [31:0] $end
$var wire 16 N s_pcNext [15:0] $end
$var wire 16 O s_pc [15:0] $end
$var wire 32 P s_immExt [31:0] $end
$var wire 32 Q s_addImm [31:0] $end
$var wire 16 R s_add4 [15:0] $end
$var wire 32 S s_ALUres [31:0] $end
$var wire 1 ; resSrc $end
$var wire 1 < regWrite $end
$var wire 1 = pcSrc $end
$var wire 7 T op [6:0] $end
$var wire 2 U inmSrc [1:0] $end
$var wire 1 A f7 $end
$var wire 3 V f3 [2:0] $end
$var wire 16 W address [15:0] $end
$var wire 1 D ALUSrc $end
$var wire 3 X ALUControl [2:0] $end
$var reg 16 Y cuatro [15:0] $end
$scope module ALU1 $end
$var wire 32 Z res [31:0] $end
$var wire 32 [ srcB [31:0] $end
$var wire 32 \ srcA [31:0] $end
$var wire 3 ] ALUControl [2:0] $end
$var reg 32 ^ aux [31:0] $end
$upscope $end
$scope module PCadd4 $end
$var wire 16 _ op2 [15:0] $end
$var wire 16 ` res [15:0] $end
$var wire 16 a op1 [15:0] $end
$upscope $end
$scope module PCaddImm $end
$var wire 16 b op2 [15:0] $end
$var wire 16 c res [15:0] $end
$var wire 16 d op1 [15:0] $end
$upscope $end
$scope module PCounter $end
$var wire 1 # clk $end
$var wire 16 e pc [15:0] $end
$var wire 16 f pcNext [15:0] $end
$var reg 16 g count_reg [15:0] $end
$upscope $end
$scope module multData $end
$var wire 32 h e1 [31:0] $end
$var wire 32 i e2 [31:0] $end
$var wire 32 j sal [31:0] $end
$var wire 1 ; sel $end
$var reg 32 k aux [31:0] $end
$upscope $end
$scope module multPC $end
$var wire 16 l e1 [15:0] $end
$var wire 16 m e2 [15:0] $end
$var wire 16 n sal [15:0] $end
$var wire 1 = sel $end
$var reg 16 o aux [15:0] $end
$upscope $end
$scope module multSrcB $end
$var wire 32 p sal [31:0] $end
$var wire 1 D sel $end
$var wire 32 q e2 [31:0] $end
$var wire 32 r e1 [31:0] $end
$var reg 32 s aux [31:0] $end
$upscope $end
$scope module regBank $end
$var wire 5 t a1 [4:0] $end
$var wire 5 u a2 [4:0] $end
$var wire 5 v a3 [4:0] $end
$var wire 1 # clk $end
$var wire 32 w rd1 [31:0] $end
$var wire 32 x rd2 [31:0] $end
$var wire 32 y wd3 [31:0] $end
$var wire 1 < we $end
$var integer 32 z i [31:0] $end
$upscope $end
$scope module sExt $end
$var wire 1 # clk $end
$var wire 32 { instr [31:0] $end
$var wire 2 | src [1:0] $end
$var wire 32 } immExt [31:0] $end
$var reg 32 ~ immaux [31:0] $end
$upscope $end
$upscope $end
$scope module unitControl $end
$var wire 2 !" ALUop [1:0] $end
$var wire 3 "" f3 [2:0] $end
$var wire 1 A f7 $end
$var wire 7 #" op [6:0] $end
$var wire 1 = pcSrc $end
$var wire 1 7 zero $end
$var wire 1 ; resSrc $end
$var wire 1 < regWrite $end
$var wire 1 + memWrite $end
$var wire 2 $" inmSrc [1:0] $end
$var wire 1 %" branch $end
$var wire 1 D aluSrc $end
$var wire 3 &" ALUcontrol [2:0] $end
$var reg 1 '" pcSrcAux $end
$scope module ALUDecoder $end
$var wire 3 (" aluControl [2:0] $end
$var wire 2 )" aluOp [1:0] $end
$var wire 3 *" f3 [2:0] $end
$var wire 1 A f7 $end
$var wire 1 +" op $end
$var reg 3 ," aluControlAux [2:0] $end
$upscope $end
$scope module MainDecoder $end
$var wire 2 -" aluOp [1:0] $end
$var wire 1 D aluSrc $end
$var wire 1 %" branch $end
$var wire 2 ." inmSrc [1:0] $end
$var wire 1 + memWrite $end
$var wire 7 /" op [6:0] $end
$var wire 1 < regWrite $end
$var wire 1 ; resSrc $end
$var reg 2 0" aluOpAux [1:0] $end
$var reg 1 1" aluSrcAux $end
$var reg 1 2" branchAux $end
$var reg 2 3" inmSrcAux [1:0] $end
$var reg 1 4" memWriteAux $end
$var reg 1 5" regWriteAux $end
$var reg 1 6" resSrcAux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dataPath_tb $end
$var wire 1 7" f7 $end
$var wire 1 8" zero $end
$var wire 32 9" writeData [31:0] $end
$var wire 16 :" pc [15:0] $end
$var wire 7 ;" op [6:0] $end
$var wire 16 <" address [15:0] $end
$var reg 3 =" ALUControl [2:0] $end
$var reg 1 >" ALUSrc $end
$var reg 1 ?" clk $end
$var reg 2 @" inmSrc [1:0] $end
$var reg 32 A" instr [31:0] $end
$var reg 1 B" pcSrc $end
$var reg 32 C" readData [31:0] $end
$var reg 1 D" regWrite $end
$var reg 1 E" resSrc $end
$scope module UUT $end
$var wire 3 F" ALUControl [2:0] $end
$var wire 1 >" ALUSrc $end
$var wire 1 ?" clk $end
$var wire 1 7" f7 $end
$var wire 2 G" inmSrc [1:0] $end
$var wire 32 H" instr [31:0] $end
$var wire 16 I" pc [15:0] $end
$var wire 1 B" pcSrc $end
$var wire 32 J" readData [31:0] $end
$var wire 1 D" regWrite $end
$var wire 1 E" resSrc $end
$var wire 32 K" writeData [31:0] $end
$var wire 1 8" zero $end
$var wire 32 L" s_wd3 [31:0] $end
$var wire 32 M" s_srcB [31:0] $end
$var wire 32 N" s_rd2 [31:0] $end
$var wire 32 O" s_rd1 [31:0] $end
$var wire 16 P" s_pcNext [15:0] $end
$var wire 16 Q" s_pc [15:0] $end
$var wire 32 R" s_immExt [31:0] $end
$var wire 32 S" s_addImm [31:0] $end
$var wire 16 T" s_add4 [15:0] $end
$var wire 32 U" s_ALUres [31:0] $end
$var wire 7 V" op [6:0] $end
$var wire 3 W" f3 [2:0] $end
$var wire 16 X" address [15:0] $end
$var reg 16 Y" cuatro [15:0] $end
$scope module ALU1 $end
$var wire 3 Z" ALUControl [2:0] $end
$var wire 32 [" res [31:0] $end
$var wire 32 \" srcB [31:0] $end
$var wire 32 ]" srcA [31:0] $end
$var reg 32 ^" aux [31:0] $end
$upscope $end
$scope module PCadd4 $end
$var wire 16 _" op2 [15:0] $end
$var wire 16 `" res [15:0] $end
$var wire 16 a" op1 [15:0] $end
$upscope $end
$scope module PCaddImm $end
$var wire 16 b" op2 [15:0] $end
$var wire 16 c" res [15:0] $end
$var wire 16 d" op1 [15:0] $end
$upscope $end
$scope module PCounter $end
$var wire 1 ?" clk $end
$var wire 16 e" pc [15:0] $end
$var wire 16 f" pcNext [15:0] $end
$var reg 16 g" count_reg [15:0] $end
$upscope $end
$scope module multData $end
$var wire 32 h" e1 [31:0] $end
$var wire 32 i" e2 [31:0] $end
$var wire 32 j" sal [31:0] $end
$var wire 1 E" sel $end
$var reg 32 k" aux [31:0] $end
$upscope $end
$scope module multPC $end
$var wire 16 l" e1 [15:0] $end
$var wire 16 m" e2 [15:0] $end
$var wire 16 n" sal [15:0] $end
$var wire 1 B" sel $end
$var reg 16 o" aux [15:0] $end
$upscope $end
$scope module multSrcB $end
$var wire 32 p" sal [31:0] $end
$var wire 1 >" sel $end
$var wire 32 q" e2 [31:0] $end
$var wire 32 r" e1 [31:0] $end
$var reg 32 s" aux [31:0] $end
$upscope $end
$scope module regBank $end
$var wire 5 t" a1 [4:0] $end
$var wire 5 u" a2 [4:0] $end
$var wire 5 v" a3 [4:0] $end
$var wire 1 ?" clk $end
$var wire 32 w" rd1 [31:0] $end
$var wire 32 x" rd2 [31:0] $end
$var wire 32 y" wd3 [31:0] $end
$var wire 1 D" we $end
$var integer 32 z" i [31:0] $end
$upscope $end
$scope module sExt $end
$var wire 1 ?" clk $end
$var wire 32 {" instr [31:0] $end
$var wire 2 |" src [1:0] $end
$var wire 32 }" immExt [31:0] $end
$var reg 32 ~" immaux [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module rv32i_tb $end
$var wire 32 !# writeData [31:0] $end
$var wire 16 "# pc [15:0] $end
$var wire 16 ## address [15:0] $end
$var wire 1 $# WE $end
$var reg 1 %# clk $end
$var reg 32 &# instr [31:0] $end
$var reg 32 '# readData [31:0] $end
$scope module UUT $end
$var wire 1 (# Zero $end
$var wire 1 %# clk $end
$var wire 32 )# instr [31:0] $end
$var wire 32 *# readData [31:0] $end
$var wire 32 +# writeData [31:0] $end
$var wire 1 ,# resSrc $end
$var wire 1 -# regWrite $end
$var wire 1 .# pcSrc $end
$var wire 16 /# pc [15:0] $end
$var wire 7 0# op [6:0] $end
$var wire 2 1# inmSrc [1:0] $end
$var wire 1 2# f7 $end
$var wire 3 3# f3 [2:0] $end
$var wire 16 4# address [15:0] $end
$var wire 1 $# WE $end
$var wire 1 5# ALUSrc $end
$var wire 3 6# ALUControl [2:0] $end
$scope module DataPath $end
$var wire 1 %# clk $end
$var wire 32 7# instr [31:0] $end
$var wire 16 8# pc [15:0] $end
$var wire 32 9# readData [31:0] $end
$var wire 32 :# writeData [31:0] $end
$var wire 1 (# zero $end
$var wire 32 ;# s_wd3 [31:0] $end
$var wire 32 <# s_srcB [31:0] $end
$var wire 32 =# s_rd2 [31:0] $end
$var wire 32 ># s_rd1 [31:0] $end
$var wire 16 ?# s_pcNext [15:0] $end
$var wire 16 @# s_pc [15:0] $end
$var wire 32 A# s_immExt [31:0] $end
$var wire 32 B# s_addImm [31:0] $end
$var wire 16 C# s_add4 [15:0] $end
$var wire 32 D# s_ALUres [31:0] $end
$var wire 1 ,# resSrc $end
$var wire 1 -# regWrite $end
$var wire 1 .# pcSrc $end
$var wire 7 E# op [6:0] $end
$var wire 2 F# inmSrc [1:0] $end
$var wire 1 2# f7 $end
$var wire 3 G# f3 [2:0] $end
$var wire 16 H# address [15:0] $end
$var wire 1 5# ALUSrc $end
$var wire 3 I# ALUControl [2:0] $end
$var reg 16 J# cuatro [15:0] $end
$scope module ALU1 $end
$var wire 32 K# res [31:0] $end
$var wire 32 L# srcB [31:0] $end
$var wire 32 M# srcA [31:0] $end
$var wire 3 N# ALUControl [2:0] $end
$var reg 32 O# aux [31:0] $end
$upscope $end
$scope module PCadd4 $end
$var wire 16 P# op2 [15:0] $end
$var wire 16 Q# res [15:0] $end
$var wire 16 R# op1 [15:0] $end
$upscope $end
$scope module PCaddImm $end
$var wire 16 S# op2 [15:0] $end
$var wire 16 T# res [15:0] $end
$var wire 16 U# op1 [15:0] $end
$upscope $end
$scope module PCounter $end
$var wire 1 %# clk $end
$var wire 16 V# pc [15:0] $end
$var wire 16 W# pcNext [15:0] $end
$var reg 16 X# count_reg [15:0] $end
$upscope $end
$scope module multData $end
$var wire 32 Y# e1 [31:0] $end
$var wire 32 Z# e2 [31:0] $end
$var wire 32 [# sal [31:0] $end
$var wire 1 ,# sel $end
$var reg 32 \# aux [31:0] $end
$upscope $end
$scope module multPC $end
$var wire 16 ]# e1 [15:0] $end
$var wire 16 ^# e2 [15:0] $end
$var wire 16 _# sal [15:0] $end
$var wire 1 .# sel $end
$var reg 16 `# aux [15:0] $end
$upscope $end
$scope module multSrcB $end
$var wire 32 a# sal [31:0] $end
$var wire 1 5# sel $end
$var wire 32 b# e2 [31:0] $end
$var wire 32 c# e1 [31:0] $end
$var reg 32 d# aux [31:0] $end
$upscope $end
$scope module regBank $end
$var wire 5 e# a1 [4:0] $end
$var wire 5 f# a2 [4:0] $end
$var wire 5 g# a3 [4:0] $end
$var wire 1 %# clk $end
$var wire 32 h# rd1 [31:0] $end
$var wire 32 i# rd2 [31:0] $end
$var wire 32 j# wd3 [31:0] $end
$var wire 1 -# we $end
$var integer 32 k# i [31:0] $end
$upscope $end
$scope module sExt $end
$var wire 1 %# clk $end
$var wire 32 l# instr [31:0] $end
$var wire 2 m# src [1:0] $end
$var wire 32 n# immExt [31:0] $end
$var reg 32 o# immaux [31:0] $end
$upscope $end
$upscope $end
$scope module unitControl $end
$var wire 2 p# ALUop [1:0] $end
$var wire 3 q# f3 [2:0] $end
$var wire 1 2# f7 $end
$var wire 7 r# op [6:0] $end
$var wire 1 .# pcSrc $end
$var wire 1 (# zero $end
$var wire 1 ,# resSrc $end
$var wire 1 -# regWrite $end
$var wire 1 $# memWrite $end
$var wire 2 s# inmSrc [1:0] $end
$var wire 1 t# branch $end
$var wire 1 5# aluSrc $end
$var wire 3 u# ALUcontrol [2:0] $end
$var reg 1 v# pcSrcAux $end
$scope module ALUDecoder $end
$var wire 3 w# aluControl [2:0] $end
$var wire 2 x# aluOp [1:0] $end
$var wire 3 y# f3 [2:0] $end
$var wire 1 2# f7 $end
$var wire 1 z# op $end
$var reg 3 {# aluControlAux [2:0] $end
$upscope $end
$scope module MainDecoder $end
$var wire 2 |# aluOp [1:0] $end
$var wire 1 5# aluSrc $end
$var wire 1 t# branch $end
$var wire 2 }# inmSrc [1:0] $end
$var wire 1 $# memWrite $end
$var wire 7 ~# op [6:0] $end
$var wire 1 -# regWrite $end
$var wire 1 ,# resSrc $end
$var reg 2 !$ aluOpAux [1:0] $end
$var reg 1 "$ aluSrcAux $end
$var reg 1 #$ branchAux $end
$var reg 2 $$ inmSrcAux [1:0] $end
$var reg 1 %$ memWriteAux $end
$var reg 1 &$ regWriteAux $end
$var reg 1 '$ resSrcAux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'$
1&$
0%$
b0 $$
0#$
1"$
b10 !$
b10011 ~#
b0 }#
bx0 |#
b0 {#
0z#
b0 y#
bx0 x#
b0 w#
0v#
b0 u#
0t#
b0 s#
b10011 r#
b0 q#
bx0 p#
bx o#
bx n#
b0 m#
b1100000000010000010011 l#
b100000 k#
bx j#
b0 i#
b0 h#
b1000 g#
b11 f#
b0 e#
bx d#
b0 c#
bx b#
bx a#
b100 `#
b100 _#
bx ^#
b100 ]#
bx \#
bx [#
bx Z#
bx Y#
b0 X#
b100 W#
b0 V#
b0 U#
bx T#
bx S#
b0 R#
b100 Q#
b100 P#
bx O#
b0 N#
b0 M#
bx L#
bx K#
b100 J#
b0 I#
bx H#
b0 G#
b0 F#
b10011 E#
bx D#
b100 C#
b0xxxxxxxxxxxxxxxx B#
bx A#
b0 @#
b100 ?#
b0 >#
b0 =#
bx <#
bx ;#
b0 :#
bx 9#
b0 8#
b1100000000010000010011 7#
b0 6#
15#
bx 4#
b0 3#
02#
b0 1#
b10011 0#
b0 /#
0.#
1-#
0,#
b0 +#
bx *#
b1100000000010000010011 )#
0(#
bx '#
b1100000000010000010011 &#
0%#
0$#
bx ##
b0 "#
b0 !#
bx ~"
bx }"
b0 |"
b1100000000010000010011 {"
b100000 z"
bx y"
b0 x"
b0 w"
b1000 v"
b11 u"
b0 t"
bx s"
b0 r"
bx q"
bx p"
b100 o"
b100 n"
bx m"
b100 l"
bx k"
bx j"
bx i"
bx h"
b0 g"
b100 f"
b0 e"
b0 d"
bx c"
bx b"
b0 a"
b100 `"
b100 _"
bx ^"
b0 ]"
bx \"
bx ["
b0 Z"
b100 Y"
bx X"
b0 W"
b10011 V"
bx U"
b100 T"
b0xxxxxxxxxxxxxxxx S"
bx R"
b0 Q"
b100 P"
b0 O"
b0 N"
bx M"
bx L"
b0 K"
bx J"
b0 I"
b1100000000010000010011 H"
b0 G"
b0 F"
1E"
1D"
bx C"
0B"
b1100000000010000010011 A"
b0 @"
0?"
1>"
b0 ="
bx <"
b10011 ;"
b0 :"
b0 9"
08"
07"
06"
15"
04"
b0 3"
02"
11"
b10 0"
b10011 /"
b0 ."
bx0 -"
b0 ,"
0+"
b0 *"
bx0 )"
b0 ("
0'"
b0 &"
0%"
b0 $"
b10011 #"
b0 ""
bx0 !"
bx ~
bx }
b0 |
b1100000000010000010011 {
b100000 z
bx y
b0 x
b0 w
b1000 v
b11 u
b0 t
bx s
b0 r
bx q
bx p
b100 o
b100 n
bx m
b100 l
bx k
bx j
bx i
bx h
b0 g
b100 f
b0 e
b0 d
bx c
bx b
b0 a
b100 `
b100 _
bx ^
b0 ]
b0 \
bx [
bx Z
b100 Y
b0 X
bx W
b0 V
b0 U
b10011 T
bx S
b100 R
b0xxxxxxxxxxxxxxxx Q
bx P
b0 O
b100 N
b0 M
b0 L
bx K
bx J
b0 I
bx H
b0 G
b1100000000010000010011 F
b0 E
1D
bx C
b0 B
0A
b0 @
b10011 ?
b0 >
0=
1<
0;
b0 :
bx 9
b1100000000010000010011 8
07
b0 6
b1100000000010000010011 5
b100000 4
bx 3
b0 2
bx 1
bx 0
b1100000000010000010011 /
b0 .
bx -
b0 ,
0+
bx *
b1100000000010000010011 )
b0 (
bx '
b0 &
b0 %
bx $
0#
bx "
b0 !
$end
#50000
b1000 ?#
b1000 W#
b1000 _#
b1000 `#
b1000 P"
b1000 f"
b1000 n"
b1000 o"
b1000 N
b1000 f
b1000 n
b1000 o
bx M
bx \
bx w
b1000 t
b1000 C#
b1000 Q#
b1000 ]#
b100 "#
b100 /#
b100 8#
b100 @#
b100 R#
b100 U#
b100 V#
b100 X#
b1000 T"
b1000 `"
b1000 l"
b100 :"
b100 I"
b100 Q"
b100 a"
b100 d"
b100 e"
b100 g"
b1000 R
b1000 `
b1000 l
b1101000000010000010011 )
b1101000000010000010011 /
b1101000000010000010011 5
b1101000000010000010011 8
b1101000000010000010011 F
b1101000000010000010011 {
b100 (
b100 .
b100 6
b100 >
b100 G
b100 O
b100 a
b100 d
b100 e
b100 g
b11 ;#
b11 [#
b11 j#
b11 \#
b11 ##
b11 4#
b11 H#
b11 <"
b11 X"
bx J
bx j
bx y
bx k
bx '
bx -
bx 1
bx 9
bx H
bx i
bx "
bx $
bx *
bx 0
bx 3
bx C
bx W
b111 ^#
b11 D#
b11 K#
b11 O#
b11 Y#
b111 m"
b11 U"
b11 ["
b11 ^"
b11 h"
b111 m
bx S
bx Z
bx ^
bx h
b111 B#
b111 T#
b11 S#
b11 <#
b11 L#
b11 a#
b11 d#
b111 S"
b111 c"
b11 b"
b11 M"
b11 \"
b11 p"
b11 s"
b111 Q
b111 c
b11 b
b11 K
b11 [
b11 p
b11 s
b11 A#
b11 b#
b11 n#
b11 o#
b11 R"
b11 q"
b11 }"
b11 ~"
b11 P
b11 q
b11 }
b11 ~
1%#
1?"
1#
#100000
bx ;#
bx [#
bx j#
bx \#
bx ##
bx 4#
bx H#
bx D#
bx K#
bx O#
bx Y#
bx >#
bx M#
bx h#
b1000 e#
0%#
0?"
0#
b1101000000010000010011 &#
b1101000000010000010011 )#
b1101000000010000010011 7#
b1101000000010000010011 l#
#150000
b1011 ^#
b1100 ?#
b1100 W#
b1100 _#
b1100 `#
b1011 m"
b1100 P"
b1100 f"
b1100 n"
b1100 o"
b1011 m
b1100 N
b1100 f
b1100 n
b1100 o
b10 u
b1011 B#
b1011 T#
b1100 C#
b1100 Q#
b1100 ]#
b1000 "#
b1000 /#
b1000 8#
b1000 @#
b1000 R#
b1000 U#
b1000 V#
b1000 X#
b1011 S"
b1011 c"
b1100 T"
b1100 `"
b1100 l"
b1000 :"
b1000 I"
b1000 Q"
b1000 a"
b1000 d"
b1000 e"
b1000 g"
b1011 Q
b1011 c
b1100 R
b1100 `
b1100 l
b1001000000010000010011 )
b1001000000010000010011 /
b1001000000010000010011 5
b1001000000010000010011 8
b1001000000010000010011 F
b1001000000010000010011 {
b1000 (
b1000 .
b1000 6
b1000 >
b1000 G
b1000 O
b1000 a
b1000 d
b1000 e
b1000 g
1%#
1?"
1#
#200000
bx <"
bx X"
bx U"
bx ["
bx ^"
bx h"
b10 f#
bx O"
bx ]"
bx w"
b1000 t"
0%#
0?"
0#
b1001000000010000010011 &#
b1001000000010000010011 )#
b1001000000010000010011 7#
b1001000000010000010011 l#
b1101000000010000010011 A"
b1101000000010000010011 H"
b1101000000010000010011 {"
#250000
b10000 ?#
b10000 W#
b10000 _#
b10000 `#
b1111 m"
b10000 P"
b10000 f"
b10000 n"
b10000 o"
b10000 N
b10000 f
b10000 n
b10000 o
b0 u
b10000 C#
b10000 Q#
b10000 ]#
b1100 "#
b1100 /#
b1100 8#
b1100 @#
b1100 R#
b1100 U#
b1100 V#
b1100 X#
b1111 S"
b1111 c"
b10000 T"
b10000 `"
b10000 l"
b1100 :"
b1100 I"
b1100 Q"
b1100 a"
b1100 d"
b1100 e"
b1100 g"
b10000 R
b10000 `
b10000 l
b1000000010000010011 )
b1000000010000010011 /
b1000000010000010011 5
b1000000010000010011 8
b1000000010000010011 F
b1000000010000010011 {
b1100 (
b1100 .
b1100 6
b1100 >
b1100 G
b1100 O
b1100 a
b1100 d
b1100 e
b1100 g
b1110 ^#
b1110 m
b1110 B#
b1110 T#
b10 S#
b10 <#
b10 L#
b10 a#
b10 d#
b1110 Q
b1110 c
b10 b
b10 K
b10 [
b10 p
b10 s
b10 A#
b10 b#
b10 n#
b10 o#
b10 P
b10 q
b10 }
b10 ~
1%#
1?"
1#
#300000
b0 f#
0%#
0?"
0#
b1000000010000010011 &#
b1000000010000010011 )#
b1000000010000010011 7#
b1000000010000010011 l#
#350000
x+"
b10100 ?#
b10100 W#
b10100 _#
b10100 `#
b10011 m"
b10100 P"
b10100 f"
b10100 n"
b10100 o"
b10100 N
b10100 f
b10100 n
b10100 o
bx t
bx !
bx %
bx &
bx ,
bx 2
bx :
bx I
bx L
bx r
bx x
bx u
bx v
xA
bx B
bx V
bx ""
bx *"
bx ?
bx T
bx #"
bx /"
b10100 C#
b10100 Q#
b10100 ]#
b10000 "#
b10000 /#
b10000 8#
b10000 @#
b10000 R#
b10000 U#
b10000 V#
b10000 X#
b10011 S"
b10011 c"
b10100 T"
b10100 `"
b10100 l"
b10000 :"
b10000 I"
b10000 Q"
b10000 a"
b10000 d"
b10000 e"
b10000 g"
b10100 R
b10100 `
b10100 l
bx )
bx /
bx 5
bx 8
bx F
bx {
b10000 (
b10000 .
b10000 6
b10000 >
b10000 G
b10000 O
b10000 a
b10000 d
b10000 e
b10000 g
b10000 ^#
b10000 m
b10000 B#
b10000 T#
b0 S#
b0 <#
b0 L#
b0 a#
b0 d#
b10000 Q
b10000 c
b0 b
b0 K
b0 [
b0 p
b0 s
b0 A#
b0 b#
b0 n#
b0 o#
b0 P
b0 q
b0 }
b0 ~
1%#
1?"
1#
#400000
b10 u"
0%#
0?"
0#
b1001000000010000010011 A"
b1001000000010000010011 H"
b1001000000010000010011 {"
#450000
b10100 ^#
b11000 ?#
b11000 W#
b11000 _#
b11000 `#
b11000 P"
b11000 f"
b11000 n"
b11000 o"
b11000 N
b11000 f
b11000 n
b11000 o
b10100 B#
b10100 T#
b11000 C#
b11000 Q#
b11000 ]#
b10100 "#
b10100 /#
b10100 8#
b10100 @#
b10100 R#
b10100 U#
b10100 V#
b10100 X#
b11000 T"
b11000 `"
b11000 l"
b10100 :"
b10100 I"
b10100 Q"
b10100 a"
b10100 d"
b10100 e"
b10100 g"
b11000 R
b11000 `
b11000 l
b10100 (
b10100 .
b10100 6
b10100 >
b10100 G
b10100 O
b10100 a
b10100 d
b10100 e
b10100 g
b10110 m"
bx m
b10110 S"
b10110 c"
b10 b"
b10 M"
b10 \"
b10 p"
b10 s"
b0xxxxxxxxxxxxxxxx Q
bx c
bx b
bx K
bx [
bx p
bx s
b10 R"
b10 q"
b10 }"
b10 ~"
bx P
bx q
bx }
bx ~
1%#
1?"
1#
#500000
0%#
0?"
0#
#550000
b11000 ^#
b11100 ?#
b11100 W#
b11100 _#
b11100 `#
b11010 m"
b11100 P"
b11100 f"
b11100 n"
b11100 o"
b11100 N
b11100 f
b11100 n
b11100 o
b11000 B#
b11000 T#
b11100 C#
b11100 Q#
b11100 ]#
b11000 "#
b11000 /#
b11000 8#
b11000 @#
b11000 R#
b11000 U#
b11000 V#
b11000 X#
b11010 S"
b11010 c"
b11100 T"
b11100 `"
b11100 l"
b11000 :"
b11000 I"
b11000 Q"
b11000 a"
b11000 d"
b11000 e"
b11000 g"
b11100 R
b11100 `
b11100 l
b11000 (
b11000 .
b11000 6
b11000 >
b11000 G
b11000 O
b11000 a
b11000 d
b11000 e
b11000 g
1%#
1?"
1#
#600000
b0 u"
0%#
0?"
0#
b1000000010000010011 A"
b1000000010000010011 H"
b1000000010000010011 {"
#650000
b11100 ^#
b100000 ?#
b100000 W#
b100000 _#
b100000 `#
b100000 P"
b100000 f"
b100000 n"
b100000 o"
b100000 N
b100000 f
b100000 n
b100000 o
b11100 B#
b11100 T#
b100000 C#
b100000 Q#
b100000 ]#
b11100 "#
b11100 /#
b11100 8#
b11100 @#
b11100 R#
b11100 U#
b11100 V#
b11100 X#
b100000 T"
b100000 `"
b100000 l"
b11100 :"
b11100 I"
b11100 Q"
b11100 a"
b11100 d"
b11100 e"
b11100 g"
b100000 R
b100000 `
b100000 l
b11100 (
b11100 .
b11100 6
b11100 >
b11100 G
b11100 O
b11100 a
b11100 d
b11100 e
b11100 g
b11100 m"
b11100 S"
b11100 c"
b0 b"
b0 M"
b0 \"
b0 p"
b0 s"
b0 R"
b0 q"
b0 }"
b0 ~"
1%#
1?"
1#
#700000
0%#
0?"
0#
#750000
b100000 ^#
b100100 ?#
b100100 W#
b100100 _#
b100100 `#
b100000 m"
b100100 P"
b100100 f"
b100100 n"
b100100 o"
b100100 N
b100100 f
b100100 n
b100100 o
b100000 B#
b100000 T#
b100100 C#
b100100 Q#
b100100 ]#
b100000 "#
b100000 /#
b100000 8#
b100000 @#
b100000 R#
b100000 U#
b100000 V#
b100000 X#
b100000 S"
b100000 c"
b100100 T"
b100100 `"
b100100 l"
b100000 :"
b100000 I"
b100000 Q"
b100000 a"
b100000 d"
b100000 e"
b100000 g"
b100100 R
b100100 `
b100100 l
b100000 (
b100000 .
b100000 6
b100000 >
b100000 G
b100000 O
b100000 a
b100000 d
b100000 e
b100000 g
1%#
1?"
1#
#800000
0%#
0?"
0#
#850000
b100100 ^#
b101000 ?#
b101000 W#
b101000 _#
b101000 `#
b100100 m"
b101000 P"
b101000 f"
b101000 n"
b101000 o"
b101000 N
b101000 f
b101000 n
b101000 o
b100100 B#
b100100 T#
b101000 C#
b101000 Q#
b101000 ]#
b100100 "#
b100100 /#
b100100 8#
b100100 @#
b100100 R#
b100100 U#
b100100 V#
b100100 X#
b100100 S"
b100100 c"
b101000 T"
b101000 `"
b101000 l"
b100100 :"
b100100 I"
b100100 Q"
b100100 a"
b100100 d"
b100100 e"
b100100 g"
b101000 R
b101000 `
b101000 l
b100100 (
b100100 .
b100100 6
b100100 >
b100100 G
b100100 O
b100100 a
b100100 d
b100100 e
b100100 g
1%#
1?"
1#
#900000
0%#
0?"
0#
#950000
b101000 ^#
b101100 ?#
b101100 W#
b101100 _#
b101100 `#
b101000 m"
b101100 P"
b101100 f"
b101100 n"
b101100 o"
b101100 N
b101100 f
b101100 n
b101100 o
b101000 B#
b101000 T#
b101100 C#
b101100 Q#
b101100 ]#
b101000 "#
b101000 /#
b101000 8#
b101000 @#
b101000 R#
b101000 U#
b101000 V#
b101000 X#
b101000 S"
b101000 c"
b101100 T"
b101100 `"
b101100 l"
b101000 :"
b101000 I"
b101000 Q"
b101000 a"
b101000 d"
b101000 e"
b101000 g"
b101100 R
b101100 `
b101100 l
b101000 (
b101000 .
b101000 6
b101000 >
b101000 G
b101000 O
b101000 a
b101000 d
b101000 e
b101000 g
1%#
1?"
1#
#1000000
0%#
0?"
0#
#1050000
b101100 ^#
b110000 ?#
b110000 W#
b110000 _#
b110000 `#
b101100 m"
b110000 P"
b110000 f"
b110000 n"
b110000 o"
b110000 N
b110000 f
b110000 n
b110000 o
b101100 B#
b101100 T#
b110000 C#
b110000 Q#
b110000 ]#
b101100 "#
b101100 /#
b101100 8#
b101100 @#
b101100 R#
b101100 U#
b101100 V#
b101100 X#
b101100 S"
b101100 c"
b110000 T"
b110000 `"
b110000 l"
b101100 :"
b101100 I"
b101100 Q"
b101100 a"
b101100 d"
b101100 e"
b101100 g"
b110000 R
b110000 `
b110000 l
b101100 (
b101100 .
b101100 6
b101100 >
b101100 G
b101100 O
b101100 a
b101100 d
b101100 e
b101100 g
1%#
1?"
1#
#1100000
0%#
0?"
0#
#1150000
b110000 ^#
b110100 ?#
b110100 W#
b110100 _#
b110100 `#
b110000 m"
b110100 P"
b110100 f"
b110100 n"
b110100 o"
b110100 N
b110100 f
b110100 n
b110100 o
b110000 B#
b110000 T#
b110100 C#
b110100 Q#
b110100 ]#
b110000 "#
b110000 /#
b110000 8#
b110000 @#
b110000 R#
b110000 U#
b110000 V#
b110000 X#
b110000 S"
b110000 c"
b110100 T"
b110100 `"
b110100 l"
b110000 :"
b110000 I"
b110000 Q"
b110000 a"
b110000 d"
b110000 e"
b110000 g"
b110100 R
b110100 `
b110100 l
b110000 (
b110000 .
b110000 6
b110000 >
b110000 G
b110000 O
b110000 a
b110000 d
b110000 e
b110000 g
1%#
1?"
1#
#1200000
0%#
0?"
0#
#1250000
b110100 ^#
b111000 ?#
b111000 W#
b111000 _#
b111000 `#
b110100 m"
b111000 P"
b111000 f"
b111000 n"
b111000 o"
b111000 N
b111000 f
b111000 n
b111000 o
b110100 B#
b110100 T#
b111000 C#
b111000 Q#
b111000 ]#
b110100 "#
b110100 /#
b110100 8#
b110100 @#
b110100 R#
b110100 U#
b110100 V#
b110100 X#
b110100 S"
b110100 c"
b111000 T"
b111000 `"
b111000 l"
b110100 :"
b110100 I"
b110100 Q"
b110100 a"
b110100 d"
b110100 e"
b110100 g"
b111000 R
b111000 `
b111000 l
b110100 (
b110100 .
b110100 6
b110100 >
b110100 G
b110100 O
b110100 a
b110100 d
b110100 e
b110100 g
1%#
1?"
1#
#1300000
0%#
0?"
0#
