# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi4_block_verilog.srcs/sources_1/bd/axi4_block/ipshared/1ddd/hdl/verilog" --include "/home/developer/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../Verilog/axi4_master.v" \
"../../../../../../AXI-4_Slave/Verilog/axi4_slave.v" \
"../../../../axi4_block_verilog.ip_user_files/bd/axi4_block/ip/axi4_block_axi4_master_0_0/sim/axi4_block_axi4_master_0_0.v" \
"../../../../axi4_block_verilog.ip_user_files/bd/axi4_block/ip/axi4_block_axi4_slave_0_0/sim/axi4_block_axi4_slave_0_0.v" \

sv xil_defaultlib  --include "../../../../axi4_block_verilog.srcs/sources_1/bd/axi4_block/ipshared/1ddd/hdl/verilog" --include "/home/developer/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../axi4_block_verilog.ip_user_files/bd/axi4_block/ip/axi4_block_axi_protocol_checker_0_0/sim/axi4_block_axi_protocol_checker_0_0.sv" \

verilog xil_defaultlib  --include "../../../../axi4_block_verilog.srcs/sources_1/bd/axi4_block/ipshared/1ddd/hdl/verilog" --include "/home/developer/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../axi4_block_verilog.ip_user_files/bd/axi4_block/sim/axi4_block.v" \
"../../../../axi4_block_verilog.srcs/sources_1/bd/axi4_block/hdl/axi4_block_wrapper.v" \
"../../../../../../AXI-4_Slave/Verilog/t_axi4_block.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
