.include "macros.inc"

.section .text

.org 0x80037E40

.global Osc_Update_Param
Osc_Update_Param:
/* 80037E40 00034DA0  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80037E44 00034DA4  2C 00 00 09 */	cmpwi r0, 9
/* 80037E48 00034DA8  41 82 00 48 */	beq lbl_80037E90
/* 80037E4C 00034DAC  40 80 00 1C */	bge lbl_80037E68
/* 80037E50 00034DB0  2C 00 00 07 */	cmpwi r0, 7
/* 80037E54 00034DB4  41 82 00 2C */	beq lbl_80037E80
/* 80037E58 00034DB8  40 80 00 30 */	bge lbl_80037E88
/* 80037E5C 00034DBC  2C 00 00 06 */	cmpwi r0, 6
/* 80037E60 00034DC0  40 80 00 18 */	bge lbl_80037E78
/* 80037E64 00034DC4  4E 80 00 20 */	blr 
lbl_80037E68:
/* 80037E68 00034DC8  2C 00 00 0B */	cmpwi r0, 0xb
/* 80037E6C 00034DCC  41 82 00 34 */	beq lbl_80037EA0
/* 80037E70 00034DD0  4C 80 00 20 */	bgelr 
/* 80037E74 00034DD4  48 00 00 24 */	b lbl_80037E98
lbl_80037E78:
/* 80037E78 00034DD8  D0 23 03 50 */	stfs f1, 0x350(r3)
/* 80037E7C 00034DDC  4E 80 00 20 */	blr 
lbl_80037E80:
/* 80037E80 00034DE0  D0 23 03 44 */	stfs f1, 0x344(r3)
/* 80037E84 00034DE4  4E 80 00 20 */	blr 
lbl_80037E88:
/* 80037E88 00034DE8  D0 23 03 54 */	stfs f1, 0x354(r3)
/* 80037E8C 00034DEC  4E 80 00 20 */	blr 
lbl_80037E90:
/* 80037E90 00034DF0  D0 23 03 68 */	stfs f1, 0x368(r3)
/* 80037E94 00034DF4  4E 80 00 20 */	blr 
lbl_80037E98:
/* 80037E98 00034DF8  D0 23 03 5C */	stfs f1, 0x35c(r3)
/* 80037E9C 00034DFC  4E 80 00 20 */	blr 
lbl_80037EA0:
/* 80037EA0 00034E00  D0 23 03 6C */	stfs f1, 0x36c(r3)
/* 80037EA4 00034E04  4E 80 00 20 */	blr 
/* 80037EA8 00034E08  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037EAC 00034E0C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037EB0 00034E10  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037EB4 00034E14  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037EB8 00034E18  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037EBC 00034E1C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Osc_Setup_Vibrato__FP5seqp_Uc
Osc_Setup_Vibrato__FP5seqp_Uc:
/* 80037EC0 00034E20  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80037EC4 00034E24  7C 08 02 A6 */	mflr r0
/* 80037EC8 00034E28  90 01 00 14 */	stw r0, 0x14(r1)
/* 80037ECC 00034E2C  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80037ED0 00034E30  1C A0 00 18 */	mulli r5, r0, 0x18
/* 80037ED4 00034E34  3C 80 80 0D */	lis r4, VIBRATO_DEF@ha
/* 80037ED8 00034E38  7C 60 1B 78 */	mr r0, r3
/* 80037EDC 00034E3C  38 84 64 9C */	addi r4, r4, VIBRATO_DEF@l
/* 80037EE0 00034E40  38 65 03 40 */	addi r3, r5, 0x340
/* 80037EE4 00034E44  7C 60 1A 14 */	add r3, r0, r3
/* 80037EE8 00034E48  4B FF EF B9 */	bl __as__4Osc_FRC4Osc_
/* 80037EEC 00034E4C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80037EF0 00034E50  7C 08 03 A6 */	mtlr r0
/* 80037EF4 00034E54  38 21 00 10 */	addi r1, r1, 0x10
/* 80037EF8 00034E58  4E 80 00 20 */	blr 
/* 80037EFC 00034E5C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Osc_Setup_Tremolo__FP5seqp_Uc
Osc_Setup_Tremolo__FP5seqp_Uc:
/* 80037F00 00034E60  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80037F04 00034E64  7C 08 02 A6 */	mflr r0
/* 80037F08 00034E68  90 01 00 14 */	stw r0, 0x14(r1)
/* 80037F0C 00034E6C  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80037F10 00034E70  1C A0 00 18 */	mulli r5, r0, 0x18
/* 80037F14 00034E74  3C 80 80 0D */	lis r4, TREMOLO_DEF@ha
/* 80037F18 00034E78  7C 60 1B 78 */	mr r0, r3
/* 80037F1C 00034E7C  38 84 64 B4 */	addi r4, r4, TREMOLO_DEF@l
/* 80037F20 00034E80  38 65 03 40 */	addi r3, r5, 0x340
/* 80037F24 00034E84  7C 60 1A 14 */	add r3, r0, r3
/* 80037F28 00034E88  4B FF EF 79 */	bl __as__4Osc_FRC4Osc_
/* 80037F2C 00034E8C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80037F30 00034E90  7C 08 03 A6 */	mtlr r0
/* 80037F34 00034E94  38 21 00 10 */	addi r1, r1, 0x10
/* 80037F38 00034E98  4E 80 00 20 */	blr 
/* 80037F3C 00034E9C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Osc_Setup_Simple
Osc_Setup_Simple:
/* 80037F40 00034EA0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80037F44 00034EA4  7C 08 02 A6 */	mflr r0
/* 80037F48 00034EA8  90 01 00 14 */	stw r0, 0x14(r1)
/* 80037F4C 00034EAC  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80037F50 00034EB0  2C 00 00 01 */	cmpwi r0, 1
/* 80037F54 00034EB4  41 82 00 2C */	beq lbl_80037F80
/* 80037F58 00034EB8  40 80 00 10 */	bge lbl_80037F68
/* 80037F5C 00034EBC  2C 00 00 00 */	cmpwi r0, 0
/* 80037F60 00034EC0  40 80 00 14 */	bge lbl_80037F74
/* 80037F64 00034EC4  48 00 00 30 */	b lbl_80037F94
lbl_80037F68:
/* 80037F68 00034EC8  2C 00 00 03 */	cmpwi r0, 3
/* 80037F6C 00034ECC  40 80 00 28 */	bge lbl_80037F94
/* 80037F70 00034ED0  48 00 00 1C */	b lbl_80037F8C
lbl_80037F74:
/* 80037F74 00034ED4  38 80 00 01 */	li r4, 1
/* 80037F78 00034ED8  4B FF FF 49 */	bl Osc_Setup_Vibrato__FP5seqp_Uc
/* 80037F7C 00034EDC  48 00 00 18 */	b lbl_80037F94
lbl_80037F80:
/* 80037F80 00034EE0  38 80 00 00 */	li r4, 0
/* 80037F84 00034EE4  4B FF FF 7D */	bl Osc_Setup_Tremolo__FP5seqp_Uc
/* 80037F88 00034EE8  48 00 00 0C */	b lbl_80037F94
lbl_80037F8C:
/* 80037F8C 00034EEC  38 80 00 01 */	li r4, 1
/* 80037F90 00034EF0  4B FF FF 71 */	bl Osc_Setup_Tremolo__FP5seqp_Uc
lbl_80037F94:
/* 80037F94 00034EF4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80037F98 00034EF8  7C 08 03 A6 */	mtlr r0
/* 80037F9C 00034EFC  38 21 00 10 */	addi r1, r1, 0x10
/* 80037FA0 00034F00  4E 80 00 20 */	blr 
/* 80037FA4 00034F04  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FA8 00034F08  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FAC 00034F0C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FB0 00034F10  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FB4 00034F14  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FB8 00034F18  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FBC 00034F1C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Osc_Clear_Overwrite
Osc_Clear_Overwrite:
/* 80037FC0 00034F20  38 00 00 0F */	li r0, 0xf
/* 80037FC4 00034F24  98 03 03 70 */	stb r0, 0x370(r3)
/* 80037FC8 00034F28  98 03 03 71 */	stb r0, 0x371(r3)
/* 80037FCC 00034F2C  4E 80 00 20 */	blr 
/* 80037FD0 00034F30  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FD4 00034F34  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FD8 00034F38  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80037FDC 00034F3C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Osc_Init_Env
Osc_Init_Env:
/* 80037FE0 00034F40  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80037FE4 00034F44  7C 08 02 A6 */	mflr r0
/* 80037FE8 00034F48  3C 80 80 0D */	lis r4, ENVELOPE_DEF@ha
/* 80037FEC 00034F4C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80037FF0 00034F50  38 84 64 CC */	addi r4, r4, ENVELOPE_DEF@l
/* 80037FF4 00034F54  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80037FF8 00034F58  7C 7F 1B 78 */	mr r31, r3
/* 80037FFC 00034F5C  38 7F 03 40 */	addi r3, r31, 0x340
/* 80038000 00034F60  4B FF EE A1 */	bl __as__4Osc_FRC4Osc_
/* 80038004 00034F64  7F E3 FB 78 */	mr r3, r31
/* 80038008 00034F68  4B FF FF B9 */	bl Osc_Clear_Overwrite
/* 8003800C 00034F6C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80038010 00034F70  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80038014 00034F74  7C 08 03 A6 */	mtlr r0
/* 80038018 00034F78  38 21 00 10 */	addi r1, r1, 0x10
/* 8003801C 00034F7C  4E 80 00 20 */	blr 

.global Osc_Setup_SimpleEnv
Osc_Setup_SimpleEnv:
/* 80038020 00034F80  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80038024 00034F84  7C 08 02 A6 */	mflr r0
/* 80038028 00034F88  90 01 00 14 */	stw r0, 0x14(r1)
/* 8003802C 00034F8C  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80038030 00034F90  2C 00 00 01 */	cmpwi r0, 1
/* 80038034 00034F94  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80038038 00034F98  7C BF 2B 78 */	mr r31, r5
/* 8003803C 00034F9C  93 C1 00 08 */	stw r30, 8(r1)
/* 80038040 00034FA0  7C 7E 1B 78 */	mr r30, r3
/* 80038044 00034FA4  41 82 00 38 */	beq lbl_8003807C
/* 80038048 00034FA8  40 80 00 40 */	bge lbl_80038088
/* 8003804C 00034FAC  2C 00 00 00 */	cmpwi r0, 0
/* 80038050 00034FB0  40 80 00 08 */	bge lbl_80038058
/* 80038054 00034FB4  48 00 00 34 */	b lbl_80038088
lbl_80038058:
/* 80038058 00034FB8  3C 80 80 0D */	lis r4, ENVELOPE_DEF@ha
/* 8003805C 00034FBC  38 7E 03 40 */	addi r3, r30, 0x340
/* 80038060 00034FC0  38 84 64 CC */	addi r4, r4, ENVELOPE_DEF@l
/* 80038064 00034FC4  4B FF EE 3D */	bl __as__4Osc_FRC4Osc_
/* 80038068 00034FC8  7F C3 F3 78 */	mr r3, r30
/* 8003806C 00034FCC  7F E4 FB 78 */	mr r4, r31
/* 80038070 00034FD0  4B FF AC 51 */	bl Jam_OfsToAddr
/* 80038074 00034FD4  90 7E 03 48 */	stw r3, 0x348(r30)
/* 80038078 00034FD8  48 00 00 10 */	b lbl_80038088
lbl_8003807C:
/* 8003807C 00034FDC  7F E4 FB 78 */	mr r4, r31
/* 80038080 00034FE0  4B FF AC 41 */	bl Jam_OfsToAddr
/* 80038084 00034FE4  90 7E 03 4C */	stw r3, 0x34c(r30)
lbl_80038088:
/* 80038088 00034FE8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8003808C 00034FEC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80038090 00034FF0  83 C1 00 08 */	lwz r30, 8(r1)
/* 80038094 00034FF4  7C 08 03 A6 */	mtlr r0
/* 80038098 00034FF8  38 21 00 10 */	addi r1, r1, 0x10
/* 8003809C 00034FFC  4E 80 00 20 */	blr 

.global Osc_Setup_ADSR
Osc_Setup_ADSR:
/* 800380A0 00035000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800380A4 00035004  7C 08 02 A6 */	mflr r0
/* 800380A8 00035008  90 01 00 24 */	stw r0, 0x24(r1)
/* 800380AC 0003500C  39 61 00 20 */	addi r11, r1, 0x20
/* 800380B0 00035010  48 06 2E 25 */	bl func_8009AED4
/* 800380B4 00035014  3C A0 80 0D */	lis r5, VIB_TABLE@ha
/* 800380B8 00035018  7C 7E 1B 78 */	mr r30, r3
/* 800380BC 0003501C  3B A5 64 48 */	addi r29, r5, VIB_TABLE@l
/* 800380C0 00035020  7C 9F 23 78 */	mr r31, r4
/* 800380C4 00035024  38 7E 03 40 */	addi r3, r30, 0x340
/* 800380C8 00035028  38 9D 00 B4 */	addi r4, r29, 0xb4
/* 800380CC 0003502C  4B FF ED D5 */	bl __as__4Osc_FRC4Osc_
/* 800380D0 00035030  38 1E 03 72 */	addi r0, r30, 0x372
/* 800380D4 00035034  38 7E 03 8A */	addi r3, r30, 0x38a
/* 800380D8 00035038  90 1E 03 48 */	stw r0, 0x348(r30)
/* 800380DC 0003503C  38 00 00 0C */	li r0, 0xc
/* 800380E0 00035040  38 BD 00 9C */	addi r5, r29, 0x9c
/* 800380E4 00035044  90 7E 03 4C */	stw r3, 0x34c(r30)
/* 800380E8 00035048  38 60 00 00 */	li r3, 0
/* 800380EC 0003504C  7C 09 03 A6 */	mtctr r0
lbl_800380F0:
/* 800380F0 00035050  7C 85 1A AE */	lhax r4, r5, r3
/* 800380F4 00035054  38 03 03 72 */	addi r0, r3, 0x372
/* 800380F8 00035058  38 63 00 02 */	addi r3, r3, 2
/* 800380FC 0003505C  7C 9E 03 2E */	sthx r4, r30, r0
/* 80038100 00035060  42 00 FF F0 */	bdnz lbl_800380F0
/* 80038104 00035064  38 00 00 06 */	li r0, 6
/* 80038108 00035068  38 BD 00 48 */	addi r5, r29, 0x48
/* 8003810C 0003506C  38 60 00 00 */	li r3, 0
/* 80038110 00035070  7C 09 03 A6 */	mtctr r0
/* 80038114 00035074  60 00 00 00 */	nop 
lbl_80038118:
/* 80038118 00035078  7C 85 1A AE */	lhax r4, r5, r3
/* 8003811C 0003507C  38 03 03 8A */	addi r0, r3, 0x38a
/* 80038120 00035080  38 63 00 02 */	addi r3, r3, 2
/* 80038124 00035084  7C 9E 03 2E */	sthx r4, r30, r0
/* 80038128 00035088  42 00 FF F0 */	bdnz lbl_80038118
/* 8003812C 0003508C  A8 1F 00 00 */	lha r0, 0(r31)
/* 80038130 00035090  B0 1E 03 74 */	sth r0, 0x374(r30)
/* 80038134 00035094  A8 1F 00 02 */	lha r0, 2(r31)
/* 80038138 00035098  B0 1E 03 7A */	sth r0, 0x37a(r30)
/* 8003813C 0003509C  A8 1F 00 04 */	lha r0, 4(r31)
/* 80038140 000350A0  B0 1E 03 80 */	sth r0, 0x380(r30)
/* 80038144 000350A4  A8 1F 00 06 */	lha r0, 6(r31)
/* 80038148 000350A8  B0 1E 03 82 */	sth r0, 0x382(r30)
/* 8003814C 000350AC  A8 1F 00 08 */	lha r0, 8(r31)
/* 80038150 000350B0  B0 1E 03 8C */	sth r0, 0x38c(r30)
/* 80038154 000350B4  39 61 00 20 */	addi r11, r1, 0x20
/* 80038158 000350B8  48 06 2D C9 */	bl func_8009AF20
/* 8003815C 000350BC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80038160 000350C0  7C 08 03 A6 */	mtlr r0
/* 80038164 000350C4  38 21 00 20 */	addi r1, r1, 0x20
/* 80038168 000350C8  4E 80 00 20 */	blr 
/* 8003816C 000350CC  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80038170 000350D0  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80038174 000350D4  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 80038178 000350D8  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003817C 000350DC  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global Osc_Setup_Full
Osc_Setup_Full:
/* 80038180 000350E0  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80038184 000350E4  7C 08 02 A6 */	mflr r0
/* 80038188 000350E8  90 01 00 34 */	stw r0, 0x34(r1)
/* 8003818C 000350EC  39 61 00 30 */	addi r11, r1, 0x30
/* 80038190 000350F0  48 06 2D 31 */	bl func_8009AEC0
/* 80038194 000350F4  54 80 06 31 */	rlwinm. r0, r4, 0, 0x18, 0x18
/* 80038198 000350F8  7C 7E 1B 78 */	mr r30, r3
/* 8003819C 000350FC  7C B8 2B 78 */	mr r24, r5
/* 800381A0 00035100  7C DF 33 78 */	mr r31, r6
/* 800381A4 00035104  54 9A E7 FE */	rlwinm r26, r4, 0x1c, 0x1f, 0x1f
/* 800381A8 00035108  54 9B 07 3E */	clrlwi r27, r4, 0x1c
/* 800381AC 0003510C  54 9C 06 72 */	rlwinm r28, r4, 0, 0x19, 0x19
/* 800381B0 00035110  54 9D 06 B4 */	rlwinm r29, r4, 0, 0x1a, 0x1a
/* 800381B4 00035114  41 82 00 38 */	beq lbl_800381EC
/* 800381B8 00035118  1F 3A 00 18 */	mulli r25, r26, 0x18
/* 800381BC 0003511C  3C 60 80 0D */	lis r3, ENVELOPE_DEF@ha
/* 800381C0 00035120  38 83 64 CC */	addi r4, r3, ENVELOPE_DEF@l
/* 800381C4 00035124  38 79 03 40 */	addi r3, r25, 0x340
/* 800381C8 00035128  7C 7E 1A 14 */	add r3, r30, r3
/* 800381CC 0003512C  4B FF EC D5 */	bl __as__4Osc_FRC4Osc_
/* 800381D0 00035130  7C 7E CA 14 */	add r3, r30, r25
/* 800381D4 00035134  2C 1B 00 01 */	cmpwi r27, 1
/* 800381D8 00035138  9B 63 03 40 */	stb r27, 0x340(r3)
/* 800381DC 0003513C  41 82 00 08 */	beq lbl_800381E4
/* 800381E0 00035140  48 00 00 0C */	b lbl_800381EC
lbl_800381E4:
/* 800381E4 00035144  C0 02 84 48 */	lfs f0, @216-_SDA2_BASE_(r2)
/* 800381E8 00035148  D0 03 03 54 */	stfs f0, 0x354(r3)
lbl_800381EC:
/* 800381EC 0003514C  28 1C 00 00 */	cmplwi r28, 0
/* 800381F0 00035150  41 82 00 34 */	beq lbl_80038224
/* 800381F4 00035154  28 18 00 00 */	cmplwi r24, 0
/* 800381F8 00035158  40 82 00 14 */	bne lbl_8003820C
/* 800381FC 0003515C  1C 1A 00 18 */	mulli r0, r26, 0x18
/* 80038200 00035160  38 80 00 00 */	li r4, 0
/* 80038204 00035164  7C 7E 02 14 */	add r3, r30, r0
/* 80038208 00035168  90 83 03 48 */	stw r4, 0x348(r3)
lbl_8003820C:
/* 8003820C 0003516C  7F C3 F3 78 */	mr r3, r30
/* 80038210 00035170  7F 04 C3 78 */	mr r4, r24
/* 80038214 00035174  4B FF AA AD */	bl Jam_OfsToAddr
/* 80038218 00035178  1C 1A 00 18 */	mulli r0, r26, 0x18
/* 8003821C 0003517C  7C 9E 02 14 */	add r4, r30, r0
/* 80038220 00035180  90 64 03 48 */	stw r3, 0x348(r4)
lbl_80038224:
/* 80038224 00035184  28 1D 00 00 */	cmplwi r29, 0
/* 80038228 00035188  41 82 00 38 */	beq lbl_80038260
/* 8003822C 0003518C  28 1F 00 00 */	cmplwi r31, 0
/* 80038230 00035190  40 82 00 18 */	bne lbl_80038248
/* 80038234 00035194  1C 1A 00 18 */	mulli r0, r26, 0x18
/* 80038238 00035198  3C 60 80 0D */	lis r3, REL_TABLE@ha
/* 8003823C 0003519C  38 83 64 90 */	addi r4, r3, REL_TABLE@l
/* 80038240 000351A0  7C 7E 02 14 */	add r3, r30, r0
/* 80038244 000351A4  90 83 03 4C */	stw r4, 0x34c(r3)
lbl_80038248:
/* 80038248 000351A8  7F C3 F3 78 */	mr r3, r30
/* 8003824C 000351AC  7F E4 FB 78 */	mr r4, r31
/* 80038250 000351B0  4B FF AA 71 */	bl Jam_OfsToAddr
/* 80038254 000351B4  1C 1A 00 18 */	mulli r0, r26, 0x18
/* 80038258 000351B8  7C 9E 02 14 */	add r4, r30, r0
/* 8003825C 000351BC  90 64 03 4C */	stw r3, 0x34c(r4)
lbl_80038260:
/* 80038260 000351C0  39 61 00 30 */	addi r11, r1, 0x30
/* 80038264 000351C4  48 06 2C A9 */	bl func_8009AF0C
/* 80038268 000351C8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8003826C 000351CC  7C 08 03 A6 */	mtlr r0
/* 80038270 000351D0  38 21 00 30 */	addi r1, r1, 0x30
/* 80038274 000351D4  4E 80 00 20 */	blr 
/* 80038278 000351D8  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 8003827C 000351DC  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
