// Seed: 2720083903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_9;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input logic id_2,
    output wand id_3,
    output logic id_4,
    output supply1 id_5,
    output tri1 id_6
);
  genvar id_8;
  wire id_9 = 1;
  initial begin
    id_4 <= 1;
    id_8 <= id_2;
  end
  tri0 id_10 = 1;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_9, id_10
  );
  wire id_12;
endmodule
