IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-11-03 22:08
Instance: udp_shift_register (F:\Project\WorkSpace\FPGA\Video_pro\Projet\ipcore\udp_shift_register\udp_shift_register.idf)
IP: Distributed Shift Register (1.3)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl' ...
Copy 'rtl\ipm_distributed_shiftregister_v1_3.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl\ipm_distributed_sdpram_v1_2_udp_shift_register.v' ...
Compile file 'rtl\ipm_distributed_shiftregister_v1_3.v.xml' to 'rtl\ipm_distributed_shiftregister_v1_3_udp_shift_register.v' ...
Copy 'ipm_distributed_shiftregister_wrapper_v1_3.v.xml' ...
Copy 'ipm_distributed_shiftregister_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipm_distributed_shiftregister_wrapper_v1_3.v.xml' to 'udp_shift_register.v' ...
Found top module 'udp_shift_register' in file 'udp_shift_register.v'.
Compile file 'ipm_distributed_shiftregister_wrapper_v1_3_tb.v.xml' to 'udp_shift_register_tb.v' ...
Create template file 'udp_shift_register_tmpl.v' ...
Create template file 'udp_shift_register_tmpl.vhdl' ...
There are 3 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
