// Seed: 731549122
module module_0 (
    output id_2,
    output logic id_3,
    output id_4
    , id_5,
    input logic id_6#(1)
);
  assign id_2 = id_3;
  assign id_5 = {id_1, ~id_5};
endmodule
