module memory #(parameter integer AWIDTH = 5, DWIDTH = 8)
   (input [AWIDTH-1:0] addr,
    input 	       clk, wr, rd,
    inout [DWIDTH-1:0] data);

   reg  [DWIDTH-1:0]   mem [AWIDTH-1:0];
   wire [DWIDTH-1:0]   temp;   
   
   always @(posedge clk)
     begin	
	
	if (wr == 1)
	  mem[addr] <= data;

	$display("mem add = %b", mem[addr]);
	
	       
     end
   
   assign temp = data;   
   assign data = (rd == 1) ? mem[addr] : 'bz;
   
endmodule // memory

	
		
 
	
