// Seed: 1096830073
module module_0 (
    output tri id_0,
    input supply1 id_1
);
  logic id_3 = id_1 - id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_0 (
    input wor id_0,
    output wire id_1,
    output wand id_2,
    output tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor module_1,
    input supply0 id_7
);
  assign id_3 = 1 - -1 * !id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
  supply1 id_9 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  assign module_0.id_1 = 0;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_7;
endmodule
