
SystemClockConfiguration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000038c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000514  08000514  00001514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000524  08000524  00002008  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000524  08000524  00002008  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000524  08000524  00002008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000524  08000524  00001524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000528  08000528  00001528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000008  20000000  0800052c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002008  2**0
                  CONTENTS
 10 .bss          00000024  20000008  20000008  00002008  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  00002008  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002008  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000126c  00000000  00000000  00002038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004ce  00000000  00000000  000032a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001c8  00000000  00000000  00003778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000013f  00000000  00000000  00003940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e70d  00000000  00000000  00003a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002139  00000000  00000000  0002218c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bbb6e  00000000  00000000  000242c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000dfe33  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000548  00000000  00000000  000dfe78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  000e03c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004fc 	.word	0x080004fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	080004fc 	.word	0x080004fc

080001c8 <RCC_Config>:

extern uint32_t SystemCoreClock;

uint32_t systemClock;

void RCC_Config(void){
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	RCC->CR &= ~(1 << 0); //HSI OFF
 80001cc:	4b34      	ldr	r3, [pc, #208]	@ (80002a0 <RCC_Config+0xd8>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a33      	ldr	r2, [pc, #204]	@ (80002a0 <RCC_Config+0xd8>)
 80001d2:	f023 0301 	bic.w	r3, r3, #1
 80001d6:	6013      	str	r3, [r2, #0]
	RCC->CR |= 1 << 16; // HSE ON
 80001d8:	4b31      	ldr	r3, [pc, #196]	@ (80002a0 <RCC_Config+0xd8>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a30      	ldr	r2, [pc, #192]	@ (80002a0 <RCC_Config+0xd8>)
 80001de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80001e2:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1 << 17))); //Wait HSE active
 80001e4:	bf00      	nop
 80001e6:	4b2e      	ldr	r3, [pc, #184]	@ (80002a0 <RCC_Config+0xd8>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d0f9      	beq.n	80001e6 <RCC_Config+0x1e>
	RCC->CR |= 1 << 19;
 80001f2:	4b2b      	ldr	r3, [pc, #172]	@ (80002a0 <RCC_Config+0xd8>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a2a      	ldr	r2, [pc, #168]	@ (80002a0 <RCC_Config+0xd8>)
 80001f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001fc:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR = 0x00000000; // genel sıfırlama
 80001fe:	4b28      	ldr	r3, [pc, #160]	@ (80002a0 <RCC_Config+0xd8>)
 8000200:	2200      	movs	r2, #0
 8000202:	605a      	str	r2, [r3, #4]
	/*RCC->PLLCFGR &= ~(1<<0);
	RCC->PLLCFGR &= ~(1<<1);*/
	RCC->PLLCFGR |= 1 << 22; // PLL Source HSE
 8000204:	4b26      	ldr	r3, [pc, #152]	@ (80002a0 <RCC_Config+0xd8>)
 8000206:	685b      	ldr	r3, [r3, #4]
 8000208:	4a25      	ldr	r2, [pc, #148]	@ (80002a0 <RCC_Config+0xd8>)
 800020a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800020e:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= 1 << 2;// PLL_M
 8000210:	4b23      	ldr	r3, [pc, #140]	@ (80002a0 <RCC_Config+0xd8>)
 8000212:	685b      	ldr	r3, [r3, #4]
 8000214:	4a22      	ldr	r2, [pc, #136]	@ (80002a0 <RCC_Config+0xd8>)
 8000216:	f043 0304 	orr.w	r3, r3, #4
 800021a:	6053      	str	r3, [r2, #4]
	// iki şekildede yapılabilir burada decimal olan 168 i register a binary olarak aktarır. diğerinde ise amaç 8 yazmaktı 2 üzeri 3ten onuda hallettik kısaca direk binary verdik
	RCC->PLLCFGR |= 168 << 6; //PLL_N
 800021c:	4b20      	ldr	r3, [pc, #128]	@ (80002a0 <RCC_Config+0xd8>)
 800021e:	685b      	ldr	r3, [r3, #4]
 8000220:	4a1f      	ldr	r2, [pc, #124]	@ (80002a0 <RCC_Config+0xd8>)
 8000222:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8000226:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= (5 << 10);
 8000228:	4b1d      	ldr	r3, [pc, #116]	@ (80002a0 <RCC_Config+0xd8>)
 800022a:	689b      	ldr	r3, [r3, #8]
 800022c:	4a1c      	ldr	r2, [pc, #112]	@ (80002a0 <RCC_Config+0xd8>)
 800022e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8000232:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (4 << 13);
 8000234:	4b1a      	ldr	r3, [pc, #104]	@ (80002a0 <RCC_Config+0xd8>)
 8000236:	689b      	ldr	r3, [r3, #8]
 8000238:	4a19      	ldr	r2, [pc, #100]	@ (80002a0 <RCC_Config+0xd8>)
 800023a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800023e:	6093      	str	r3, [r2, #8]
	FLASH->ACR = (1 << 8) | (1 << 9) | (1 << 10) | 5;
 8000240:	4b18      	ldr	r3, [pc, #96]	@ (80002a4 <RCC_Config+0xdc>)
 8000242:	f240 7205 	movw	r2, #1797	@ 0x705
 8000246:	601a      	str	r2, [r3, #0]


	RCC->PLLCFGR &= ~(1 << 12);//PLL_N
 8000248:	4b15      	ldr	r3, [pc, #84]	@ (80002a0 <RCC_Config+0xd8>)
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	4a14      	ldr	r2, [pc, #80]	@ (80002a0 <RCC_Config+0xd8>)
 800024e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000252:	6053      	str	r3, [r2, #4]
	//RCC->PLLCFGR |= 1 << 17;

	RCC->CR |= 1 << 24;
 8000254:	4b12      	ldr	r3, [pc, #72]	@ (80002a0 <RCC_Config+0xd8>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a11      	ldr	r2, [pc, #68]	@ (80002a0 <RCC_Config+0xd8>)
 800025a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800025e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1 << 25)));
 8000260:	bf00      	nop
 8000262:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <RCC_Config+0xd8>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800026a:	2b00      	cmp	r3, #0
 800026c:	d0f9      	beq.n	8000262 <RCC_Config+0x9a>

	RCC->CFGR &= ~(1 << 0);
 800026e:	4b0c      	ldr	r3, [pc, #48]	@ (80002a0 <RCC_Config+0xd8>)
 8000270:	689b      	ldr	r3, [r3, #8]
 8000272:	4a0b      	ldr	r2, [pc, #44]	@ (80002a0 <RCC_Config+0xd8>)
 8000274:	f023 0301 	bic.w	r3, r3, #1
 8000278:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (1 << 1);
 800027a:	4b09      	ldr	r3, [pc, #36]	@ (80002a0 <RCC_Config+0xd8>)
 800027c:	689b      	ldr	r3, [r3, #8]
 800027e:	4a08      	ldr	r2, [pc, #32]	@ (80002a0 <RCC_Config+0xd8>)
 8000280:	f043 0302 	orr.w	r3, r3, #2
 8000284:	6093      	str	r3, [r2, #8]
	while(!(RCC->CFGR & (1 << 1)));
 8000286:	bf00      	nop
 8000288:	4b05      	ldr	r3, [pc, #20]	@ (80002a0 <RCC_Config+0xd8>)
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	f003 0302 	and.w	r3, r3, #2
 8000290:	2b00      	cmp	r3, #0
 8000292:	d0f9      	beq.n	8000288 <RCC_Config+0xc0>

}
 8000294:	bf00      	nop
 8000296:	bf00      	nop
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr
 80002a0:	40023800 	.word	0x40023800
 80002a4:	40023c00 	.word	0x40023c00

080002a8 <main>:

int main(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
	RCC_Config();
 80002ac:	f7ff ff8c 	bl	80001c8 <RCC_Config>
	SystemCoreClockUpdate();
 80002b0:	f000 f84c 	bl	800034c <SystemCoreClockUpdate>
	systemClock = SystemCoreClock;
 80002b4:	4b02      	ldr	r3, [pc, #8]	@ (80002c0 <main+0x18>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a02      	ldr	r2, [pc, #8]	@ (80002c4 <main+0x1c>)
 80002ba:	6013      	str	r3, [r2, #0]


  while (1)
 80002bc:	bf00      	nop
 80002be:	e7fd      	b.n	80002bc <main+0x14>
 80002c0:	20000000 	.word	0x20000000
 80002c4:	20000024 	.word	0x20000024

080002c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002cc:	bf00      	nop
 80002ce:	e7fd      	b.n	80002cc <NMI_Handler+0x4>

080002d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002d4:	bf00      	nop
 80002d6:	e7fd      	b.n	80002d4 <HardFault_Handler+0x4>

080002d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002dc:	bf00      	nop
 80002de:	e7fd      	b.n	80002dc <MemManage_Handler+0x4>

080002e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002e4:	bf00      	nop
 80002e6:	e7fd      	b.n	80002e4 <BusFault_Handler+0x4>

080002e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002ec:	bf00      	nop
 80002ee:	e7fd      	b.n	80002ec <UsageFault_Handler+0x4>

080002f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002f4:	bf00      	nop
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr

080002fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002fe:	b480      	push	{r7}
 8000300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000302:	bf00      	nop
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr

0800030c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr

0800031a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800031a:	b580      	push	{r7, lr}
 800031c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800031e:	f000 f8b5 	bl	800048c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
	...

08000328 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800032c:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <SystemInit+0x20>)
 800032e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000332:	4a05      	ldr	r2, [pc, #20]	@ (8000348 <SystemInit+0x20>)
 8000334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000ed00 	.word	0xe000ed00

0800034c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800034c:	b480      	push	{r7}
 800034e:	b087      	sub	sp, #28
 8000350:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000352:	4b34      	ldr	r3, [pc, #208]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	f003 030c 	and.w	r3, r3, #12
 800035a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800035c:	693b      	ldr	r3, [r7, #16]
 800035e:	2b08      	cmp	r3, #8
 8000360:	d011      	beq.n	8000386 <SystemCoreClockUpdate+0x3a>
 8000362:	693b      	ldr	r3, [r7, #16]
 8000364:	2b08      	cmp	r3, #8
 8000366:	d844      	bhi.n	80003f2 <SystemCoreClockUpdate+0xa6>
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d003      	beq.n	8000376 <SystemCoreClockUpdate+0x2a>
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	2b04      	cmp	r3, #4
 8000372:	d004      	beq.n	800037e <SystemCoreClockUpdate+0x32>
 8000374:	e03d      	b.n	80003f2 <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000376:	4b2c      	ldr	r3, [pc, #176]	@ (8000428 <SystemCoreClockUpdate+0xdc>)
 8000378:	4a2c      	ldr	r2, [pc, #176]	@ (800042c <SystemCoreClockUpdate+0xe0>)
 800037a:	601a      	str	r2, [r3, #0]
      break;
 800037c:	e03d      	b.n	80003fa <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800037e:	4b2a      	ldr	r3, [pc, #168]	@ (8000428 <SystemCoreClockUpdate+0xdc>)
 8000380:	4a2b      	ldr	r2, [pc, #172]	@ (8000430 <SystemCoreClockUpdate+0xe4>)
 8000382:	601a      	str	r2, [r3, #0]
      break;
 8000384:	e039      	b.n	80003fa <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000386:	4b27      	ldr	r3, [pc, #156]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 8000388:	685b      	ldr	r3, [r3, #4]
 800038a:	0d9b      	lsrs	r3, r3, #22
 800038c:	f003 0301 	and.w	r3, r3, #1
 8000390:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000392:	4b24      	ldr	r3, [pc, #144]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 8000394:	685b      	ldr	r3, [r3, #4]
 8000396:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800039a:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d00c      	beq.n	80003bc <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80003a2:	4a23      	ldr	r2, [pc, #140]	@ (8000430 <SystemCoreClockUpdate+0xe4>)
 80003a4:	68bb      	ldr	r3, [r7, #8]
 80003a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80003aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 80003ac:	6852      	ldr	r2, [r2, #4]
 80003ae:	0992      	lsrs	r2, r2, #6
 80003b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80003b4:	fb02 f303 	mul.w	r3, r2, r3
 80003b8:	617b      	str	r3, [r7, #20]
 80003ba:	e00b      	b.n	80003d4 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80003bc:	4a1b      	ldr	r2, [pc, #108]	@ (800042c <SystemCoreClockUpdate+0xe0>)
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80003c4:	4a17      	ldr	r2, [pc, #92]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 80003c6:	6852      	ldr	r2, [r2, #4]
 80003c8:	0992      	lsrs	r2, r2, #6
 80003ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80003ce:	fb02 f303 	mul.w	r3, r2, r3
 80003d2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80003d4:	4b13      	ldr	r3, [pc, #76]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 80003d6:	685b      	ldr	r3, [r3, #4]
 80003d8:	0c1b      	lsrs	r3, r3, #16
 80003da:	f003 0303 	and.w	r3, r3, #3
 80003de:	3301      	adds	r3, #1
 80003e0:	005b      	lsls	r3, r3, #1
 80003e2:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 80003e4:	697a      	ldr	r2, [r7, #20]
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80003ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000428 <SystemCoreClockUpdate+0xdc>)
 80003ee:	6013      	str	r3, [r2, #0]
      break;
 80003f0:	e003      	b.n	80003fa <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 80003f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000428 <SystemCoreClockUpdate+0xdc>)
 80003f4:	4a0d      	ldr	r2, [pc, #52]	@ (800042c <SystemCoreClockUpdate+0xe0>)
 80003f6:	601a      	str	r2, [r3, #0]
      break;
 80003f8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80003fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000424 <SystemCoreClockUpdate+0xd8>)
 80003fc:	689b      	ldr	r3, [r3, #8]
 80003fe:	091b      	lsrs	r3, r3, #4
 8000400:	f003 030f 	and.w	r3, r3, #15
 8000404:	4a0b      	ldr	r2, [pc, #44]	@ (8000434 <SystemCoreClockUpdate+0xe8>)
 8000406:	5cd3      	ldrb	r3, [r2, r3]
 8000408:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800040a:	4b07      	ldr	r3, [pc, #28]	@ (8000428 <SystemCoreClockUpdate+0xdc>)
 800040c:	681a      	ldr	r2, [r3, #0]
 800040e:	693b      	ldr	r3, [r7, #16]
 8000410:	fa22 f303 	lsr.w	r3, r2, r3
 8000414:	4a04      	ldr	r2, [pc, #16]	@ (8000428 <SystemCoreClockUpdate+0xdc>)
 8000416:	6013      	str	r3, [r2, #0]
}
 8000418:	bf00      	nop
 800041a:	371c      	adds	r7, #28
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr
 8000424:	40023800 	.word	0x40023800
 8000428:	20000000 	.word	0x20000000
 800042c:	00f42400 	.word	0x00f42400
 8000430:	007a1200 	.word	0x007a1200
 8000434:	08000514 	.word	0x08000514

08000438 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000438:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000470 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800043c:	f7ff ff74 	bl	8000328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000440:	480c      	ldr	r0, [pc, #48]	@ (8000474 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000442:	490d      	ldr	r1, [pc, #52]	@ (8000478 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000444:	4a0d      	ldr	r2, [pc, #52]	@ (800047c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000448:	e002      	b.n	8000450 <LoopCopyDataInit>

0800044a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800044a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800044c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800044e:	3304      	adds	r3, #4

08000450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000454:	d3f9      	bcc.n	800044a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000456:	4a0a      	ldr	r2, [pc, #40]	@ (8000480 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000458:	4c0a      	ldr	r4, [pc, #40]	@ (8000484 <LoopFillZerobss+0x22>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800045c:	e001      	b.n	8000462 <LoopFillZerobss>

0800045e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800045e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000460:	3204      	adds	r2, #4

08000462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000464:	d3fb      	bcc.n	800045e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000466:	f000 f825 	bl	80004b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800046a:	f7ff ff1d 	bl	80002a8 <main>
  bx  lr    
 800046e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000470:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000478:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 800047c:	0800052c 	.word	0x0800052c
  ldr r2, =_sbss
 8000480:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000484:	2000002c 	.word	0x2000002c

08000488 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000488:	e7fe      	b.n	8000488 <ADC_IRQHandler>
	...

0800048c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000490:	4b06      	ldr	r3, [pc, #24]	@ (80004ac <HAL_IncTick+0x20>)
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	461a      	mov	r2, r3
 8000496:	4b06      	ldr	r3, [pc, #24]	@ (80004b0 <HAL_IncTick+0x24>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4413      	add	r3, r2
 800049c:	4a04      	ldr	r2, [pc, #16]	@ (80004b0 <HAL_IncTick+0x24>)
 800049e:	6013      	str	r3, [r2, #0]
}
 80004a0:	bf00      	nop
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	20000004 	.word	0x20000004
 80004b0:	20000028 	.word	0x20000028

080004b4 <__libc_init_array>:
 80004b4:	b570      	push	{r4, r5, r6, lr}
 80004b6:	4d0d      	ldr	r5, [pc, #52]	@ (80004ec <__libc_init_array+0x38>)
 80004b8:	4c0d      	ldr	r4, [pc, #52]	@ (80004f0 <__libc_init_array+0x3c>)
 80004ba:	1b64      	subs	r4, r4, r5
 80004bc:	10a4      	asrs	r4, r4, #2
 80004be:	2600      	movs	r6, #0
 80004c0:	42a6      	cmp	r6, r4
 80004c2:	d109      	bne.n	80004d8 <__libc_init_array+0x24>
 80004c4:	4d0b      	ldr	r5, [pc, #44]	@ (80004f4 <__libc_init_array+0x40>)
 80004c6:	4c0c      	ldr	r4, [pc, #48]	@ (80004f8 <__libc_init_array+0x44>)
 80004c8:	f000 f818 	bl	80004fc <_init>
 80004cc:	1b64      	subs	r4, r4, r5
 80004ce:	10a4      	asrs	r4, r4, #2
 80004d0:	2600      	movs	r6, #0
 80004d2:	42a6      	cmp	r6, r4
 80004d4:	d105      	bne.n	80004e2 <__libc_init_array+0x2e>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80004dc:	4798      	blx	r3
 80004de:	3601      	adds	r6, #1
 80004e0:	e7ee      	b.n	80004c0 <__libc_init_array+0xc>
 80004e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e6:	4798      	blx	r3
 80004e8:	3601      	adds	r6, #1
 80004ea:	e7f2      	b.n	80004d2 <__libc_init_array+0x1e>
 80004ec:	08000524 	.word	0x08000524
 80004f0:	08000524 	.word	0x08000524
 80004f4:	08000524 	.word	0x08000524
 80004f8:	08000528 	.word	0x08000528

080004fc <_init>:
 80004fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004fe:	bf00      	nop
 8000500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000502:	bc08      	pop	{r3}
 8000504:	469e      	mov	lr, r3
 8000506:	4770      	bx	lr

08000508 <_fini>:
 8000508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050a:	bf00      	nop
 800050c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050e:	bc08      	pop	{r3}
 8000510:	469e      	mov	lr, r3
 8000512:	4770      	bx	lr
