`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08/06/2026 12:29:06 PM
// Design Name: 
// Module Name: apb3_master
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`timescale 1ns / 1ps

module apb3_master (
    input wire clk,
    input wire rst,
    input wire start,
    input wire rw,                  // 1 = Write, 0 = Read

    
    input wire [15:0] command_data,

    input wire pready,
    input wire pslverr,
    input wire [7:0] prdata,

   
    output reg psel,
    output reg penable,
    output reg pwrite,
    output reg [7:0] paddr,
    output reg [7:0] pwdata,

    output reg [7:0] read_data,
    output reg done,
    output reg error
);

    parameter  IDLE   = 2'b00;
    parameter  SETUP  = 2'b01;
    parameter  ACCESS = 2'b10;

    reg [1:0] state;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            state     <= IDLE;
            psel      <= 1'b0;
            penable   <= 1'b0;
            pwrite    <= 1'b0;
            paddr     <= 8'b0;
            pwdata    <= 8'b0;
            read_data <= 8'b0;
            done      <= 1'b0;
            error     <= 1'b0;
        end else begin
          
            done  <= 1'b0;
            error <= 1'b0;

            case (state)
                IDLE: begin
                    psel    <= 1'b0;
                    penable <= 1'b0;

                    if (start) begin
                       
                        paddr  <= command_data[7:0];

                        
                        pwdata <= command_data[15:8];

                        pwrite <= rw;
                        psel   <= 1'b1; 
                        state  <= SETUP;
                    end
                end

                SETUP: begin
                    penable <= 1'b1; 
                    state   <= ACCESS;
                end

                ACCESS: begin
                    if (pready) begin
                        if (!pwrite) begin
                            read_data <= prdata;
                        end

                        if (pslverr) begin
                            error <= 1'b1;
                        end

                        done    <= 1'b1;
                        psel    <= 1'b0;
                        penable <= 1'b0;
                        state   <= IDLE;
                    end
                end

                default: begin
                    state   <= IDLE;
                    psel    <= 1'b0;
                    penable <= 1'b0;
                end
            endcase
        end
    end

endmodule







