m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/register_test
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1693327184
!i10b 1
!s100 RVi:<[GP?GkAC4S0b>aV_0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IiQOgS:DfzD98gPZ]8a`d[2
S1
R0
w1693243717
8C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
!i122 0
L0 1 122
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1693327184.000000
!s107 C:/Users/Duncan/git/ForthCPU/register_file.v|C:/Users/Duncan/git/ForthCPU/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/register_testbench.v|C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v|C:/Users/Duncan/git/ForthCPU/forth_cpu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|
Z7 !s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source|+incdir+C:/Users/Duncan/git/ForthCPU|-work|work|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v|C:/Users/Duncan/git/ForthCPU/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/forth_cpu.v|C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v|C:/Users/Duncan/git/ForthCPU/register_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/register.v|C:/Users/Duncan/git/ForthCPU/register_file.v|
!s101 -O0
!i113 1
Z8 o-sv -mfcu -work work -O0
Z9 !s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU/impl1/source +incdir+C:/Users/Duncan/git/ForthCPU -work work -O0
Z10 tCvgOpt 0
vdata_sources
R1
R2
!i10b 1
!s100 0RBagcT2`VP@g[l`L1NV]0
R3
IlThSdPgHQeO?jiK]<9S020
S1
R0
w1693242025
8C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
!i122 0
L0 6 58
R4
R5
r1
!s85 0
31
R6
Z11 !s107 C:/Users/Duncan/git/ForthCPU/register_file.v|C:/Users/Duncan/git/ForthCPU/register.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v|C:/Users/Duncan/git/ForthCPU/register_testbench.v|C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v|C:/Users/Duncan/git/ForthCPU/forth_cpu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v|C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v|C:/Users/Duncan/git/ForthCPU/instruction_decode.v|C:/Users/Duncan/git/ForthCPU/register_file_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v|C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v|C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v|C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v|
R7
!s101 -O0
!i113 1
R8
R9
R10
vforth_cpu
R1
R2
!i10b 1
!s100 VE0?1EWMG:IK_7AjB@ONc2
R3
IAaQ`4NZHFiKggV02jX7_P0
S1
R0
w1693244235
8C:/Users/Duncan/git/ForthCPU/forth_cpu.v
FC:/Users/Duncan/git/ForthCPU/forth_cpu.v
!i122 0
L0 5 117
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vforth_cpu_testbench
R1
R2
!i10b 1
!s100 8I3odc`G`FhQ[_:^2?Vjj1
R3
INoAE?Ae=k:BCnA8=lj0ZI0
S1
R0
w1693244513
8C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v
FC:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v
!i122 0
L0 3 222
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vinstruction_decode
R1
R2
!i10b 1
!s100 zn0WXbU5_lZQ^84kMk:Y;3
R3
IT1MgLm7TMAl8<XTCUZdUl1
S1
R0
w1693244914
8C:/Users/Duncan/git/ForthCPU/instruction_decode.v
FC:/Users/Duncan/git/ForthCPU/instruction_decode.v
!i122 0
L0 25 177
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vinstruction_decoder_testbench
R1
R2
!i10b 1
!s100 F:OoOmTEcA2JSffh]9QDC2
R3
IXWZcj:<2Ni<L=`:C=R6>22
S1
R0
w1693244314
8C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v
FC:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v
!i122 0
L0 3 117
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vmultiplier
R1
R2
!i10b 1
!s100 UD9J`7OVA=l^h8`D`a29c0
R3
IFg@F?k80dIdLdZoMRUSz]0
S1
R0
w1693151529
8C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
!i122 0
L0 2 8
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregister_file_testbench
R1
R2
!i10b 1
!s100 ]Yi_@d21DYQ[JMIh5GiV30
R3
IaY`K6TE?3Z3a0]?7d?Y990
S1
R0
w1693230779
8C:/Users/Duncan/git/ForthCPU/register_file_testbench.v
FC:/Users/Duncan/git/ForthCPU/register_file_testbench.v
!i122 0
L0 4 90
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisters
R1
R2
!i10b 1
!s100 _kh=ZhP3KzoBI=bXH`mT<1
R3
IUIR5cBOA[?m:Rn0?:ZXJ;1
S1
R0
w1693157134
8C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
!i122 0
L0 1 30
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregs_testbench
R1
R2
!i10b 1
!s100 KLFJdm2aTk]ijH04TKlIA0
R3
I<`VHQ42D2n<Vn9_;3gMG20
S1
R0
w1693159981
8C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v
!i122 0
L0 3 60
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vtestbench
R1
R2
!i10b 1
!s100 ZIf5kSWQnFLY^6>gcVZE52
R3
IYI3iEJBj7]8Rffh_4<8X93
S1
R0
w1693242679
8C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v
!i122 0
L0 3 82
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
