Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 15 23:29:50 2026
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xadc_uart_stream_timing_summary_routed.rpt -pb xadc_uart_stream_timing_summary_routed.pb -rpx xadc_uart_stream_timing_summary_routed.rpx -warn_on_violation
| Design       : xadc_uart_stream
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.337        0.000                      0                  263        0.128        0.000                      0                  263        3.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.337        0.000                      0                  263        0.128        0.000                      0                  263        3.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.242ns (28.222%)  route 3.159ns (71.778%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 12.865 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.689     9.713    wait_cnt[13]_i_2_n_0
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.473    12.865    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[1]/C
                         clock pessimism              0.425    13.290    
                         clock uncertainty           -0.035    13.254    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.205    13.049    wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.242ns (28.222%)  route 3.159ns (71.778%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 12.865 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.689     9.713    wait_cnt[13]_i_2_n_0
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.473    12.865    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[2]/C
                         clock pessimism              0.425    13.290    
                         clock uncertainty           -0.035    13.254    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.205    13.049    wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.242ns (28.222%)  route 3.159ns (71.778%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 12.865 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.689     9.713    wait_cnt[13]_i_2_n_0
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.473    12.865    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[3]/C
                         clock pessimism              0.425    13.290    
                         clock uncertainty           -0.035    13.254    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.205    13.049    wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.242ns (28.222%)  route 3.159ns (71.778%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 12.865 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.689     9.713    wait_cnt[13]_i_2_n_0
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.473    12.865    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  wait_cnt_reg[4]/C
                         clock pessimism              0.425    13.290    
                         clock uncertainty           -0.035    13.254    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.205    13.049    wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.242ns (28.468%)  route 3.121ns (71.532%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.651     9.675    wait_cnt[13]_i_2_n_0
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[5]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X17Y73         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.242ns (28.468%)  route 3.121ns (71.532%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.651     9.675    wait_cnt[13]_i_2_n_0
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[6]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X17Y73         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.242ns (28.468%)  route 3.121ns (71.532%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.651     9.675    wait_cnt[13]_i_2_n_0
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[7]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X17Y73         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.242ns (28.468%)  route 3.121ns (71.532%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.643     5.312    clk_IBUF_BUFG
    SLICE_X16Y72         FDRE                                         r  wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  wait_cnt_reg[0]/Q
                         net (fo=3, routed)           1.295     7.125    wait_cnt_reg_n_0_[0]
    SLICE_X16Y72         LUT5 (Prop_lut5_I2_O)        0.148     7.273 r  state[2]_i_4/O
                         net (fo=1, routed)           0.310     7.582    state[2]_i_4_n_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.328     7.910 r  state[2]_i_3/O
                         net (fo=1, routed)           0.417     8.328    state[2]_i_3_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.452 r  state[2]_i_2/O
                         net (fo=4, routed)           0.448     8.900    state[2]_i_2_n_0
    SLICE_X14Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.024 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.651     9.675    wait_cnt[13]_i_2_n_0
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  wait_cnt_reg[8]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X17Y73         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 sample_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 12.869 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.648     5.317    clk_IBUF_BUFG
    SLICE_X15Y71         FDRE                                         r  sample_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  sample_div_reg[5]/Q
                         net (fo=2, routed)           1.014     6.787    sample_div_reg_n_0_[5]
    SLICE_X14Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.911 f  sample_div[31]_i_9/O
                         net (fo=1, routed)           0.416     7.327    sample_div[31]_i_9_n_0
    SLICE_X14Y70         LUT5 (Prop_lut5_I4_O)        0.124     7.451 f  sample_div[31]_i_5/O
                         net (fo=1, routed)           1.021     8.472    sample_div[31]_i_5_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  sample_div[31]_i_1/O
                         net (fo=40, routed)          0.847     9.443    latched
    SLICE_X15Y70         FDRE                                         r  sample_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.477    12.869    clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  sample_div_reg[1]/C
                         clock pessimism              0.426    13.295    
                         clock uncertainty           -0.035    13.259    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.429    12.830    sample_div_reg[1]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 sample_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sample_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 12.869 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.648     5.317    clk_IBUF_BUFG
    SLICE_X15Y71         FDRE                                         r  sample_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  sample_div_reg[5]/Q
                         net (fo=2, routed)           1.014     6.787    sample_div_reg_n_0_[5]
    SLICE_X14Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.911 f  sample_div[31]_i_9/O
                         net (fo=1, routed)           0.416     7.327    sample_div[31]_i_9_n_0
    SLICE_X14Y70         LUT5 (Prop_lut5_I4_O)        0.124     7.451 f  sample_div[31]_i_5/O
                         net (fo=1, routed)           1.021     8.472    sample_div[31]_i_5_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  sample_div[31]_i_1/O
                         net (fo=40, routed)          0.847     9.443    latched
    SLICE_X15Y70         FDRE                                         r  sample_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.477    12.869    clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  sample_div_reg[2]/C
                         clock pessimism              0.426    13.295    
                         clock uncertainty           -0.035    13.259    
    SLICE_X15Y70         FDRE (Setup_fdre_C_R)       -0.429    12.830    sample_div_reg[2]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  3.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.891%)  route 0.076ns (29.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  latched_reg[1]/Q
                         net (fo=5, routed)           0.076     1.679    latched_reg_n_0_[1]
    SLICE_X12Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.724 r  tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    tx_data[0]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.815     1.974    clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.121     1.595    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 myuart/inst/baudgen/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/baudgen/tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.464    myuart/inst/baudgen/sys_clk
    SLICE_X11Y72         FDRE                                         r  myuart/inst/baudgen/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myuart/inst/baudgen/cnt_reg[10]/Q
                         net (fo=3, routed)           0.078     1.684    myuart/inst/baudgen/cnt[10]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.729 r  myuart/inst/baudgen/tick_i_1/O
                         net (fo=1, routed)           0.000     1.729    myuart/inst/baudgen/tick_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  myuart/inst/baudgen/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.818     1.977    myuart/inst/baudgen/sys_clk
    SLICE_X10Y72         FDRE                                         r  myuart/inst/baudgen/tick_reg/C
                         clock pessimism             -0.500     1.477    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.120     1.597    myuart/inst/baudgen/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/Uart_tx/RxD_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  tx_data_reg[1]/Q
                         net (fo=1, routed)           0.087     1.689    myuart/inst/Uart_tx/RxD_par[1]
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  myuart/inst/Uart_tx/RxD_buff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    myuart/inst/Uart_tx/RxD_buff[1]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.815     1.974    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[1]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.120     1.594    myuart/inst/Uart_tx/RxD_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kick_print_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  kick_print_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.128     1.589 r  kick_print_reg/Q
                         net (fo=1, routed)           0.054     1.644    kick_print_reg_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.099     1.743 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.743    state[0]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.815     1.974    clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.091     1.552    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/Uart_tx/RxD_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.139     1.741    myuart/inst/Uart_tx/RxD_par[2]
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  myuart/inst/Uart_tx/RxD_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    myuart/inst/Uart_tx/RxD_buff[2]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.815     1.974    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[2]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.121     1.595    myuart/inst/Uart_tx/RxD_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/Uart_tx/RxD_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.545%)  route 0.154ns (42.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  tx_data_reg[5]/Q
                         net (fo=2, routed)           0.154     1.779    myuart/inst/Uart_tx/RxD_par[5]
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  myuart/inst/Uart_tx/RxD_buff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    myuart/inst/Uart_tx/RxD_buff[5]_i_1_n_0
    SLICE_X12Y73         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.816     1.975    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y73         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[5]/C
                         clock pessimism             -0.481     1.494    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.121     1.615    myuart/inst/Uart_tx/RxD_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.602 f  state_reg[0]/Q
                         net (fo=15, routed)          0.157     1.759    state[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    next_state[0]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.815     1.974    clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.120     1.594    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/Uart_tx/RxD_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.230%)  route 0.156ns (42.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  tx_data_reg[5]/Q
                         net (fo=2, routed)           0.156     1.781    myuart/inst/Uart_tx/RxD_par[4]
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  myuart/inst/Uart_tx/RxD_buff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    myuart/inst/Uart_tx/RxD_buff[4]_i_1_n_0
    SLICE_X12Y73         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.816     1.975    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y73         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[4]/C
                         clock pessimism             -0.481     1.494    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.120     1.614    myuart/inst/Uart_tx/RxD_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 myuart/inst/baudgen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/baudgen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.550     1.462    myuart/inst/baudgen/sys_clk
    SLICE_X10Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  myuart/inst/baudgen/cnt_reg[0]/Q
                         net (fo=9, routed)           0.128     1.754    myuart/inst/baudgen/cnt[0]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.048     1.802 r  myuart/inst/baudgen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    myuart/inst/baudgen/p_1_in[2]
    SLICE_X11Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.816     1.975    myuart/inst/baudgen/sys_clk
    SLICE_X11Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[2]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X11Y73         FDRE (Hold_fdre_C_D)         0.107     1.582    myuart/inst/baudgen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 myuart/inst/baudgen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/baudgen/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.550     1.462    myuart/inst/baudgen/sys_clk
    SLICE_X10Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  myuart/inst/baudgen/cnt_reg[0]/Q
                         net (fo=9, routed)           0.129     1.755    myuart/inst/baudgen/cnt[0]
    SLICE_X11Y73         LUT5 (Prop_lut5_I1_O)        0.049     1.804 r  myuart/inst/baudgen/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    myuart/inst/baudgen/p_1_in[4]
    SLICE_X11Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.816     1.975    myuart/inst/baudgen/sys_clk
    SLICE_X11Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[4]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X11Y73         FDRE (Hold_fdre_C_D)         0.107     1.582    myuart/inst/baudgen/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       myxadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y75    _drdy_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y75    _drdy_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X14Y75    data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X14Y75    data_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X14Y76    data_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X14Y75    data_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X14Y75    data_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X14Y76    data_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y76    data_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y76    data_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y75    _drdy_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y75    data_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y76    data_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X14Y76    data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 4.243ns (48.546%)  route 4.497ns (51.454%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.644     5.313    clk_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  data_reg[6]/Q
                         net (fo=2, routed)           1.066     6.835    led_OBUF[3]
    SLICE_X13Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.959 r  led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.660     7.619    led_OBUF[1]_inst_i_2_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.743 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.771    10.514    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    14.053 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.053    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart/inst/Uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.073ns (51.145%)  route 3.891ns (48.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.647     5.316    myuart/inst/Uart_tx/sys_clk
    SLICE_X11Y74         FDRE                                         r  myuart/inst/Uart_tx/TxD_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  myuart/inst/Uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           3.891     9.663    TX_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.617    13.280 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    13.280    TX
    W15                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 3.941ns (55.266%)  route 3.190ns (44.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.642     5.311    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.190     8.957    data_reg[7]_lopt_replica_1
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.443 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.443    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.966ns (55.821%)  route 3.139ns (44.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.642     5.311    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.139     8.906    data_reg[6]_lopt_replica_1
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.415 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.415    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.049ns (66.094%)  route 2.077ns (33.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.660     5.329    clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  led_reg[0]/Q
                         net (fo=2, routed)           2.077     7.924    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.455 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.455    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.287%)  route 0.535ns (27.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.559     1.471    clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  led_reg[0]/Q
                         net (fo=2, routed)           0.535     2.171    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.403 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.403    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.328ns (55.275%)  route 1.074ns (44.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.547     1.459    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.074     2.675    data_reg[7]_lopt_replica_1
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.862 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.862    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.352ns (56.197%)  route 1.054ns (43.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.547     1.459    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.054     2.654    data_reg[6]_lopt_replica_1
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.865 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.865    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.426ns (58.826%)  route 0.998ns (41.174%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.547     1.459    clk_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  data_reg[2]/Q
                         net (fo=2, routed)           0.209     1.809    data[2]
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.789     2.643    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.883 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.883    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart/inst/Uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.458ns (51.453%)  route 1.376ns (48.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     1.461    myuart/inst/Uart_tx/sys_clk
    SLICE_X11Y74         FDRE                                         r  myuart/inst/Uart_tx/TxD_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  myuart/inst/Uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           1.376     2.978    TX_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.317     4.296 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.296    TX
    W15                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





