<?xml version="1.0"?>
<target>
  <device>
    <vendor value="Generic"/>
    <family value="Generic-yosysOpenROAD"/>
    <model value="nangate45"/>
    <package value="none"/>
    <speed_grade value="std"/>
    <BRAM_bitsize_max value="4096"/>
    <BRAM_bitsize_min value="8"/>
    <DSPs_rx_sizes value="16"/>
    <DSPs_ry_sizes value="16"/>
    <DSPs_x_sizes value="16"/>
    <DSPs_y_sizes value="16"/>
    <max_lut_size value="0"/>

    <PLATFORM is_bash_var="1" value="nangate45"/>
    <PROCESS is_bash_var="1" value="45"/>

    <!-- YOSYS -->

    <!-- # Set the TIEHI/TIELO cells -->
    <!-- # These are used in yosys synthesis to avoid logical 1/0's in the netlist -->
    <TIEHI_CELL_AND_PORT is_bash_var="1" value="&quot;LOGIC1_X1 Z&quot;"/>	
    <TIELO_CELL_AND_PORT is_bash_var="1" value="&quot;LOGIC0_X1 Z&quot;"/>

    <!-- # Used in synthesis -->
    <MIN_BUF_CELL_AND_PORTS is_bash_var="1" value="BUF_X1 A Z"/>

    <LATCH_MAP_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/cells_latch.v"/>
    <CLKGATE_MAP_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/cells_clkgate.v"/>
    <ADDER_MAP_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/cells_adders.v"/>

    <!-- # Set yosys-abc clock period to first "-period" found in sdc file 
         specified in the general script
    <ABC_CLOCK_PERIOD_IN_PS is_bash_var="1" value="${__clk_period_ps__}"/>
    -->
    <ABC_DRIVER_CELL is_bash_var="1" value="BUF_X1"/>
    <!-- # BUF_X1, pin (A) = 0.974659. Arbitrarily multiply by 4 -->
    <ABC_LOAD_IN_FF is_bash_var="1" value="3.898"/>

    <!-- OPENROAD -->

    <TECH_LEF is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/lef/NangateOpenCellLibrary.tech.lef"/>
    <SC_LEF is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef"/>
    <LIB_FILES is_bash_var="1" value="&quot;${PANDA_DATA_INSTALLDIR}/nangate45/lib/NangateOpenCellLibrary_typical.lib ${ADDITIONAL_LIBS}&quot;"/>
    <GDS_FILES is_bash_var="1" value="&quot;$(ls -1 ${PANDA_DATA_INSTALLDIR}/nangate45/gds/*.gds) ${ADDITIONAL_GDS}&quot;"/>

    <DONT_USE_CELLS is_bash_var="1" value="&quot;TAPCELL_X1 FILLCELL_X1 AOI211_X1 OAI211_X1&quot;"/>
    <FILL_CELLS is_bash_var="1" value="&quot;FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32&quot;"/>

    <!-- # Floorplan -->

    <!-- # Placement site for core cells -->
    <!-- # This can be found in the technology lef -->
    <PLACE_SITE is_bash_var="1" value="FreePDK45_38x28_10R_NP_162NW_34O"/>

    <!-- # IO Placer pin layers -->
    <IO_PLACER_H is_bash_var="1" value="metal3"/>
    <IO_PLACER_V is_bash_var="1" value="metal2"/>

    <!-- # Define default PDN config -->
    <PDN_CFG is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/pdn.cfg"/>

    <!-- # Endcap and Welltie cells -->
    <TAPCELL_TCL is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/tapcell.tcl"/>

    <MACRO_PLACE_HALO is_bash_var="1" value="&quot;22.4 15.12&quot;"/>
    <MACRO_PLACE_CHANNEL is_bash_var="1" value="&quot;18.8 19.95&quot;"/>

    <!-- # Place -->
    <!-- # Layer to use for parasitics estimations -->
    <WIRE_RC_LAYER is_bash_var="1" value="metal3"/>

    <!-- # Cell padding in SITE widths to ease rout-ability.  Applied to both sides -->
    <CELL_PAD_IN_SITES_GLOBAL_PLACEMENT is_bash_var="1" value="0"/>
    <CELL_PAD_IN_SITES_DETAIL_PLACEMENT is_bash_var="1" value="0"/>

    <PLACE_DENSITY is_bash_var="1" value="0.30"/>

    <!-- #  CTS -->
    <!-- # TritonCTS options -->
    <CTS_BUF_CELL is_bash_var="1" value="BUF_X4"/>
    <CTS_TECH_DIR is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/tritonCTS"/>

    <!-- #  Route -->
    <!-- # FastRoute options -->
    <MIN_ROUTING_LAYER is_bash_var="1" value="metal2"/>
    <MAX_ROUTING_LAYER is_bash_var="1" value="metal10"/>

    <!-- # Define fastRoute tcl -->
    <FASTROUTE_TCL is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/fastroute.tcl"/>

    <!-- # KLayout technology file -->
    <KLAYOUT_TECH_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/FreePDK45.lyt"/>

    <!-- # KLayout DRC ruledeck -->
    <KLAYOUT_DRC_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/drc/FreePDK45.lydrc"/>

    <!-- # KLayout LVS ruledeck -->
    <KLAYOUT_LVS_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/lvs/FreePDK45.lylvs"/>

    <!-- # Allow empty GDS cell -->
    <GDS_ALLOW_EMPTY is_bash_var="1" value="fakeram.*"/>

    <CDL_FILE is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/cdl/NangateOpenCellLibrary.cdl"/>

    <!-- # Template definition for power grid analysis -->
    <TEMPLATE_PGA_CFG is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/template_pga.cfg"/>

    <!-- # OpenRCX extRules -->
    <RCX_RULES is_bash_var="1" value="${PANDA_DATA_INSTALLDIR}/nangate45/rcx_patterns.rules"/>

    <!-- DESIGN RELATED -->
    <DIE_AREA is_bash_var="1" value="&quot;0 0 1020 920.8&quot;"/>
    <CORE_AREA is_bash_var="1" value="&quot;10 12 1010 911.2&quot;"/>

   </device>
</target>
