

module SR_nand(s,r,clk,q,qbar);
input s,r,clk;
output q,qbar;

wire w1,w2;
nand n1(w1,s,clk);
nand n2(w2,r,clk);
nand n3(q,qbar,w1);
nand n4(qbar,q,w2);
endmodule

