# Data Aligner: UVM Verification
Modeling and Verification of a Data Aligner using the SystemVerilog HDVL and the Universal Verification Methodology (UVM).
