# compile vhdl design source files
vhdl work  \
"../../../../zybo_tp6.srcs/sources_1/imports/Base files/cpu_package.0.vhd" \
"../../../../zybo_tp6.srcs/sources_1/imports/Base files/memory.3.vhd" \

vhdl xil_defaultlib  \
"../../../../zybo_tp6.srcs/sim_1/imports/Base files/test_memory.3.vhd" \

# Do not sort compile order
nosort
