#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Dec 04 00:59:17 2015
# Process ID: 20840
# Log file: C:/Users/Eric/Desktop/project_3/project_3.runs/synth_1/Source.vds
# Journal file: C:/Users/Eric/Desktop/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Source.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# set_msg_config  -id {Project 1-19}  -string {{CRITICAL WARNING: [Project 1-19] Could not find the file 'U:/basys3_master/Basys3_Master.xdc'.}}  -suppress 
# set_msg_config  -id {Labtools 27-1429}  -string {{ERROR: [Labtools 27-1429] XML parser encountered a problem in file C:/Users/Eric/Desktop/NEW/NEW.hw/hw_1/hw.xml at line 3 : Bad end of element}}  -suppress 
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd
#   C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/FSM.vhd
#   C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/Source.vhd
# }
# read_xdc C:/Users/Eric/Desktop/project_3/project_3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc
# set_property used_in_implementation false [get_files C:/Users/Eric/Desktop/project_3/project_3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Eric/Desktop/project_3/project_3.cache/wt [current_project]
# set_property parent.project_dir C:/Users/Eric/Desktop/project_3 [current_project]
# catch { write_hwdef -file Source.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Source -part xc7a35tcpg236-1
Command: synth_design -top Source -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 230.863 ; gain = 65.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Source' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/Source.vhd:45]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:30' bound to instance 'SG' of component 'sseg_dec' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/Source.vhd:111]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:42]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:158' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (1#1) [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:168]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:258' bound to instance 'my_clk' of component 'clk_div' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (3#1) [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/SSEG.vhd:42]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/FSM.vhd:36' bound to instance 'FINITESTATEMACHINE' of component 'FSM' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/Source.vhd:127]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/FSM.vhd:49]
WARNING: [Synth 8-614] signal 'CLK' is read in the process but is not in the sensitivity list [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/FSM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'FSM' (4#1) [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/FSM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Source' (5#1) [C:/Users/Eric/Desktop/project_3/project_3.srcs/sources_1/new/Source.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 264.852 ; gain = 99.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/Eric/Desktop/project_3/project_3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Eric/Desktop/project_3/project_3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 469.961 ; gain = 304.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 469.961 ; gain = 304.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 469.961 ; gain = 304.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 21    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 84    
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 67    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Source 
Detailed RTL Component Info : 
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 84    
	   2 Input      4 Bit        Muxes := 59    
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 469.961 ; gain = 304.438
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Source has port seg[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 469.961 ; gain = 304.438
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 469.961 ; gain = 304.438
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FINITESTATEMACHINE/omega_reg_inferred /\FINITESTATEMACHINE/omega_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FINITESTATEMACHINE/omega_reg_inferred /\FINITESTATEMACHINE/omega_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FINITESTATEMACHINE/omega_reg_inferred /\FINITESTATEMACHINE/omega_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FINITESTATEMACHINE/omega_reg_inferred /\FINITESTATEMACHINE/omega_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FINITESTATEMACHINE/omega_reg_inferred /\FINITESTATEMACHINE/omega_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FINITESTATEMACHINE/omega_reg_inferred /\FINITESTATEMACHINE/omega_reg[4] )
WARNING: [Synth 8-3332] Sequential element (\FINITESTATEMACHINE/omega_reg[5] ) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (\FINITESTATEMACHINE/omega_reg[4] ) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (\FINITESTATEMACHINE/omega_reg[3] ) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (\FINITESTATEMACHINE/omega_reg[2] ) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (\FINITESTATEMACHINE/omega_reg[1] ) is unused and will be removed from module Source.
WARNING: [Synth 8-3332] Sequential element (\FINITESTATEMACHINE/omega_reg[0] ) is unused and will be removed from module Source.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 496.973 ; gain = 331.449
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 496.973 ; gain = 331.449
Finished Parallel Section  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 496.973 ; gain = 331.449
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
