// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_dil_a_4236_dout,
        mat_dil_a_4236_empty_n,
        mat_dil_a_4236_read,
        mat_ero_4237_din,
        mat_ero_4237_full_n,
        mat_ero_4237_write,
        op2_assign_1,
        img_width,
        buf_V_0_address0,
        buf_V_0_ce0,
        buf_V_0_q0,
        buf_V_0_address1,
        buf_V_0_ce1,
        buf_V_0_we1,
        buf_V_0_d1,
        buf_V_1_address0,
        buf_V_1_ce0,
        buf_V_1_q0,
        buf_V_1_address1,
        buf_V_1_ce1,
        buf_V_1_we1,
        buf_V_1_d1,
        buf_V_2_address0,
        buf_V_2_ce0,
        buf_V_2_q0,
        buf_V_2_address1,
        buf_V_2_ce1,
        buf_V_2_we1,
        buf_V_2_d1,
        buf_V_3_address0,
        buf_V_3_ce0,
        buf_V_3_q0,
        buf_V_3_address1,
        buf_V_3_ce1,
        buf_V_3_we1,
        buf_V_3_d1,
        buf_V_4_address0,
        buf_V_4_ce0,
        buf_V_4_q0,
        buf_V_4_address1,
        buf_V_4_ce1,
        buf_V_4_we1,
        buf_V_4_d1,
        buf_V_5_address0,
        buf_V_5_ce0,
        buf_V_5_q0,
        buf_V_5_address1,
        buf_V_5_ce1,
        buf_V_5_we1,
        buf_V_5_d1,
        buf_V_6_address0,
        buf_V_6_ce0,
        buf_V_6_q0,
        buf_V_6_address1,
        buf_V_6_ce1,
        buf_V_6_we1,
        buf_V_6_d1,
        trunc_ln1,
        trunc_ln138_1,
        trunc_ln138_2,
        trunc_ln138_3,
        trunc_ln138_4,
        trunc_ln138_5,
        trunc_ln,
        cmp_i_i127_i
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_dil_a_4236_dout;
input   mat_dil_a_4236_empty_n;
output   mat_dil_a_4236_read;
output  [7:0] mat_ero_4237_din;
input   mat_ero_4237_full_n;
output   mat_ero_4237_write;
input  [16:0] op2_assign_1;
input  [15:0] img_width;
output  [9:0] buf_V_0_address0;
output   buf_V_0_ce0;
input  [7:0] buf_V_0_q0;
output  [9:0] buf_V_0_address1;
output   buf_V_0_ce1;
output   buf_V_0_we1;
output  [7:0] buf_V_0_d1;
output  [9:0] buf_V_1_address0;
output   buf_V_1_ce0;
input  [7:0] buf_V_1_q0;
output  [9:0] buf_V_1_address1;
output   buf_V_1_ce1;
output   buf_V_1_we1;
output  [7:0] buf_V_1_d1;
output  [9:0] buf_V_2_address0;
output   buf_V_2_ce0;
input  [7:0] buf_V_2_q0;
output  [9:0] buf_V_2_address1;
output   buf_V_2_ce1;
output   buf_V_2_we1;
output  [7:0] buf_V_2_d1;
output  [9:0] buf_V_3_address0;
output   buf_V_3_ce0;
input  [7:0] buf_V_3_q0;
output  [9:0] buf_V_3_address1;
output   buf_V_3_ce1;
output   buf_V_3_we1;
output  [7:0] buf_V_3_d1;
output  [9:0] buf_V_4_address0;
output   buf_V_4_ce0;
input  [7:0] buf_V_4_q0;
output  [9:0] buf_V_4_address1;
output   buf_V_4_ce1;
output   buf_V_4_we1;
output  [7:0] buf_V_4_d1;
output  [9:0] buf_V_5_address0;
output   buf_V_5_ce0;
input  [7:0] buf_V_5_q0;
output  [9:0] buf_V_5_address1;
output   buf_V_5_ce1;
output   buf_V_5_we1;
output  [7:0] buf_V_5_d1;
output  [9:0] buf_V_6_address0;
output   buf_V_6_ce0;
input  [7:0] buf_V_6_q0;
output  [9:0] buf_V_6_address1;
output   buf_V_6_ce1;
output   buf_V_6_we1;
output  [7:0] buf_V_6_d1;
input  [2:0] trunc_ln1;
input  [2:0] trunc_ln138_1;
input  [2:0] trunc_ln138_2;
input  [2:0] trunc_ln138_3;
input  [2:0] trunc_ln138_4;
input  [2:0] trunc_ln138_5;
input  [2:0] trunc_ln;
input  [0:0] cmp_i_i127_i;

reg ap_idle;
reg mat_dil_a_4236_read;
reg mat_ero_4237_write;
reg buf_V_0_ce0;
reg[9:0] buf_V_0_address1;
reg buf_V_0_ce1;
reg buf_V_0_we1;
reg[7:0] buf_V_0_d1;
reg buf_V_1_ce0;
reg[9:0] buf_V_1_address1;
reg buf_V_1_ce1;
reg buf_V_1_we1;
reg[7:0] buf_V_1_d1;
reg buf_V_2_ce0;
reg[9:0] buf_V_2_address1;
reg buf_V_2_ce1;
reg buf_V_2_we1;
reg[7:0] buf_V_2_d1;
reg buf_V_3_ce0;
reg[9:0] buf_V_3_address1;
reg buf_V_3_ce1;
reg buf_V_3_we1;
reg[7:0] buf_V_3_d1;
reg buf_V_4_ce0;
reg[9:0] buf_V_4_address1;
reg buf_V_4_ce1;
reg buf_V_4_we1;
reg[7:0] buf_V_4_d1;
reg buf_V_5_ce0;
reg[9:0] buf_V_5_address1;
reg buf_V_5_ce1;
reg buf_V_5_we1;
reg[7:0] buf_V_5_d1;
reg buf_V_6_ce0;
reg[9:0] buf_V_6_address1;
reg buf_V_6_ce1;
reg buf_V_6_we1;
reg[7:0] buf_V_6_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln1057_reg_2380;
reg   [0:0] icmp_ln1057_2_reg_2384;
wire   [0:0] cmp_i_i127_i_read_reg_2334;
reg    ap_predicate_op170_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
reg   [0:0] icmp_ln1061_reg_2428;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter22_reg;
reg    ap_block_state24_pp0_stage0_iter23;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1057_fu_958_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mat_ero_4237_blk_n;
wire    ap_block_pp0_stage0;
reg    mat_dil_a_4236_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp_i_i127_i_read_read_fu_282_p2;
wire   [2:0] trunc_ln_read_reg_2338;
reg   [12:0] col_V_1_reg_2372;
reg   [12:0] col_V_1_reg_2372_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter2_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter3_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter4_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter5_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter6_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter7_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter8_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter9_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter10_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter11_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter12_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter13_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter14_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter15_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter16_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter17_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter18_reg;
reg   [0:0] icmp_ln1057_reg_2380_pp0_iter19_reg;
wire   [0:0] icmp_ln1057_2_fu_970_p2;
reg   [0:0] icmp_ln1057_2_reg_2384_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_2_reg_2384_pp0_iter2_reg;
wire   [0:0] icmp_ln1061_fu_1011_p2;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter3_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter4_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter5_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter6_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter7_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter8_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter9_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter10_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter11_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter12_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter13_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter14_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter15_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter16_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter17_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter18_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter19_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter20_reg;
reg   [0:0] icmp_ln1061_reg_2428_pp0_iter21_reg;
wire   [7:0] buf_cop_V_0_fu_1016_p9;
wire   [7:0] buf_cop_V_1_fu_1035_p9;
wire   [7:0] buf_cop_V_2_fu_1054_p9;
wire   [7:0] buf_cop_V_3_fu_1073_p9;
wire   [7:0] buf_cop_V_4_fu_1092_p9;
wire   [7:0] tmp_fu_1111_p9;
reg   [7:0] src_buf_V_0_2_reg_2462;
reg   [7:0] src_buf_V_0_3_reg_2467;
reg   [7:0] src_buf_V_0_4_reg_2473;
wire   [7:0] src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return;
reg   [7:0] src_buf_V_0_5_reg_2479;
reg   [7:0] src_buf_V_0_5_reg_2479_pp0_iter5_reg;
wire   [7:0] src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_return;
reg   [7:0] src_buf_V_6_5_reg_2485;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter5_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter6_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter7_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter8_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter9_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter10_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter11_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter12_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter13_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter14_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter15_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter16_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter17_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter18_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter19_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter20_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter21_reg;
reg   [7:0] src_buf_V_6_5_reg_2485_pp0_iter22_reg;
wire   [7:0] max_V_64_fu_1168_p3;
reg   [7:0] max_V_64_reg_2492;
wire   [0:0] icmp_ln1057_5_fu_1176_p2;
reg   [0:0] icmp_ln1057_5_reg_2497;
wire   [7:0] max_V_76_fu_1234_p3;
reg   [7:0] max_V_76_reg_2502;
reg   [7:0] src_buf_V_1_0_reg_2508;
reg   [7:0] src_buf_V_1_1_reg_2513;
reg   [7:0] src_buf_V_1_2_reg_2519;
reg   [7:0] src_buf_V_1_3_reg_2525;
reg   [7:0] src_buf_V_1_3_reg_2525_pp0_iter7_reg;
reg   [7:0] src_buf_V_1_4_reg_2531;
reg   [7:0] src_buf_V_1_4_reg_2531_pp0_iter7_reg;
wire   [7:0] src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return;
reg   [7:0] src_buf_V_1_5_reg_2537;
reg   [7:0] src_buf_V_1_5_reg_2537_pp0_iter7_reg;
reg   [7:0] src_buf_V_1_5_reg_2537_pp0_iter8_reg;
wire   [7:0] max_V_78_fu_1275_p3;
reg   [7:0] max_V_78_reg_2543;
wire   [0:0] icmp_ln1057_10_fu_1283_p2;
reg   [0:0] icmp_ln1057_10_reg_2548;
wire   [7:0] max_V_82_fu_1341_p3;
reg   [7:0] max_V_82_reg_2553;
wire   [7:0] max_V_85_fu_1363_p3;
reg   [7:0] max_V_85_reg_2559;
wire   [0:0] icmp_ln1057_15_fu_1370_p2;
reg   [0:0] icmp_ln1057_15_reg_2564;
reg   [7:0] src_buf_V_2_1_reg_2569;
reg   [7:0] src_buf_V_2_2_reg_2575;
reg   [7:0] src_buf_V_2_3_reg_2581;
reg   [7:0] src_buf_V_2_3_reg_2581_pp0_iter10_reg;
reg   [7:0] src_buf_V_2_4_reg_2587;
reg   [7:0] src_buf_V_2_4_reg_2587_pp0_iter10_reg;
wire   [7:0] src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return;
reg   [7:0] src_buf_V_2_5_reg_2593;
reg   [7:0] src_buf_V_2_5_reg_2593_pp0_iter10_reg;
wire   [7:0] max_V_89_fu_1418_p3;
reg   [7:0] max_V_89_reg_2599;
wire   [7:0] max_V_92_fu_1471_p3;
reg   [7:0] max_V_92_reg_2605;
wire   [0:0] icmp_ln1057_20_fu_1478_p2;
reg   [0:0] icmp_ln1057_20_reg_2610;
wire   [7:0] max_V_97_fu_1505_p3;
reg   [7:0] max_V_97_reg_2615;
reg   [7:0] src_buf_V_3_1_reg_2621;
reg   [7:0] src_buf_V_3_2_reg_2626;
reg   [7:0] src_buf_V_3_3_reg_2632;
reg   [7:0] src_buf_V_3_4_reg_2638;
reg   [7:0] src_buf_V_3_4_reg_2638_pp0_iter13_reg;
wire   [7:0] src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return;
reg   [7:0] src_buf_V_3_5_reg_2644;
reg   [7:0] src_buf_V_3_5_reg_2644_pp0_iter13_reg;
wire   [7:0] max_V_99_fu_1548_p3;
reg   [7:0] max_V_99_reg_2650;
wire   [0:0] icmp_ln1057_25_fu_1556_p2;
reg   [0:0] icmp_ln1057_25_reg_2655;
wire   [7:0] max_V_104_fu_1614_p3;
reg   [7:0] max_V_104_reg_2660;
wire   [7:0] max_V_107_fu_1636_p3;
reg   [7:0] max_V_107_reg_2666;
reg   [7:0] src_buf_V_4_1_reg_2672;
reg   [7:0] src_buf_V_4_2_reg_2677;
reg   [7:0] src_buf_V_4_3_reg_2683;
reg   [7:0] src_buf_V_4_4_reg_2689;
reg   [7:0] src_buf_V_4_4_reg_2689_pp0_iter16_reg;
wire   [7:0] src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return;
reg   [7:0] src_buf_V_4_5_reg_2695;
reg   [7:0] src_buf_V_4_5_reg_2695_pp0_iter16_reg;
wire   [7:0] max_V_109_fu_1679_p3;
reg   [7:0] max_V_109_reg_2701;
wire   [0:0] icmp_ln1057_32_fu_1687_p2;
reg   [0:0] icmp_ln1057_32_reg_2706;
wire   [7:0] max_V_114_fu_1745_p3;
reg   [7:0] max_V_114_reg_2711;
reg   [7:0] src_buf_V_5_0_reg_2717;
reg   [7:0] src_buf_V_5_1_reg_2723;
reg   [7:0] src_buf_V_5_2_reg_2729;
reg   [7:0] src_buf_V_5_2_reg_2729_pp0_iter18_reg;
reg   [7:0] src_buf_V_5_3_reg_2735;
reg   [7:0] src_buf_V_5_3_reg_2735_pp0_iter18_reg;
reg   [7:0] src_buf_V_5_4_reg_2741;
reg   [7:0] src_buf_V_5_4_reg_2741_pp0_iter18_reg;
reg   [7:0] src_buf_V_5_4_reg_2741_pp0_iter19_reg;
reg   [7:0] max_V_11_load_reg_2747;
wire   [7:0] src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return;
reg   [7:0] src_buf_V_5_5_reg_2752;
reg   [7:0] src_buf_V_5_5_reg_2752_pp0_iter18_reg;
reg   [7:0] src_buf_V_5_5_reg_2752_pp0_iter19_reg;
wire   [7:0] max_V_117_fu_1785_p3;
reg   [7:0] max_V_117_reg_2758;
wire   [0:0] icmp_ln1057_37_fu_1792_p2;
reg   [0:0] icmp_ln1057_37_reg_2763;
wire   [7:0] max_V_121_fu_1850_p3;
reg   [7:0] max_V_121_reg_2768;
wire   [7:0] max_V_124_fu_1872_p3;
reg   [7:0] max_V_124_reg_2774;
wire   [0:0] icmp_ln1057_42_fu_1879_p2;
reg   [0:0] icmp_ln1057_42_reg_2779;
reg   [7:0] src_buf_V_6_0_reg_2784;
reg   [7:0] src_buf_V_6_1_reg_2790;
reg   [7:0] src_buf_V_6_2_reg_2796;
reg   [7:0] src_buf_V_6_2_reg_2796_pp0_iter21_reg;
reg   [7:0] src_buf_V_6_3_reg_2802;
reg   [7:0] src_buf_V_6_3_reg_2802_pp0_iter21_reg;
reg   [7:0] ret_load_reg_2808;
reg   [7:0] ret_load_reg_2808_pp0_iter21_reg;
wire   [7:0] max_V_128_fu_1925_p3;
reg   [7:0] max_V_128_reg_2814;
wire   [7:0] max_V_131_fu_1980_p3;
reg   [7:0] max_V_131_reg_2820;
wire   [0:0] icmp_ln1057_47_fu_1987_p2;
reg   [0:0] icmp_ln1057_47_reg_2825;
wire   [7:0] max_V_135_fu_2014_p3;
reg   [7:0] max_V_135_reg_2830;
reg    ap_condition_exit_pp0_iter20_stage0;
wire    src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_ready;
wire    src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_ready;
wire    src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_ready;
wire    src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_ready;
wire    src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_ready;
wire    src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_ready;
wire    src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_ready;
wire   [7:0] ap_phi_reg_pp0_iter0_arrayidx486_i182255_load_0_6_reg_600;
reg   [7:0] ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600;
reg   [7:0] ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600;
reg   [7:0] ap_phi_reg_pp0_iter3_arrayidx486_i182255_load_0_6_reg_600;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_6_reg_623;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_6_reg_623;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_6_reg_623;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_635;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_635;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_646;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_646;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_657;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_668;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter13_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter14_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter15_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter16_buf_cop_V_5_reg_679;
reg   [7:0] ap_phi_reg_pp0_iter17_buf_cop_V_5_reg_679;
wire   [63:0] zext_ln573_1_fu_981_p1;
wire   [63:0] zext_ln573_fu_991_p1;
wire   [63:0] zext_ln1795_fu_1001_p1;
reg   [12:0] col_V_fu_110;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V_1;
wire   [12:0] col_V_2_fu_964_p2;
reg   [7:0] ret_fu_114;
reg   [7:0] max_V_fu_118;
reg   [7:0] max_V_1_fu_122;
reg   [7:0] max_V_2_fu_126;
reg   [7:0] max_V_5_fu_130;
reg   [7:0] max_V_8_fu_134;
reg   [7:0] max_V_11_fu_138;
reg   [7:0] max_V_14_fu_142;
reg   [7:0] max_V_17_fu_146;
reg   [7:0] ret_1_fu_150;
reg   [7:0] max_V_20_fu_154;
reg   [7:0] ret_2_fu_158;
reg   [7:0] max_V_22_fu_162;
reg   [7:0] ret_3_fu_166;
reg   [7:0] max_V_25_fu_170;
reg   [7:0] ret_4_fu_174;
reg   [7:0] max_V_28_fu_178;
reg   [7:0] ret_5_fu_182;
reg   [7:0] ret_6_fu_186;
reg   [7:0] max_V_31_fu_190;
reg   [7:0] ret_7_fu_194;
reg   [7:0] max_V_33_fu_198;
reg   [7:0] ret_8_fu_202;
reg   [7:0] ret_9_fu_206;
reg   [7:0] max_V_36_fu_210;
reg   [7:0] ret_10_fu_214;
reg   [7:0] max_V_39_fu_218;
reg   [7:0] ret_11_fu_222;
reg   [7:0] ret_12_fu_226;
reg   [7:0] max_V_42_fu_230;
reg   [7:0] ret_13_fu_234;
reg   [7:0] max_V_44_fu_238;
reg   [7:0] ret_14_fu_242;
reg   [7:0] ret_15_fu_246;
reg   [7:0] max_V_47_fu_250;
reg   [7:0] ret_16_fu_254;
reg   [7:0] max_V_50_fu_258;
reg   [7:0] ret_17_fu_262;
reg   [7:0] ret_18_fu_266;
reg   [7:0] max_V_53_fu_270;
reg   [7:0] ret_19_fu_274;
reg   [7:0] max_V_55_fu_278;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] zext_ln1057_1_fu_954_p1;
wire   [15:0] zext_ln1057_fu_950_p1;
wire   [0:0] icmp_ln1057_3_fu_1148_p2;
wire   [7:0] max_V_61_fu_1154_p3;
wire   [0:0] icmp_ln1057_4_fu_1162_p2;
wire   [7:0] max_V_69_fu_1212_p3;
wire   [0:0] icmp_ln1057_6_fu_1217_p2;
wire   [7:0] max_V_72_fu_1222_p3;
wire   [0:0] icmp_ln1057_7_fu_1229_p2;
wire   [0:0] icmp_ln1057_8_fu_1259_p2;
wire   [7:0] max_V_77_fu_1263_p3;
wire   [0:0] icmp_ln1057_9_fu_1269_p2;
wire   [7:0] max_V_79_fu_1319_p3;
wire   [0:0] icmp_ln1057_11_fu_1324_p2;
wire   [7:0] max_V_81_fu_1329_p3;
wire   [0:0] icmp_ln1057_12_fu_1336_p2;
wire   [0:0] icmp_ln1057_13_fu_1348_p2;
wire   [7:0] max_V_84_fu_1352_p3;
wire   [0:0] icmp_ln1057_14_fu_1358_p2;
wire   [7:0] max_V_87_fu_1393_p3;
wire   [0:0] icmp_ln1057_16_fu_1398_p2;
wire   [7:0] max_V_88_fu_1404_p3;
wire   [0:0] icmp_ln1057_17_fu_1412_p2;
wire   [0:0] icmp_ln1057_18_fu_1456_p2;
wire   [7:0] max_V_91_fu_1460_p3;
wire   [0:0] icmp_ln1057_19_fu_1466_p2;
wire   [7:0] max_V_94_fu_1483_p3;
wire   [0:0] icmp_ln1057_21_fu_1488_p2;
wire   [7:0] max_V_95_fu_1493_p3;
wire   [0:0] icmp_ln1057_22_fu_1500_p2;
wire   [0:0] icmp_ln1057_23_fu_1530_p2;
wire   [7:0] max_V_98_fu_1535_p3;
wire   [0:0] icmp_ln1057_24_fu_1542_p2;
wire   [7:0] max_V_101_fu_1592_p3;
wire   [0:0] icmp_ln1057_26_fu_1597_p2;
wire   [7:0] max_V_102_fu_1602_p3;
wire   [0:0] icmp_ln1057_27_fu_1609_p2;
wire   [0:0] icmp_ln1057_28_fu_1621_p2;
wire   [7:0] max_V_105_fu_1625_p3;
wire   [0:0] icmp_ln1057_29_fu_1631_p2;
wire   [0:0] icmp_ln1057_30_fu_1661_p2;
wire   [7:0] max_V_108_fu_1666_p3;
wire   [0:0] icmp_ln1057_31_fu_1673_p2;
wire   [7:0] max_V_111_fu_1723_p3;
wire   [0:0] icmp_ln1057_33_fu_1728_p2;
wire   [7:0] max_V_112_fu_1733_p3;
wire   [0:0] icmp_ln1057_34_fu_1740_p2;
wire   [0:0] icmp_ln1057_35_fu_1770_p2;
wire   [7:0] max_V_115_fu_1774_p3;
wire   [0:0] icmp_ln1057_36_fu_1780_p2;
wire   [7:0] max_V_118_fu_1828_p3;
wire   [0:0] icmp_ln1057_38_fu_1833_p2;
wire   [7:0] max_V_119_fu_1838_p3;
wire   [0:0] icmp_ln1057_39_fu_1845_p2;
wire   [0:0] icmp_ln1057_40_fu_1857_p2;
wire   [7:0] max_V_122_fu_1861_p3;
wire   [0:0] icmp_ln1057_41_fu_1867_p2;
wire   [7:0] max_V_125_fu_1902_p3;
wire   [0:0] icmp_ln1057_43_fu_1907_p2;
wire   [7:0] max_V_127_fu_1912_p3;
wire   [0:0] icmp_ln1057_44_fu_1919_p2;
wire   [0:0] icmp_ln1057_45_fu_1965_p2;
wire   [7:0] max_V_129_fu_1969_p3;
wire   [0:0] icmp_ln1057_46_fu_1975_p2;
wire   [7:0] max_V_132_fu_1992_p3;
wire   [0:0] icmp_ln1057_48_fu_1997_p2;
wire   [7:0] max_V_134_fu_2002_p3;
wire   [0:0] icmp_ln1057_49_fu_2009_p2;
wire   [0:0] icmp_ln1057_50_fu_2021_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1251;
reg    ap_condition_1238;
reg    ap_condition_109;
reg    ap_condition_1240;
reg    ap_condition_2248;
reg    ap_condition_2251;
reg    ap_condition_2254;
reg    ap_condition_2257;
reg    ap_condition_2260;
reg    ap_condition_2263;
reg    ap_condition_1591;
reg    ap_condition_1596;
reg    ap_condition_252;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690(
    .ap_ready(src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612),
    .ap_return(src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696(
    .ap_ready(src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623),
    .ap_return(src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702(
    .ap_ready(src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_635),
    .ap_return(src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708(
    .ap_ready(src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_646),
    .ap_return(src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714(
    .ap_ready(src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_657),
    .ap_return(src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720(
    .ap_ready(src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_668),
    .ap_return(src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726(
    .ap_ready(src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter17_buf_cop_V_5_reg_679),
    .ap_return(src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return)
);

reversi_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U303(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(trunc_ln1),
    .dout(buf_cop_V_0_fu_1016_p9)
);

reversi_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U304(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(trunc_ln138_1),
    .dout(buf_cop_V_1_fu_1035_p9)
);

reversi_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U305(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(trunc_ln138_2),
    .dout(buf_cop_V_2_fu_1054_p9)
);

reversi_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U306(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(trunc_ln138_3),
    .dout(buf_cop_V_3_fu_1073_p9)
);

reversi_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U307(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(trunc_ln138_4),
    .dout(buf_cop_V_4_fu_1092_p9)
);

reversi_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U308(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(trunc_ln138_5),
    .dout(tmp_fu_1111_p9)
);

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter20_stage0)) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if ((1'b1 == ap_condition_1251)) begin
            ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600 <= ap_phi_reg_pp0_iter0_arrayidx486_i182255_load_0_6_reg_600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_635;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_646;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_657;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_668;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter0_buf_cop_V_5_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1238)) begin
        if (((icmp_ln1057_2_fu_970_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter0_buf_cop_V_6_reg_623;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1240)) begin
        if ((1'b1 == ap_condition_109)) begin
            ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600 <= mat_dil_a_4236_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600 <= ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612 <= buf_cop_V_0_fu_1016_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635 <= buf_cop_V_1_fu_1035_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_635;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646 <= buf_cop_V_2_fu_1054_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_646;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657 <= buf_cop_V_3_fu_1073_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_657;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668 <= buf_cop_V_4_fu_1092_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_668;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679 <= tmp_fu_1111_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter3_buf_cop_V_5_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_2380_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter3_arrayidx486_i182255_load_0_6_reg_600;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter3_buf_cop_V_6_reg_623;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1057_fu_958_p2 == 1'd1))) begin
            col_V_fu_110 <= col_V_2_fu_964_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_fu_110 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_11_fu_138 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            max_V_11_fu_138 <= ret_15_fu_246;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_14_fu_142 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            max_V_14_fu_142 <= ret_18_fu_266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_17_fu_146 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_17_fu_146 <= ret_1_fu_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_1_fu_122 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            max_V_1_fu_122 <= ret_3_fu_166;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_20_fu_154 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_20_fu_154 <= ret_2_fu_158;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_22_fu_162 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_22_fu_162 <= src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_25_fu_170 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            max_V_25_fu_170 <= ret_4_fu_174;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_28_fu_178 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            max_V_28_fu_178 <= ret_5_fu_182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_2_fu_126 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            max_V_2_fu_126 <= ret_6_fu_186;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_31_fu_190 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            max_V_31_fu_190 <= ret_7_fu_194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_33_fu_198 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            max_V_33_fu_198 <= ret_8_fu_202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_36_fu_210 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            max_V_36_fu_210 <= ret_10_fu_214;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_39_fu_218 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            max_V_39_fu_218 <= ret_11_fu_222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_42_fu_230 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            max_V_42_fu_230 <= ret_13_fu_234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_44_fu_238 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            max_V_44_fu_238 <= ret_14_fu_242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_47_fu_250 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            max_V_47_fu_250 <= ret_16_fu_254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_50_fu_258 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            max_V_50_fu_258 <= ret_17_fu_262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_53_fu_270 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            max_V_53_fu_270 <= ret_19_fu_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_55_fu_278 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            max_V_55_fu_278 <= ret_fu_114;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_5_fu_130 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            max_V_5_fu_130 <= ret_9_fu_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_8_fu_134 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            max_V_8_fu_134 <= ret_12_fu_226;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_fu_118 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_fu_118 <= max_V_17_fu_146;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_10_fu_214 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ret_10_fu_214 <= max_V_39_fu_218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_11_fu_222 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ret_11_fu_222 <= src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_12_fu_226 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ret_12_fu_226 <= max_V_42_fu_230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_13_fu_234 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ret_13_fu_234 <= max_V_44_fu_238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_14_fu_242 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ret_14_fu_242 <= src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_15_fu_246 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            ret_15_fu_246 <= max_V_47_fu_250;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_16_fu_254 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            ret_16_fu_254 <= max_V_50_fu_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_17_fu_262 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            ret_17_fu_262 <= src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_18_fu_266 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            ret_18_fu_266 <= max_V_53_fu_270;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_19_fu_274 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            ret_19_fu_274 <= max_V_55_fu_278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_1_fu_150 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ret_1_fu_150 <= max_V_20_fu_154;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_2_fu_158 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ret_2_fu_158 <= max_V_22_fu_162;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_3_fu_166 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ret_3_fu_166 <= max_V_25_fu_170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_4_fu_174 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ret_4_fu_174 <= max_V_28_fu_178;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_5_fu_182 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ret_5_fu_182 <= src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_6_fu_186 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            ret_6_fu_186 <= max_V_31_fu_190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_7_fu_194 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            ret_7_fu_194 <= max_V_33_fu_198;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_8_fu_202 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            ret_8_fu_202 <= src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_9_fu_206 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ret_9_fu_206 <= max_V_36_fu_210;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_fu_114 <= 8'd255;
        end else if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            ret_fu_114 <= src_buf_V_6_5_reg_2485_pp0_iter19_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1057_2_reg_2384_pp0_iter2_reg <= icmp_ln1057_2_reg_2384_pp0_iter1_reg;
        icmp_ln1057_47_reg_2825 <= icmp_ln1057_47_fu_1987_p2;
        icmp_ln1057_reg_2380_pp0_iter10_reg <= icmp_ln1057_reg_2380_pp0_iter9_reg;
        icmp_ln1057_reg_2380_pp0_iter11_reg <= icmp_ln1057_reg_2380_pp0_iter10_reg;
        icmp_ln1057_reg_2380_pp0_iter12_reg <= icmp_ln1057_reg_2380_pp0_iter11_reg;
        icmp_ln1057_reg_2380_pp0_iter13_reg <= icmp_ln1057_reg_2380_pp0_iter12_reg;
        icmp_ln1057_reg_2380_pp0_iter14_reg <= icmp_ln1057_reg_2380_pp0_iter13_reg;
        icmp_ln1057_reg_2380_pp0_iter15_reg <= icmp_ln1057_reg_2380_pp0_iter14_reg;
        icmp_ln1057_reg_2380_pp0_iter16_reg <= icmp_ln1057_reg_2380_pp0_iter15_reg;
        icmp_ln1057_reg_2380_pp0_iter17_reg <= icmp_ln1057_reg_2380_pp0_iter16_reg;
        icmp_ln1057_reg_2380_pp0_iter18_reg <= icmp_ln1057_reg_2380_pp0_iter17_reg;
        icmp_ln1057_reg_2380_pp0_iter19_reg <= icmp_ln1057_reg_2380_pp0_iter18_reg;
        icmp_ln1057_reg_2380_pp0_iter2_reg <= icmp_ln1057_reg_2380_pp0_iter1_reg;
        icmp_ln1057_reg_2380_pp0_iter3_reg <= icmp_ln1057_reg_2380_pp0_iter2_reg;
        icmp_ln1057_reg_2380_pp0_iter4_reg <= icmp_ln1057_reg_2380_pp0_iter3_reg;
        icmp_ln1057_reg_2380_pp0_iter5_reg <= icmp_ln1057_reg_2380_pp0_iter4_reg;
        icmp_ln1057_reg_2380_pp0_iter6_reg <= icmp_ln1057_reg_2380_pp0_iter5_reg;
        icmp_ln1057_reg_2380_pp0_iter7_reg <= icmp_ln1057_reg_2380_pp0_iter6_reg;
        icmp_ln1057_reg_2380_pp0_iter8_reg <= icmp_ln1057_reg_2380_pp0_iter7_reg;
        icmp_ln1057_reg_2380_pp0_iter9_reg <= icmp_ln1057_reg_2380_pp0_iter8_reg;
        icmp_ln1061_reg_2428_pp0_iter10_reg <= icmp_ln1061_reg_2428_pp0_iter9_reg;
        icmp_ln1061_reg_2428_pp0_iter11_reg <= icmp_ln1061_reg_2428_pp0_iter10_reg;
        icmp_ln1061_reg_2428_pp0_iter12_reg <= icmp_ln1061_reg_2428_pp0_iter11_reg;
        icmp_ln1061_reg_2428_pp0_iter13_reg <= icmp_ln1061_reg_2428_pp0_iter12_reg;
        icmp_ln1061_reg_2428_pp0_iter14_reg <= icmp_ln1061_reg_2428_pp0_iter13_reg;
        icmp_ln1061_reg_2428_pp0_iter15_reg <= icmp_ln1061_reg_2428_pp0_iter14_reg;
        icmp_ln1061_reg_2428_pp0_iter16_reg <= icmp_ln1061_reg_2428_pp0_iter15_reg;
        icmp_ln1061_reg_2428_pp0_iter17_reg <= icmp_ln1061_reg_2428_pp0_iter16_reg;
        icmp_ln1061_reg_2428_pp0_iter18_reg <= icmp_ln1061_reg_2428_pp0_iter17_reg;
        icmp_ln1061_reg_2428_pp0_iter19_reg <= icmp_ln1061_reg_2428_pp0_iter18_reg;
        icmp_ln1061_reg_2428_pp0_iter20_reg <= icmp_ln1061_reg_2428_pp0_iter19_reg;
        icmp_ln1061_reg_2428_pp0_iter21_reg <= icmp_ln1061_reg_2428_pp0_iter20_reg;
        icmp_ln1061_reg_2428_pp0_iter22_reg <= icmp_ln1061_reg_2428_pp0_iter21_reg;
        icmp_ln1061_reg_2428_pp0_iter3_reg <= icmp_ln1061_reg_2428;
        icmp_ln1061_reg_2428_pp0_iter4_reg <= icmp_ln1061_reg_2428_pp0_iter3_reg;
        icmp_ln1061_reg_2428_pp0_iter5_reg <= icmp_ln1061_reg_2428_pp0_iter4_reg;
        icmp_ln1061_reg_2428_pp0_iter6_reg <= icmp_ln1061_reg_2428_pp0_iter5_reg;
        icmp_ln1061_reg_2428_pp0_iter7_reg <= icmp_ln1061_reg_2428_pp0_iter6_reg;
        icmp_ln1061_reg_2428_pp0_iter8_reg <= icmp_ln1061_reg_2428_pp0_iter7_reg;
        icmp_ln1061_reg_2428_pp0_iter9_reg <= icmp_ln1061_reg_2428_pp0_iter8_reg;
        max_V_131_reg_2820 <= max_V_131_fu_1980_p3;
        max_V_135_reg_2830 <= max_V_135_fu_2014_p3;
        ret_load_reg_2808_pp0_iter21_reg <= ret_load_reg_2808;
        src_buf_V_0_2_reg_2462 <= max_V_20_fu_154;
        src_buf_V_0_3_reg_2467 <= ret_2_fu_158;
        src_buf_V_0_4_reg_2473 <= max_V_22_fu_162;
        src_buf_V_0_5_reg_2479_pp0_iter5_reg <= src_buf_V_0_5_reg_2479;
        src_buf_V_1_0_reg_2508 <= ret_3_fu_166;
        src_buf_V_1_1_reg_2513 <= max_V_25_fu_170;
        src_buf_V_1_2_reg_2519 <= ret_4_fu_174;
        src_buf_V_1_3_reg_2525 <= max_V_28_fu_178;
        src_buf_V_1_3_reg_2525_pp0_iter7_reg <= src_buf_V_1_3_reg_2525;
        src_buf_V_1_4_reg_2531 <= ret_5_fu_182;
        src_buf_V_1_4_reg_2531_pp0_iter7_reg <= src_buf_V_1_4_reg_2531;
        src_buf_V_1_5_reg_2537_pp0_iter7_reg <= src_buf_V_1_5_reg_2537;
        src_buf_V_1_5_reg_2537_pp0_iter8_reg <= src_buf_V_1_5_reg_2537_pp0_iter7_reg;
        src_buf_V_2_1_reg_2569 <= max_V_31_fu_190;
        src_buf_V_2_2_reg_2575 <= ret_7_fu_194;
        src_buf_V_2_3_reg_2581 <= max_V_33_fu_198;
        src_buf_V_2_3_reg_2581_pp0_iter10_reg <= src_buf_V_2_3_reg_2581;
        src_buf_V_2_4_reg_2587 <= ret_8_fu_202;
        src_buf_V_2_4_reg_2587_pp0_iter10_reg <= src_buf_V_2_4_reg_2587;
        src_buf_V_2_5_reg_2593_pp0_iter10_reg <= src_buf_V_2_5_reg_2593;
        src_buf_V_3_1_reg_2621 <= max_V_36_fu_210;
        src_buf_V_3_2_reg_2626 <= ret_10_fu_214;
        src_buf_V_3_3_reg_2632 <= max_V_39_fu_218;
        src_buf_V_3_4_reg_2638 <= ret_11_fu_222;
        src_buf_V_3_4_reg_2638_pp0_iter13_reg <= src_buf_V_3_4_reg_2638;
        src_buf_V_3_5_reg_2644_pp0_iter13_reg <= src_buf_V_3_5_reg_2644;
        src_buf_V_4_1_reg_2672 <= max_V_42_fu_230;
        src_buf_V_4_2_reg_2677 <= ret_13_fu_234;
        src_buf_V_4_3_reg_2683 <= max_V_44_fu_238;
        src_buf_V_4_4_reg_2689 <= ret_14_fu_242;
        src_buf_V_4_4_reg_2689_pp0_iter16_reg <= src_buf_V_4_4_reg_2689;
        src_buf_V_4_5_reg_2695_pp0_iter16_reg <= src_buf_V_4_5_reg_2695;
        src_buf_V_5_0_reg_2717 <= ret_15_fu_246;
        src_buf_V_5_1_reg_2723 <= max_V_47_fu_250;
        src_buf_V_5_2_reg_2729 <= ret_16_fu_254;
        src_buf_V_5_2_reg_2729_pp0_iter18_reg <= src_buf_V_5_2_reg_2729;
        src_buf_V_5_3_reg_2735 <= max_V_50_fu_258;
        src_buf_V_5_3_reg_2735_pp0_iter18_reg <= src_buf_V_5_3_reg_2735;
        src_buf_V_5_4_reg_2741 <= ret_17_fu_262;
        src_buf_V_5_4_reg_2741_pp0_iter18_reg <= src_buf_V_5_4_reg_2741;
        src_buf_V_5_4_reg_2741_pp0_iter19_reg <= src_buf_V_5_4_reg_2741_pp0_iter18_reg;
        src_buf_V_5_5_reg_2752_pp0_iter18_reg <= src_buf_V_5_5_reg_2752;
        src_buf_V_5_5_reg_2752_pp0_iter19_reg <= src_buf_V_5_5_reg_2752_pp0_iter18_reg;
        src_buf_V_6_0_reg_2784 <= ret_18_fu_266;
        src_buf_V_6_1_reg_2790 <= max_V_53_fu_270;
        src_buf_V_6_2_reg_2796 <= ret_19_fu_274;
        src_buf_V_6_2_reg_2796_pp0_iter21_reg <= src_buf_V_6_2_reg_2796;
        src_buf_V_6_3_reg_2802 <= max_V_55_fu_278;
        src_buf_V_6_3_reg_2802_pp0_iter21_reg <= src_buf_V_6_3_reg_2802;
        src_buf_V_6_5_reg_2485_pp0_iter10_reg <= src_buf_V_6_5_reg_2485_pp0_iter9_reg;
        src_buf_V_6_5_reg_2485_pp0_iter11_reg <= src_buf_V_6_5_reg_2485_pp0_iter10_reg;
        src_buf_V_6_5_reg_2485_pp0_iter12_reg <= src_buf_V_6_5_reg_2485_pp0_iter11_reg;
        src_buf_V_6_5_reg_2485_pp0_iter13_reg <= src_buf_V_6_5_reg_2485_pp0_iter12_reg;
        src_buf_V_6_5_reg_2485_pp0_iter14_reg <= src_buf_V_6_5_reg_2485_pp0_iter13_reg;
        src_buf_V_6_5_reg_2485_pp0_iter15_reg <= src_buf_V_6_5_reg_2485_pp0_iter14_reg;
        src_buf_V_6_5_reg_2485_pp0_iter16_reg <= src_buf_V_6_5_reg_2485_pp0_iter15_reg;
        src_buf_V_6_5_reg_2485_pp0_iter17_reg <= src_buf_V_6_5_reg_2485_pp0_iter16_reg;
        src_buf_V_6_5_reg_2485_pp0_iter18_reg <= src_buf_V_6_5_reg_2485_pp0_iter17_reg;
        src_buf_V_6_5_reg_2485_pp0_iter19_reg <= src_buf_V_6_5_reg_2485_pp0_iter18_reg;
        src_buf_V_6_5_reg_2485_pp0_iter20_reg <= src_buf_V_6_5_reg_2485_pp0_iter19_reg;
        src_buf_V_6_5_reg_2485_pp0_iter21_reg <= src_buf_V_6_5_reg_2485_pp0_iter20_reg;
        src_buf_V_6_5_reg_2485_pp0_iter22_reg <= src_buf_V_6_5_reg_2485_pp0_iter21_reg;
        src_buf_V_6_5_reg_2485_pp0_iter5_reg <= src_buf_V_6_5_reg_2485;
        src_buf_V_6_5_reg_2485_pp0_iter6_reg <= src_buf_V_6_5_reg_2485_pp0_iter5_reg;
        src_buf_V_6_5_reg_2485_pp0_iter7_reg <= src_buf_V_6_5_reg_2485_pp0_iter6_reg;
        src_buf_V_6_5_reg_2485_pp0_iter8_reg <= src_buf_V_6_5_reg_2485_pp0_iter7_reg;
        src_buf_V_6_5_reg_2485_pp0_iter9_reg <= src_buf_V_6_5_reg_2485_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_1_reg_2372 <= ap_sig_allocacmp_col_V_1;
        col_V_1_reg_2372_pp0_iter1_reg <= col_V_1_reg_2372;
        icmp_ln1057_2_reg_2384_pp0_iter1_reg <= icmp_ln1057_2_reg_2384;
        icmp_ln1057_reg_2380 <= icmp_ln1057_fu_958_p2;
        icmp_ln1057_reg_2380_pp0_iter1_reg <= icmp_ln1057_reg_2380;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter10_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter9_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter11_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter10_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter12_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter11_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter13_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter12_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter14_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter13_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter15_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter14_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter15_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter16_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612;
        ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635;
        ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter2_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679;
        ap_phi_reg_pp0_iter2_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_arrayidx486_i182255_load_0_6_reg_600 <= ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600;
        ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_612;
        ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_635;
        ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter3_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter2_buf_cop_V_5_reg_679;
        ap_phi_reg_pp0_iter3_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter2_buf_cop_V_6_reg_623;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635;
        ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter5_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_635;
        ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter6_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter5_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter7_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter6_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter8_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter7_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_646;
        ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_657;
        ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_668;
        ap_phi_reg_pp0_iter9_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter8_buf_cop_V_5_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_10_reg_2548 <= icmp_ln1057_10_fu_1283_p2;
        max_V_78_reg_2543 <= max_V_78_fu_1275_p3;
        src_buf_V_1_5_reg_2537 <= src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_15_reg_2564 <= icmp_ln1057_15_fu_1370_p2;
        max_V_85_reg_2559 <= max_V_85_fu_1363_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_20_reg_2610 <= icmp_ln1057_20_fu_1478_p2;
        max_V_92_reg_2605 <= max_V_92_fu_1471_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_25_reg_2655 <= icmp_ln1057_25_fu_1556_p2;
        max_V_99_reg_2650 <= max_V_99_fu_1548_p3;
        src_buf_V_3_5_reg_2644 <= src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_958_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_2_reg_2384 <= icmp_ln1057_2_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter14_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_32_reg_2706 <= icmp_ln1057_32_fu_1687_p2;
        max_V_109_reg_2701 <= max_V_109_fu_1679_p3;
        src_buf_V_4_5_reg_2695 <= src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_37_reg_2763 <= icmp_ln1057_37_fu_1792_p2;
        max_V_117_reg_2758 <= max_V_117_fu_1785_p3;
        max_V_11_load_reg_2747 <= max_V_11_fu_138;
        src_buf_V_5_5_reg_2752 <= src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_42_reg_2779 <= icmp_ln1057_42_fu_1879_p2;
        max_V_124_reg_2774 <= max_V_124_fu_1872_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_5_reg_2497 <= icmp_ln1057_5_fu_1176_p2;
        max_V_64_reg_2492 <= max_V_64_fu_1168_p3;
        src_buf_V_0_5_reg_2479 <= src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return;
        src_buf_V_6_5_reg_2485 <= src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1061_reg_2428 <= icmp_ln1061_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_104_reg_2660 <= max_V_104_fu_1614_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_107_reg_2666 <= max_V_107_fu_1636_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_114_reg_2711 <= max_V_114_fu_1745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_121_reg_2768 <= max_V_121_fu_1850_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_128_reg_2814 <= max_V_128_fu_1925_p3;
        ret_load_reg_2808 <= ret_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_76_reg_2502 <= max_V_76_fu_1234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_82_reg_2553 <= max_V_82_fu_1341_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_89_reg_2599 <= max_V_89_fu_1418_p3;
        src_buf_V_2_5_reg_2593 <= src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_reg_2380_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_97_reg_2615 <= max_V_97_fu_1505_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_2380_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_col_V_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V_1 = col_V_fu_110;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2248)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_0_address1 = zext_ln573_fu_991_p1;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_0_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_0_address1 = 'bx;
        end
    end else begin
        buf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_0_ce0 = 1'b1;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_0_ce1 = 1'b1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2248)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_0_d1 = mat_dil_a_4236_dout;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_0_d1 = 8'd255;
        end else begin
            buf_V_0_d1 = 'bx;
        end
    end else begin
        buf_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_0_we1 = 1'b1;
    end else begin
        buf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2251)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_1_address1 = zext_ln573_fu_991_p1;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_1_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_1_address1 = 'bx;
        end
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2251)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_1_d1 = mat_dil_a_4236_dout;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_1_d1 = 8'd255;
        end else begin
            buf_V_1_d1 = 'bx;
        end
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_1_we1 = 1'b1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2254)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_2_address1 = zext_ln573_fu_991_p1;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_2_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_2_address1 = 'bx;
        end
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2254)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_2_d1 = mat_dil_a_4236_dout;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_2_d1 = 8'd255;
        end else begin
            buf_V_2_d1 = 'bx;
        end
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_2_we1 = 1'b1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_3_address1 = zext_ln573_fu_991_p1;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_3_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_3_address1 = 'bx;
        end
    end else begin
        buf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_3_ce1 = 1'b1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_3_d1 = mat_dil_a_4236_dout;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_3_d1 = 8'd255;
        end else begin
            buf_V_3_d1 = 'bx;
        end
    end else begin
        buf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_3_we1 = 1'b1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2260)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_4_address1 = zext_ln573_fu_991_p1;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_4_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_4_address1 = 'bx;
        end
    end else begin
        buf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_4_ce1 = 1'b1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2260)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_4_d1 = mat_dil_a_4236_dout;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_4_d1 = 8'd255;
        end else begin
            buf_V_4_d1 = 'bx;
        end
    end else begin
        buf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_4_we1 = 1'b1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2263)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_5_address1 = zext_ln573_fu_991_p1;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_5_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_5_address1 = 'bx;
        end
    end else begin
        buf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_5_ce1 = 1'b1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2263)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_5_d1 = mat_dil_a_4236_dout;
        end else if ((cmp_i_i127_i_read_reg_2334 == 1'd0)) begin
            buf_V_5_d1 = 8'd255;
        end else begin
            buf_V_5_d1 = 'bx;
        end
    end else begin
        buf_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) begin
        buf_V_5_we1 = 1'b1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_252)) begin
        if ((1'b1 == ap_condition_1596)) begin
            buf_V_6_address1 = zext_ln573_fu_991_p1;
        end else if ((1'b1 == ap_condition_1591)) begin
            buf_V_6_address1 = zext_ln573_1_fu_981_p1;
        end else begin
            buf_V_6_address1 = 'bx;
        end
    end else begin
        buf_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((trunc_ln_read_reg_2338 == 3'd6) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd7) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((trunc_ln_read_reg_2338 == 3'd6) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd7) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))))) begin
        buf_V_6_ce1 = 1'b1;
    end else begin
        buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_252)) begin
        if ((1'b1 == ap_condition_1596)) begin
            buf_V_6_d1 = mat_dil_a_4236_dout;
        end else if ((1'b1 == ap_condition_1591)) begin
            buf_V_6_d1 = 8'd255;
        end else begin
            buf_V_6_d1 = 'bx;
        end
    end else begin
        buf_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((trunc_ln_read_reg_2338 == 3'd6) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd7) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((trunc_ln_read_reg_2338 == 3'd6) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd7) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)))))) begin
        buf_V_6_we1 = 1'b1;
    end else begin
        buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op170_read_state2 == 1'b1))) begin
        mat_dil_a_4236_blk_n = mat_dil_a_4236_empty_n;
    end else begin
        mat_dil_a_4236_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op170_read_state2 == 1'b1))) begin
        mat_dil_a_4236_read = 1'b1;
    end else begin
        mat_dil_a_4236_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1061_reg_2428_pp0_iter22_reg == 1'd1))) begin
        mat_ero_4237_blk_n = mat_ero_4237_full_n;
    end else begin
        mat_ero_4237_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1061_reg_2428_pp0_iter22_reg == 1'd1))) begin
        mat_ero_4237_write = 1'b1;
    end else begin
        mat_ero_4237_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln1061_reg_2428_pp0_iter22_reg == 1'd1) & (mat_ero_4237_full_n == 1'b0)) | ((mat_dil_a_4236_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op170_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln1061_reg_2428_pp0_iter22_reg == 1'd1) & (mat_ero_4237_full_n == 1'b0)) | ((mat_dil_a_4236_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op170_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln1061_reg_2428_pp0_iter22_reg == 1'd1) & (mat_ero_4237_full_n == 1'b0)) | ((mat_dil_a_4236_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op170_read_state2 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23 = ((icmp_ln1061_reg_2428_pp0_iter22_reg == 1'd1) & (mat_ero_4237_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((mat_dil_a_4236_empty_n == 1'b0) & (ap_predicate_op170_read_state2 == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_109 = ((cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_1238 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1240 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1251 = ((icmp_ln1057_2_fu_970_p2 == 1'd1) & (cmp_i_i127_i_read_read_fu_282_p2 == 1'd0) & (icmp_ln1057_fu_958_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1591 = (((trunc_ln_read_reg_2338 == 3'd6) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd7) & (cmp_i_i127_i_read_reg_2334 == 1'd0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)));
end

always @ (*) begin
    ap_condition_1596 = (((trunc_ln_read_reg_2338 == 3'd6) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)) | ((trunc_ln_read_reg_2338 == 3'd7) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1)));
end

always @ (*) begin
    ap_condition_2248 = ((trunc_ln_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_2251 = ((trunc_ln_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_2254 = ((trunc_ln_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_2257 = ((trunc_ln_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_2260 = ((trunc_ln_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_2263 = ((trunc_ln_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

always @ (*) begin
    ap_condition_252 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_arrayidx486_i182255_load_0_6_reg_600 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_646 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_657 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_668 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_5_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_6_reg_623 = 'bx;

always @ (*) begin
    ap_predicate_op170_read_state2 = ((cmp_i_i127_i == 1'd1) & (icmp_ln1057_2_reg_2384 == 1'd1) & (icmp_ln1057_reg_2380 == 1'd1));
end

assign buf_V_0_address0 = zext_ln1795_fu_1001_p1;

assign buf_V_1_address0 = zext_ln1795_fu_1001_p1;

assign buf_V_2_address0 = zext_ln1795_fu_1001_p1;

assign buf_V_3_address0 = zext_ln1795_fu_1001_p1;

assign buf_V_4_address0 = zext_ln1795_fu_1001_p1;

assign buf_V_5_address0 = zext_ln1795_fu_1001_p1;

assign buf_V_6_address0 = zext_ln1795_fu_1001_p1;

assign cmp_i_i127_i_read_read_fu_282_p2 = cmp_i_i127_i;

assign cmp_i_i127_i_read_reg_2334 = cmp_i_i127_i;

assign col_V_2_fu_964_p2 = (ap_sig_allocacmp_col_V_1 + 13'd1);

assign icmp_ln1057_10_fu_1283_p2 = ((ret_3_fu_166 < max_V_78_fu_1275_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_11_fu_1324_p2 = ((src_buf_V_1_1_reg_2513 < max_V_79_fu_1319_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_12_fu_1336_p2 = ((src_buf_V_1_2_reg_2519 < max_V_81_fu_1329_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_13_fu_1348_p2 = ((src_buf_V_1_3_reg_2525_pp0_iter7_reg < max_V_82_reg_2553) ? 1'b1 : 1'b0);

assign icmp_ln1057_14_fu_1358_p2 = ((src_buf_V_1_4_reg_2531_pp0_iter7_reg < max_V_84_fu_1352_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_15_fu_1370_p2 = ((src_buf_V_1_5_reg_2537_pp0_iter7_reg < max_V_85_fu_1363_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_16_fu_1398_p2 = ((max_V_2_fu_126 < max_V_87_fu_1393_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_17_fu_1412_p2 = ((ret_6_fu_186 < max_V_88_fu_1404_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_18_fu_1456_p2 = ((src_buf_V_2_1_reg_2569 < max_V_89_reg_2599) ? 1'b1 : 1'b0);

assign icmp_ln1057_19_fu_1466_p2 = ((src_buf_V_2_2_reg_2575 < max_V_91_fu_1460_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_20_fu_1478_p2 = ((src_buf_V_2_3_reg_2581 < max_V_92_fu_1471_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_21_fu_1488_p2 = ((src_buf_V_2_4_reg_2587_pp0_iter10_reg < max_V_94_fu_1483_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_22_fu_1500_p2 = ((src_buf_V_2_5_reg_2593_pp0_iter10_reg < max_V_95_fu_1493_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_23_fu_1530_p2 = ((max_V_5_fu_130 < max_V_97_reg_2615) ? 1'b1 : 1'b0);

assign icmp_ln1057_24_fu_1542_p2 = ((ret_9_fu_206 < max_V_98_fu_1535_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_25_fu_1556_p2 = ((max_V_36_fu_210 < max_V_99_fu_1548_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_26_fu_1597_p2 = ((src_buf_V_3_2_reg_2626 < max_V_101_fu_1592_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_27_fu_1609_p2 = ((src_buf_V_3_3_reg_2632 < max_V_102_fu_1602_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_28_fu_1621_p2 = ((src_buf_V_3_4_reg_2638_pp0_iter13_reg < max_V_104_reg_2660) ? 1'b1 : 1'b0);

assign icmp_ln1057_29_fu_1631_p2 = ((src_buf_V_3_5_reg_2644_pp0_iter13_reg < max_V_105_fu_1625_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_2_fu_970_p2 = ((zext_ln1057_fu_950_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1057_30_fu_1661_p2 = ((max_V_8_fu_134 < max_V_107_reg_2666) ? 1'b1 : 1'b0);

assign icmp_ln1057_31_fu_1673_p2 = ((ret_12_fu_226 < max_V_108_fu_1666_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_32_fu_1687_p2 = ((max_V_42_fu_230 < max_V_109_fu_1679_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_33_fu_1728_p2 = ((src_buf_V_4_2_reg_2677 < max_V_111_fu_1723_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_34_fu_1740_p2 = ((src_buf_V_4_3_reg_2683 < max_V_112_fu_1733_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_35_fu_1770_p2 = ((src_buf_V_4_4_reg_2689_pp0_iter16_reg < max_V_114_reg_2711) ? 1'b1 : 1'b0);

assign icmp_ln1057_36_fu_1780_p2 = ((src_buf_V_4_5_reg_2695_pp0_iter16_reg < max_V_115_fu_1774_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_37_fu_1792_p2 = ((max_V_11_fu_138 < max_V_117_fu_1785_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_38_fu_1833_p2 = ((src_buf_V_5_0_reg_2717 < max_V_118_fu_1828_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_39_fu_1845_p2 = ((src_buf_V_5_1_reg_2723 < max_V_119_fu_1838_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_3_fu_1148_p2 = ((max_V_17_fu_146 < max_V_fu_118) ? 1'b1 : 1'b0);

assign icmp_ln1057_40_fu_1857_p2 = ((src_buf_V_5_2_reg_2729_pp0_iter18_reg < max_V_121_reg_2768) ? 1'b1 : 1'b0);

assign icmp_ln1057_41_fu_1867_p2 = ((src_buf_V_5_3_reg_2735_pp0_iter18_reg < max_V_122_fu_1861_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_42_fu_1879_p2 = ((src_buf_V_5_4_reg_2741_pp0_iter18_reg < max_V_124_fu_1872_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_43_fu_1907_p2 = ((src_buf_V_5_5_reg_2752_pp0_iter19_reg < max_V_125_fu_1902_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_44_fu_1919_p2 = ((max_V_14_fu_142 < max_V_127_fu_1912_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_45_fu_1965_p2 = ((src_buf_V_6_0_reg_2784 < max_V_128_reg_2814) ? 1'b1 : 1'b0);

assign icmp_ln1057_46_fu_1975_p2 = ((src_buf_V_6_1_reg_2790 < max_V_129_fu_1969_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_47_fu_1987_p2 = ((src_buf_V_6_2_reg_2796 < max_V_131_fu_1980_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_48_fu_1997_p2 = ((src_buf_V_6_3_reg_2802_pp0_iter21_reg < max_V_132_fu_1992_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_49_fu_2009_p2 = ((ret_load_reg_2808_pp0_iter21_reg < max_V_134_fu_2002_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_4_fu_1162_p2 = ((ret_1_fu_150 < max_V_61_fu_1154_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_50_fu_2021_p2 = ((src_buf_V_6_5_reg_2485_pp0_iter22_reg < max_V_135_reg_2830) ? 1'b1 : 1'b0);

assign icmp_ln1057_5_fu_1176_p2 = ((max_V_20_fu_154 < max_V_64_fu_1168_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_6_fu_1217_p2 = ((src_buf_V_0_3_reg_2467 < max_V_69_fu_1212_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_7_fu_1229_p2 = ((src_buf_V_0_4_reg_2473 < max_V_72_fu_1222_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_8_fu_1259_p2 = ((src_buf_V_0_5_reg_2479_pp0_iter5_reg < max_V_76_reg_2502) ? 1'b1 : 1'b0);

assign icmp_ln1057_9_fu_1269_p2 = ((max_V_1_fu_122 < max_V_77_fu_1263_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_958_p2 = ((zext_ln1057_1_fu_954_p1 < op2_assign_1) ? 1'b1 : 1'b0);

assign icmp_ln1061_fu_1011_p2 = ((col_V_1_reg_2372_pp0_iter1_reg > 13'd2) ? 1'b1 : 1'b0);

assign mat_ero_4237_din = ((icmp_ln1057_50_fu_2021_p2[0:0] == 1'b1) ? src_buf_V_6_5_reg_2485_pp0_iter22_reg : max_V_135_reg_2830);

assign max_V_101_fu_1592_p3 = ((icmp_ln1057_25_reg_2655[0:0] == 1'b1) ? src_buf_V_3_1_reg_2621 : max_V_99_reg_2650);

assign max_V_102_fu_1602_p3 = ((icmp_ln1057_26_fu_1597_p2[0:0] == 1'b1) ? src_buf_V_3_2_reg_2626 : max_V_101_fu_1592_p3);

assign max_V_104_fu_1614_p3 = ((icmp_ln1057_27_fu_1609_p2[0:0] == 1'b1) ? src_buf_V_3_3_reg_2632 : max_V_102_fu_1602_p3);

assign max_V_105_fu_1625_p3 = ((icmp_ln1057_28_fu_1621_p2[0:0] == 1'b1) ? src_buf_V_3_4_reg_2638_pp0_iter13_reg : max_V_104_reg_2660);

assign max_V_107_fu_1636_p3 = ((icmp_ln1057_29_fu_1631_p2[0:0] == 1'b1) ? src_buf_V_3_5_reg_2644_pp0_iter13_reg : max_V_105_fu_1625_p3);

assign max_V_108_fu_1666_p3 = ((icmp_ln1057_30_fu_1661_p2[0:0] == 1'b1) ? max_V_8_fu_134 : max_V_107_reg_2666);

assign max_V_109_fu_1679_p3 = ((icmp_ln1057_31_fu_1673_p2[0:0] == 1'b1) ? ret_12_fu_226 : max_V_108_fu_1666_p3);

assign max_V_111_fu_1723_p3 = ((icmp_ln1057_32_reg_2706[0:0] == 1'b1) ? src_buf_V_4_1_reg_2672 : max_V_109_reg_2701);

assign max_V_112_fu_1733_p3 = ((icmp_ln1057_33_fu_1728_p2[0:0] == 1'b1) ? src_buf_V_4_2_reg_2677 : max_V_111_fu_1723_p3);

assign max_V_114_fu_1745_p3 = ((icmp_ln1057_34_fu_1740_p2[0:0] == 1'b1) ? src_buf_V_4_3_reg_2683 : max_V_112_fu_1733_p3);

assign max_V_115_fu_1774_p3 = ((icmp_ln1057_35_fu_1770_p2[0:0] == 1'b1) ? src_buf_V_4_4_reg_2689_pp0_iter16_reg : max_V_114_reg_2711);

assign max_V_117_fu_1785_p3 = ((icmp_ln1057_36_fu_1780_p2[0:0] == 1'b1) ? src_buf_V_4_5_reg_2695_pp0_iter16_reg : max_V_115_fu_1774_p3);

assign max_V_118_fu_1828_p3 = ((icmp_ln1057_37_reg_2763[0:0] == 1'b1) ? max_V_11_load_reg_2747 : max_V_117_reg_2758);

assign max_V_119_fu_1838_p3 = ((icmp_ln1057_38_fu_1833_p2[0:0] == 1'b1) ? src_buf_V_5_0_reg_2717 : max_V_118_fu_1828_p3);

assign max_V_121_fu_1850_p3 = ((icmp_ln1057_39_fu_1845_p2[0:0] == 1'b1) ? src_buf_V_5_1_reg_2723 : max_V_119_fu_1838_p3);

assign max_V_122_fu_1861_p3 = ((icmp_ln1057_40_fu_1857_p2[0:0] == 1'b1) ? src_buf_V_5_2_reg_2729_pp0_iter18_reg : max_V_121_reg_2768);

assign max_V_124_fu_1872_p3 = ((icmp_ln1057_41_fu_1867_p2[0:0] == 1'b1) ? src_buf_V_5_3_reg_2735_pp0_iter18_reg : max_V_122_fu_1861_p3);

assign max_V_125_fu_1902_p3 = ((icmp_ln1057_42_reg_2779[0:0] == 1'b1) ? src_buf_V_5_4_reg_2741_pp0_iter19_reg : max_V_124_reg_2774);

assign max_V_127_fu_1912_p3 = ((icmp_ln1057_43_fu_1907_p2[0:0] == 1'b1) ? src_buf_V_5_5_reg_2752_pp0_iter19_reg : max_V_125_fu_1902_p3);

assign max_V_128_fu_1925_p3 = ((icmp_ln1057_44_fu_1919_p2[0:0] == 1'b1) ? max_V_14_fu_142 : max_V_127_fu_1912_p3);

assign max_V_129_fu_1969_p3 = ((icmp_ln1057_45_fu_1965_p2[0:0] == 1'b1) ? src_buf_V_6_0_reg_2784 : max_V_128_reg_2814);

assign max_V_131_fu_1980_p3 = ((icmp_ln1057_46_fu_1975_p2[0:0] == 1'b1) ? src_buf_V_6_1_reg_2790 : max_V_129_fu_1969_p3);

assign max_V_132_fu_1992_p3 = ((icmp_ln1057_47_reg_2825[0:0] == 1'b1) ? src_buf_V_6_2_reg_2796_pp0_iter21_reg : max_V_131_reg_2820);

assign max_V_134_fu_2002_p3 = ((icmp_ln1057_48_fu_1997_p2[0:0] == 1'b1) ? src_buf_V_6_3_reg_2802_pp0_iter21_reg : max_V_132_fu_1992_p3);

assign max_V_135_fu_2014_p3 = ((icmp_ln1057_49_fu_2009_p2[0:0] == 1'b1) ? ret_load_reg_2808_pp0_iter21_reg : max_V_134_fu_2002_p3);

assign max_V_61_fu_1154_p3 = ((icmp_ln1057_3_fu_1148_p2[0:0] == 1'b1) ? max_V_17_fu_146 : max_V_fu_118);

assign max_V_64_fu_1168_p3 = ((icmp_ln1057_4_fu_1162_p2[0:0] == 1'b1) ? ret_1_fu_150 : max_V_61_fu_1154_p3);

assign max_V_69_fu_1212_p3 = ((icmp_ln1057_5_reg_2497[0:0] == 1'b1) ? src_buf_V_0_2_reg_2462 : max_V_64_reg_2492);

assign max_V_72_fu_1222_p3 = ((icmp_ln1057_6_fu_1217_p2[0:0] == 1'b1) ? src_buf_V_0_3_reg_2467 : max_V_69_fu_1212_p3);

assign max_V_76_fu_1234_p3 = ((icmp_ln1057_7_fu_1229_p2[0:0] == 1'b1) ? src_buf_V_0_4_reg_2473 : max_V_72_fu_1222_p3);

assign max_V_77_fu_1263_p3 = ((icmp_ln1057_8_fu_1259_p2[0:0] == 1'b1) ? src_buf_V_0_5_reg_2479_pp0_iter5_reg : max_V_76_reg_2502);

assign max_V_78_fu_1275_p3 = ((icmp_ln1057_9_fu_1269_p2[0:0] == 1'b1) ? max_V_1_fu_122 : max_V_77_fu_1263_p3);

assign max_V_79_fu_1319_p3 = ((icmp_ln1057_10_reg_2548[0:0] == 1'b1) ? src_buf_V_1_0_reg_2508 : max_V_78_reg_2543);

assign max_V_81_fu_1329_p3 = ((icmp_ln1057_11_fu_1324_p2[0:0] == 1'b1) ? src_buf_V_1_1_reg_2513 : max_V_79_fu_1319_p3);

assign max_V_82_fu_1341_p3 = ((icmp_ln1057_12_fu_1336_p2[0:0] == 1'b1) ? src_buf_V_1_2_reg_2519 : max_V_81_fu_1329_p3);

assign max_V_84_fu_1352_p3 = ((icmp_ln1057_13_fu_1348_p2[0:0] == 1'b1) ? src_buf_V_1_3_reg_2525_pp0_iter7_reg : max_V_82_reg_2553);

assign max_V_85_fu_1363_p3 = ((icmp_ln1057_14_fu_1358_p2[0:0] == 1'b1) ? src_buf_V_1_4_reg_2531_pp0_iter7_reg : max_V_84_fu_1352_p3);

assign max_V_87_fu_1393_p3 = ((icmp_ln1057_15_reg_2564[0:0] == 1'b1) ? src_buf_V_1_5_reg_2537_pp0_iter8_reg : max_V_85_reg_2559);

assign max_V_88_fu_1404_p3 = ((icmp_ln1057_16_fu_1398_p2[0:0] == 1'b1) ? max_V_2_fu_126 : max_V_87_fu_1393_p3);

assign max_V_89_fu_1418_p3 = ((icmp_ln1057_17_fu_1412_p2[0:0] == 1'b1) ? ret_6_fu_186 : max_V_88_fu_1404_p3);

assign max_V_91_fu_1460_p3 = ((icmp_ln1057_18_fu_1456_p2[0:0] == 1'b1) ? src_buf_V_2_1_reg_2569 : max_V_89_reg_2599);

assign max_V_92_fu_1471_p3 = ((icmp_ln1057_19_fu_1466_p2[0:0] == 1'b1) ? src_buf_V_2_2_reg_2575 : max_V_91_fu_1460_p3);

assign max_V_94_fu_1483_p3 = ((icmp_ln1057_20_reg_2610[0:0] == 1'b1) ? src_buf_V_2_3_reg_2581_pp0_iter10_reg : max_V_92_reg_2605);

assign max_V_95_fu_1493_p3 = ((icmp_ln1057_21_fu_1488_p2[0:0] == 1'b1) ? src_buf_V_2_4_reg_2587_pp0_iter10_reg : max_V_94_fu_1483_p3);

assign max_V_97_fu_1505_p3 = ((icmp_ln1057_22_fu_1500_p2[0:0] == 1'b1) ? src_buf_V_2_5_reg_2593_pp0_iter10_reg : max_V_95_fu_1493_p3);

assign max_V_98_fu_1535_p3 = ((icmp_ln1057_23_fu_1530_p2[0:0] == 1'b1) ? max_V_5_fu_130 : max_V_97_reg_2615);

assign max_V_99_fu_1548_p3 = ((icmp_ln1057_24_fu_1542_p2[0:0] == 1'b1) ? ret_9_fu_206 : max_V_98_fu_1535_p3);

assign trunc_ln_read_reg_2338 = trunc_ln;

assign zext_ln1057_1_fu_954_p1 = ap_sig_allocacmp_col_V_1;

assign zext_ln1057_fu_950_p1 = ap_sig_allocacmp_col_V_1;

assign zext_ln1795_fu_1001_p1 = col_V_1_reg_2372_pp0_iter1_reg;

assign zext_ln573_1_fu_981_p1 = col_V_1_reg_2372;

assign zext_ln573_fu_991_p1 = col_V_1_reg_2372;

endmodule //reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop
