Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 02:48:30 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.878        0.000                      0                 1547        0.081        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.878        0.000                      0                 1543        0.081        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.837        0.000                      0                    4        0.935        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.367ns  (logic 60.500ns (58.530%)  route 42.867ns (41.470%))
  Logic Levels:           328  (CARRY4=287 LUT2=2 LUT3=31 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.664   106.450    sm/M_alum_out[0]
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.600 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.816   107.416    sm/brams/override_address[0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.356   107.772 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.744   108.516    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.394    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.394    
                         arrival time                        -108.516    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.231ns  (logic 60.472ns (58.579%)  route 42.759ns (41.421%))
  Logic Levels:           328  (CARRY4=287 LUT2=2 LUT3=31 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.664   106.450    sm/M_alum_out[0]
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.600 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.816   107.416    sm/brams/override_address[0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I0_O)        0.328   107.744 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.637   108.380    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.381    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.799ns  (logic 60.562ns (58.913%)  route 42.237ns (41.087%))
  Logic Levels:           329  (CARRY4=287 LUT2=3 LUT3=31 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   105.796    sm/M_alum_out[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.914 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.610   106.524    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.326   106.850 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.473   107.323    sm/D_states_q[1]_i_5_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.447 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502   107.949    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444   115.960    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)       -0.047   116.137    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                        -107.949    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.678ns  (logic 60.562ns (58.982%)  route 42.116ns (41.018%))
  Logic Levels:           329  (CARRY4=287 LUT2=3 LUT3=31 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   105.796    sm/M_alum_out[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.914 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.610   106.524    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.326   106.850 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.474   107.324    sm/D_states_q[1]_i_5_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.448 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.827    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444   115.960    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)       -0.081   116.103    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.103    
                         arrival time                        -107.827    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.457ns  (logic 60.562ns (59.110%)  route 41.895ns (40.890%))
  Logic Levels:           329  (CARRY4=287 LUT2=3 LUT3=31 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   105.796    sm/M_alum_out[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.914 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.610   106.524    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.326   106.850 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.633   107.482    sm/D_states_q[1]_i_5_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.606 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.606    sm/D_states_d__0[1]
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444   115.960    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)        0.029   116.213    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -107.607    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.276ns  (logic 60.242ns (58.902%)  route 42.034ns (41.098%))
  Logic Levels:           328  (CARRY4=287 LUT2=2 LUT3=31 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.406   106.192    sm/M_alum_out[0]
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.124   106.316 r  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.502   106.818    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124   106.942 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.483   107.425    sm/D_states_d__0[7]
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447   115.963    sm/clk
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X40Y6          FDSE (Setup_fdse_C_D)       -0.062   116.053    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.053    
                         arrival time                        -107.425    
  -------------------------------------------------------------------
                         slack                                  8.628    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.395ns  (logic 60.562ns (59.145%)  route 41.833ns (40.855%))
  Logic Levels:           329  (CARRY4=287 LUT2=3 LUT3=31 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   105.796    sm/M_alum_out[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.914 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.472   106.386    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.326   106.712 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.709   107.420    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.544 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.544    sm/D_states_d__0[2]
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.029   116.254    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.254    
                         arrival time                        -107.545    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.295ns  (logic 60.562ns (59.203%)  route 41.733ns (40.797%))
  Logic Levels:           329  (CARRY4=287 LUT2=3 LUT3=31 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   105.796    sm/M_alum_out[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.914 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.495   106.408    sm/D_states_q[4]_i_8_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.326   106.734 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.586   107.321    sm/D_states_q[4]_i_2_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124   107.445 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   107.445    sm/D_states_d__0[4]
    SLICE_X38Y5          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    sm/clk
    SLICE_X38Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y5          FDSE (Setup_fdse_C_D)        0.077   116.190    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.190    
                         arrival time                        -107.445    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.215ns  (logic 60.268ns (58.962%)  route 41.947ns (41.038%))
  Logic Levels:           328  (CARRY4=287 LUT2=2 LUT3=31 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.406   106.192    sm/M_alum_out[0]
    SLICE_X46Y4          LUT5 (Prop_lut5_I4_O)        0.124   106.316 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.898   107.214    sm/D_states_q[7]_i_11_n_0
    SLICE_X40Y6          LUT4 (Prop_lut4_I1_O)        0.150   107.364 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   107.364    sm/D_states_d__0[6]
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447   115.963    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.047   116.162    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.162    
                         arrival time                        -107.364    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.297ns  (logic 60.562ns (59.202%)  route 41.735ns (40.798%))
  Logic Levels:           329  (CARRY4=287 LUT2=3 LUT3=31 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          2.375     7.980    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.104 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.610     8.714    sm/D_game_tick_q_i_29_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.838 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.808     9.646    sm/ram_reg_i_145_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.024    10.794    L_reg/M_sm_ra1[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.918 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.808    11.726    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    11.850 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.570    12.420    sm/M_alum_a[31]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.544    alum/S[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.076 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.076    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.190    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.304    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.418    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.532    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.646    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.009    13.769    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.154 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.928    15.082    alum/temp_out0[31]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.926 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.043 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.043    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.160 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.160    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.277 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.286    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.403 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.403    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.520 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.520    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.637 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.637    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.754 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.911 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.064    17.975    alum/temp_out0[30]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.307 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.307    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.857 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.857    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.971 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.971    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.085 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.085    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.199 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.199    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.313 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.427    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.541 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    19.550    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.821 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.067    20.888    alum/temp_out0[29]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.217 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.217    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.767 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.767    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.881    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.995 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.995    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.109 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.109    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.223 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    22.232    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.346 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.346    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.460 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.460    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.574 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.574    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.731 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.126    23.857    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.186 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.186    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.736 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.736    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.850 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.850    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.964 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.964    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.078 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.078    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.192 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.201    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.315 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.315    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.429 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.429    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.543 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.543    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.700 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.081    26.781    alum/temp_out0[27]
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.110 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.110    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.660 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.660    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.774 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.774    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.888 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.011    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.125    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.353    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.467    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.624 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.827    29.450    alum/temp_out0[26]
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.779 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.779    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.329 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.329    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.443 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.009    30.452    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.566 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.566    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.680 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.680    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.794 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.908 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.908    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.022 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.022    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.136    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.293 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.929    32.223    alum/temp_out0[25]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    32.552 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.552    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.102 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.102    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.216 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.216    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.330 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    33.339    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.453 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.453    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.567 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.567    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.681 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.681    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.795 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.795    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.909 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.909    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.066 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.117    35.182    alum/temp_out0[24]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.511 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.511    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.161 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.161    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.278 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.287    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.404 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.404    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.521 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.521    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.638 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.638    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.755 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.912 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.920    37.832    alum/temp_out0[23]
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.332    38.164 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.714 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.714    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.828 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.828    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.951    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.065 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.065    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.179 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.179    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.293 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.293    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.407 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.407    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.521 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.521    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.678 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.127    40.805    alum/temp_out0[22]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.134 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.134    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.667 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.667    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.784 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.784    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.901 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.910    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.027 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.027    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.144 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.144    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.261 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.261    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.378 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.378    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.495 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.495    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.652 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.044    43.696    alum/temp_out0[21]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.028 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.028    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.578 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.578    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.815    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    46.649    alum/temp_out0[20]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    46.978 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.978    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.528 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.528    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.642 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.642    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.756 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    47.765    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.993    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.107    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.221    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.492 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.880    49.372    alum/temp_out0[19]
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329    49.701 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.251 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    50.260    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.374 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.374    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.488 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.488    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.602 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.602    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.716 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.716    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.830 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.830    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.944 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.944    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.058 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.215 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.928    52.143    alum/temp_out0[18]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.472 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.472    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.022 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.031    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.145 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.145    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.259 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.259    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.373 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.373    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.487 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.487    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.601 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.986 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.948    54.934    alum/temp_out0[17]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.329    55.263 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.263    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.796 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.009    55.805    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.922 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.922    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.039 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.039    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.156 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.156    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.273 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.273    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.507 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.507    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.624 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.624    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.781 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.213    57.994    alum/temp_out0[16]
    SLICE_X49Y22         LUT3 (Prop_lut3_I0_O)        0.332    58.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    59.113    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.227 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.227    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.341 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.341    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.455 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.455    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.569 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.569    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.683 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.683    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.840 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.133    60.973    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    61.302 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.302    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.852 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.852    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.966 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.080 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.080    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.194 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.009    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.431    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.545 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.659 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.659    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.816 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.268    64.085    alum/temp_out0[14]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.414 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.414    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.964 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.964    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.078 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.078    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.192 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.192    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.306 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.306    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.420 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.420    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.534 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.534    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.648 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.648    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.762 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.762    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.068    66.986    alum/temp_out0[13]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.329    67.315 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.315    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.866 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.866    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.979 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.979    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.207 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.207    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.321 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.321    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.435 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.435    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.549 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.549    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.663 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.663    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.820 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.984    69.805    alum/temp_out0[12]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.134 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.134    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.784 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.784    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.901 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.901    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.018 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.135 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.135    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.252 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.252    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.369 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.369    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.486 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.486    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.643 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.066    72.709    alum/temp_out0[11]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.332    73.041 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.041    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.591 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.591    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.705 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.705    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.819 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.819    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.933 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.047 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.047    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.161 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.161    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.275 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.275    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.389 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.389    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.546 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.108    75.654    alum/temp_out0[10]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.983 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.983    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.516 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.218 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.218    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.335 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.335    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.492 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.095    78.587    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    78.919 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.317 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.317    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.431 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.431    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.545 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.545    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.659 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.659    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.773 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.773    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.887 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.887    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.001 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.001    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.115 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.115    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.272 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.263    alum/temp_out0[8]
    SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.592 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.592    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.142 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.097 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    84.002    alum/temp_out0[7]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.331 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.331    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.881 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.881    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.995 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.995    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.109 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.109    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.223 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.223    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.337 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.337    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.451 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.451    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.565 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.565    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.679 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.836 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.985    86.821    alum/temp_out0[6]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.150 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.150    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.700 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.700    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.814 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.814    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.928 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.042 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.156 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.156    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.270 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.270    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.384 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.384    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.498 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.498    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.655 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.930    89.585    alum/temp_out0[5]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.914 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.914    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.447 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.447    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.564 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.564    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.681 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.681    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.798 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.915 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.915    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.032 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.149 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.149    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.266 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.266    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.423 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.968    92.390    alum/temp_out0[4]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.722 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.722    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.272 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.272    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.386 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.386    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.500 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.500    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.614 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.728 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.842 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.842    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.956 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.956    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.070 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.070    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.227 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.284    alum/temp_out0[3]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.613 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.613    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.163 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.163    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.277 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.391 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.391    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.505 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.505    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.619 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.619    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.733 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.733    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.847 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.847    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.961 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.961    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.118 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.909    98.026    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.355 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.355    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.905 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.905    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.019 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.019    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.133 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.133    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.247 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.247    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.361 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.361    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.475 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.475    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.589 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.589    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.703 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.860 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.967   100.828    alum/temp_out0[1]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.628   103.290    sm/temp_out0[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.619 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X34Y14         LUT4 (Prop_lut4_I1_O)        0.124   104.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   104.662    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.786 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.009   105.796    sm/M_alum_out[0]
    SLICE_X35Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.914 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.472   106.386    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.326   106.712 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.611   107.322    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.446 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.446    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.031   116.256    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.256    
                         arrival time                        -107.446    
  -------------------------------------------------------------------
                         slack                                  8.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.198%)  route 0.284ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.198%)  route 0.284ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.198%)  route 0.284ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.198%)  route 0.284ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.950    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.950    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.950    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.950    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.118%)  route 0.285ns (66.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr2/clk
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.933    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.118%)  route 0.285ns (66.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr2/clk
    SLICE_X39Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.933    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y5    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y5    D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y17   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y17   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y17   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.837ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.932ns (15.954%)  route 4.910ns (84.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.812     8.417    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.150     8.567 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.449    10.016    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.648    10.990    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                104.837    

Slack (MET) :             104.837ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.932ns (15.954%)  route 4.910ns (84.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.812     8.417    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.150     8.567 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.449    10.016    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.648    10.990    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                104.837    

Slack (MET) :             104.837ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.932ns (15.954%)  route 4.910ns (84.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.812     8.417    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.150     8.567 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.449    10.016    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.648    10.990    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                104.837    

Slack (MET) :             104.837ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.932ns (15.954%)  route 4.910ns (84.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         2.812     8.417    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.150     8.567 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.449    10.016    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.342 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.648    10.990    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                104.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.674     2.322    sm/D_states_q[6]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.367 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.244     2.611    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.674     2.322    sm/D_states_q[6]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.367 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.244     2.611    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.674     2.322    sm/D_states_q[6]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.367 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.244     2.611    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk
    SLICE_X40Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.674     2.322    sm/D_states_q[6]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.367 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.244     2.611    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.935    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.119ns  (logic 11.997ns (32.319%)  route 25.122ns (67.681%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.040    34.891    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.124    35.015 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.700    38.715    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.270 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.270    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.096ns  (logic 12.242ns (33.001%)  route 24.854ns (66.999%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.975    34.826    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.152    34.978 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.497    38.474    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.247 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.247    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.999ns  (logic 11.994ns (32.418%)  route 25.005ns (67.582%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.989    34.840    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    34.964 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.633    38.597    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.150 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.150    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.889ns  (logic 12.230ns (33.152%)  route 24.660ns (66.848%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.774    34.625    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.150    34.775 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.504    38.278    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.041 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.041    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.823ns  (logic 11.198ns (30.409%)  route 25.626ns (69.591%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.693     7.362    L_reg/M_sm_pac[6]
    SLICE_X60Y12         LUT5 (Prop_lut5_I1_O)        0.148     7.510 r  L_reg/L_63447144_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.638     8.148    L_reg/L_63447144_remainder0_carry_i_27_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.328     8.476 f  L_reg/L_63447144_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.058     9.535    L_reg/L_63447144_remainder0_carry_i_13_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.687 f  L_reg/L_63447144_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.530    10.216    L_reg/L_63447144_remainder0_carry_i_15_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.332    10.548 r  L_reg/L_63447144_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.661    11.209    L_reg/L_63447144_remainder0_carry_i_8_n_0
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.333 r  L_reg/L_63447144_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.523    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  aseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    aseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 f  aseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.218    13.438    L_reg/L_63447144_remainder0[7]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.306    13.744 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.146    14.891    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.015 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.617    15.631    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.755 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.998    16.754    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I2_O)        0.152    16.906 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.828    17.733    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.087 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.321    19.409    L_reg/i__carry_i_11_n_0
    SLICE_X58Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.757 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.554    20.311    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.818 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.818    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.932    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.245 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.320    22.565    L_reg/L_63447144_remainder0_inferred__1/i__carry__2[3]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.306    22.871 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.305    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.429 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.616    24.045    L_reg/i__carry_i_14_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.118    24.163 r  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.877    25.040    L_reg/i__carry_i_25_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.326    25.366 r  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.461    26.827    L_reg/i__carry_i_14_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    26.951 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.997    27.949    L_reg/i__carry_i_9_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.124    28.073 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.519    28.592    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.977 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.977    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.091    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.205    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.427 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.248    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.299    30.547 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    32.436    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.560 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    33.380    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I4_O)        0.124    33.504 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.445    33.949    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.150    34.099 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.097    38.196    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.974 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.974    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.806ns  (logic 11.985ns (32.563%)  route 24.820ns (67.437%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.975    34.826    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124    34.950 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.463    38.413    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.957 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.957    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.393ns  (logic 12.224ns (33.590%)  route 24.169ns (66.410%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.040    34.891    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.153    35.044 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.746    37.790    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.544 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.544    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.381ns  (logic 10.967ns (30.145%)  route 25.414ns (69.855%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.693     7.362    L_reg/M_sm_pac[6]
    SLICE_X60Y12         LUT5 (Prop_lut5_I1_O)        0.148     7.510 r  L_reg/L_63447144_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.638     8.148    L_reg/L_63447144_remainder0_carry_i_27_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.328     8.476 f  L_reg/L_63447144_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.058     9.535    L_reg/L_63447144_remainder0_carry_i_13_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.687 f  L_reg/L_63447144_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.530    10.216    L_reg/L_63447144_remainder0_carry_i_15_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.332    10.548 r  L_reg/L_63447144_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.661    11.209    L_reg/L_63447144_remainder0_carry_i_8_n_0
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.333 r  L_reg/L_63447144_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.523    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  aseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    aseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 f  aseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.218    13.438    L_reg/L_63447144_remainder0[7]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.306    13.744 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.146    14.891    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.015 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.617    15.631    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.755 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.998    16.754    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I2_O)        0.152    16.906 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.828    17.733    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.087 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.321    19.409    L_reg/i__carry_i_11_n_0
    SLICE_X58Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.757 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.554    20.311    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.818 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.818    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.932    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.245 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.320    22.565    L_reg/L_63447144_remainder0_inferred__1/i__carry__2[3]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.306    22.871 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.305    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.429 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.616    24.045    L_reg/i__carry_i_14_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.118    24.163 r  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.877    25.040    L_reg/i__carry_i_25_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.326    25.366 r  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.461    26.827    L_reg/i__carry_i_14_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    26.951 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.997    27.949    L_reg/i__carry_i_9_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.124    28.073 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.519    28.592    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.977 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.977    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.091    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.205    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.427 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.248    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.299    30.547 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.387    31.866    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.124    31.990 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.789    32.779    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.124    32.903 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.149    34.052    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.124    34.176 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.782    37.958    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.532 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.532    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.205ns  (logic 10.962ns (30.278%)  route 25.243ns (69.722%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=4 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.693     7.362    L_reg/M_sm_pac[6]
    SLICE_X60Y12         LUT5 (Prop_lut5_I1_O)        0.148     7.510 r  L_reg/L_63447144_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.638     8.148    L_reg/L_63447144_remainder0_carry_i_27_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.328     8.476 f  L_reg/L_63447144_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.058     9.535    L_reg/L_63447144_remainder0_carry_i_13_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.687 f  L_reg/L_63447144_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.530    10.216    L_reg/L_63447144_remainder0_carry_i_15_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.332    10.548 r  L_reg/L_63447144_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.661    11.209    L_reg/L_63447144_remainder0_carry_i_8_n_0
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.333 r  L_reg/L_63447144_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.523    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  aseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    aseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 f  aseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.218    13.438    L_reg/L_63447144_remainder0[7]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.306    13.744 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.146    14.891    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.015 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.617    15.631    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.755 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.998    16.754    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I2_O)        0.152    16.906 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.828    17.733    L_reg/i__carry_i_20__0_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.087 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.321    19.409    L_reg/i__carry_i_11_n_0
    SLICE_X58Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.757 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.554    20.311    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.818 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.818    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.932    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.245 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.320    22.565    L_reg/L_63447144_remainder0_inferred__1/i__carry__2[3]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.306    22.871 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.305    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.429 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.616    24.045    L_reg/i__carry_i_14_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.118    24.163 r  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.877    25.040    L_reg/i__carry_i_25_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.326    25.366 r  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.461    26.827    L_reg/i__carry_i_14_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    26.951 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.997    27.949    L_reg/i__carry_i_9_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I1_O)        0.124    28.073 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.519    28.592    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[2]
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.977 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.977    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.091    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.205    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.427 f  aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.248    aseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.299    30.547 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.479 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    32.436    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.560 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.809    33.369    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124    33.493 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.485    33.978    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y10         LUT4 (Prop_lut4_I0_O)        0.124    34.102 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.685    37.788    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.356 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.356    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.104ns  (logic 11.992ns (33.214%)  route 24.112ns (66.786%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.880     7.549    L_reg/M_sm_timer[9]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.673 r  L_reg/L_63447144_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.813     8.487    L_reg/L_63447144_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.611 f  L_reg/L_63447144_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.440    10.051    L_reg/L_63447144_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I2_O)        0.152    10.203 f  L_reg/L_63447144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.885    L_reg/L_63447144_remainder0_carry_i_20__1_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.360    11.245 r  L_reg/L_63447144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.107    12.352    L_reg/L_63447144_remainder0_carry_i_10__1_n_0
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.678 r  L_reg/L_63447144_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.678    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.228 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.228    timerseg_driver/decimal_renderer/L_63447144_remainder0_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.056    14.506    L_reg/L_63447144_remainder0_3[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.327    14.833 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.335    16.168    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    16.500 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.148    17.318 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.601    17.919    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.320    18.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.834    19.073    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.354    19.427 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.714    20.141    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.328    20.469 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.528    20.996    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.503 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.617 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.930 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.932    L_reg/L_63447144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.306    23.238 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    24.038    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.124    24.162 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.396    25.558    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.149    25.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.910    26.616    L_reg/i__carry_i_13__3_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.356    26.972 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    27.776    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.328    28.104 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.464    28.568    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    28.688 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    29.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    30.206 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    30.215    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.329 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.329    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.642 r  timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    31.503    timerseg_driver/decimal_renderer/L_63447144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.306    31.809 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.960    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    32.084 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    32.925    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.124    33.049 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.727    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    33.851 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.774    34.625    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.124    34.749 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.956    37.704    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.255 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.255    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.433ns (66.543%)  route 0.721ns (33.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X65Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.363     2.034    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.079 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.436    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.684 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.684    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.431ns (65.096%)  route 0.767ns (34.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X65Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.361     2.032    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.077 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.483    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.728 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.728    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.469ns (66.090%)  route 0.754ns (33.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X65Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.363     2.034    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.043     2.077 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.467    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.752 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.752    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.452ns (63.579%)  route 0.832ns (36.421%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X65Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.361     2.032    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.042     2.074 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.544    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.813 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.813    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.350ns (58.241%)  route 0.968ns (41.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    display/clk
    SLICE_X61Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.968     2.646    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.855 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.855    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.383ns (59.599%)  route 0.937ns (40.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    display/clk
    SLICE_X62Y7          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.937     2.616    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.858 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.475ns (61.742%)  route 0.914ns (38.258%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X65Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.164     1.834    L_reg/M_ctr_value_0[1]
    SLICE_X62Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.201     2.081    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.126 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.675    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         1.244     3.919 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.919    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.477ns (61.697%)  route 0.917ns (38.303%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.586     1.530    bseg_driver/ctr/clk
    SLICE_X65Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.165     1.835    L_reg/M_ctr_value_0[1]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.201     2.081    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.126 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.678    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.246     3.923 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.923    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.373ns (56.854%)  route 1.042ns (43.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    display/clk
    SLICE_X61Y4          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          1.042     2.721    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.952 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.952    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.643ns (27.887%)  route 4.248ns (72.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.155     4.673    reset_cond/butt_reset_IBUF
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.094     5.891    reset_cond/M_reset_cond_in
    SLICE_X56Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.453     4.858    reset_cond/clk
    SLICE_X56Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.643ns (27.887%)  route 4.248ns (72.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.155     4.673    reset_cond/butt_reset_IBUF
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.094     5.891    reset_cond/M_reset_cond_in
    SLICE_X56Y6          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.453     4.858    reset_cond/clk
    SLICE_X56Y6          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 1.643ns (28.383%)  route 4.145ns (71.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.155     4.673    reset_cond/butt_reset_IBUF
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.991     5.788    reset_cond/M_reset_cond_in
    SLICE_X51Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447     4.852    reset_cond/clk
    SLICE_X51Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.643ns (29.416%)  route 3.942ns (70.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.155     4.673    reset_cond/butt_reset_IBUF
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.787     5.585    reset_cond/M_reset_cond_in
    SLICE_X56Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.451     4.856    reset_cond/clk
    SLICE_X56Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.574ns  (logic 1.641ns (45.929%)  route 1.932ns (54.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.450    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.574 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.574    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.441     4.846    cond_butt_next_play/sync/clk
    SLICE_X28Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.480ns  (logic 1.630ns (46.849%)  route 1.850ns (53.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.850     3.356    forLoop_idx_0_5662072[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X15Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.480 r  forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.480    forLoop_idx_0_5662072[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X15Y11         FDRE                                         r  forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447     4.852    forLoop_idx_0_5662072[0].cond_butt_dirs/sync/clk
    SLICE_X15Y11         FDRE                                         r  forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.430ns  (logic 1.624ns (47.356%)  route 1.806ns (52.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.806     3.306    forLoop_idx_0_5662072[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.430 r  forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    forLoop_idx_0_5662072[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X15Y16         FDRE                                         r  forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443     4.848    forLoop_idx_0_5662072[1].cond_butt_dirs/sync/clk
    SLICE_X15Y16         FDRE                                         r  forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.640ns (48.274%)  route 1.757ns (51.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.757     3.273    forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.397 r  forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.397    forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.440     4.845    forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.639ns (48.295%)  route 1.754ns (51.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.754     3.269    forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.393 r  forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.393    forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X12Y11         FDRE                                         r  forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447     4.852    forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/clk
    SLICE_X12Y11         FDRE                                         r  forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_5662072[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.347ns (38.466%)  route 0.555ns (61.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.555     0.856    forLoop_idx_0_5662072[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.901 r  forLoop_idx_0_5662072[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.901    forLoop_idx_0_5662072[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X12Y21         FDRE                                         r  forLoop_idx_0_5662072[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_5662072[2].cond_butt_dirs/sync/clk
    SLICE_X12Y21         FDRE                                         r  forLoop_idx_0_5662072[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_5662072[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.341ns (35.327%)  route 0.625ns (64.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.625     0.921    forLoop_idx_0_5662072[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.966 r  forLoop_idx_0_5662072[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.966    forLoop_idx_0_5662072[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X12Y21         FDRE                                         r  forLoop_idx_0_5662072[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_5662072[3].cond_butt_dirs/sync/clk
    SLICE_X12Y21         FDRE                                         r  forLoop_idx_0_5662072[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.313ns (29.954%)  route 0.732ns (70.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.732     0.999    forLoop_idx_0_5662072[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.044    forLoop_idx_0_5662072[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X15Y16         FDRE                                         r  forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.829     2.019    forLoop_idx_0_5662072[1].cond_butt_dirs/sync/clk
    SLICE_X15Y16         FDRE                                         r  forLoop_idx_0_5662072[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.327ns (30.815%)  route 0.734ns (69.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.734     1.016    forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.061 r  forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.061    forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X12Y11         FDRE                                         r  forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.834     2.024    forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/clk
    SLICE_X12Y11         FDRE                                         r  forLoop_idx_0_1005328498[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.319ns (29.929%)  route 0.747ns (70.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.747     1.020    forLoop_idx_0_5662072[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X15Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.065 r  forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.065    forLoop_idx_0_5662072[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X15Y11         FDRE                                         r  forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.834     2.024    forLoop_idx_0_5662072[0].cond_butt_dirs/sync/clk
    SLICE_X15Y11         FDRE                                         r  forLoop_idx_0_5662072[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.329ns (28.775%)  route 0.813ns (71.225%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.813     1.097    forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.142 r  forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.142    forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_1005328498[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.330ns (26.967%)  route 0.893ns (73.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.893     1.178    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.223 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.223    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    cond_butt_next_play/sync/clk
    SLICE_X28Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.331ns (16.383%)  route 1.691ns (83.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.408     1.694    reset_cond/butt_reset_IBUF
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.283     2.022    reset_cond/M_reset_cond_in
    SLICE_X56Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    reset_cond/clk
    SLICE_X56Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.331ns (15.653%)  route 1.785ns (84.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.408     1.694    reset_cond/butt_reset_IBUF
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.378     2.117    reset_cond/M_reset_cond_in
    SLICE_X51Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    reset_cond/clk
    SLICE_X51Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





