

================================================================
== Synthesis Summary Report of 'avg_pool'
================================================================
+ General Information: 
    * Date:           Wed May  7 03:45:12 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        avg_pool
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ avg_pool         |     -|  0.42|    13038|  6.519e+04|         -|    13039|     -|        no|     -|  4 (~0%)|  2107 (~0%)|  2619 (~0%)|    -|
    | o VITIS_LOOP_9_1  |    II|  3.65|    13036|  6.518e+04|       262|       25|   512|       yes|     -|        -|           -|           -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| in_r_address0  | 15       |
| in_r_address1  | 15       |
| in_r_q0        | 32       |
| in_r_q1        | 32       |
| out_r_address0 | 9        |
| out_r_d0       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | in        | float*   |
| out      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| in       | in_r_address0  | port    | offset   |
| in       | in_r_ce0       | port    |          |
| in       | in_r_q0        | port    |          |
| in       | in_r_address1  | port    | offset   |
| in       | in_r_ce1       | port    |          |
| in       | in_r_q1        | port    |          |
| out      | out_r_address0 | port    | offset   |
| out      | out_r_ce0      | port    |          |
| out      | out_r_we0      | port    |          |
| out      | out_r_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| + avg_pool                          | 4   |        |             |      |         |         |
|   d_2_fu_721_p2                     | -   |        | d_2         | add  | fabric  | 0       |
|   add_ln13_48_fu_727_p2             | -   |        | add_ln13_48 | add  | fabric  | 0       |
|   add_ln13_fu_733_p2                | -   |        | add_ln13    | add  | fabric  | 0       |
|   add_ln13_1_fu_754_p2              | -   |        | add_ln13_1  | add  | fabric  | 0       |
|   add_ln13_2_fu_764_p2              | -   |        | add_ln13_2  | add  | fabric  | 0       |
|   add_ln13_3_fu_774_p2              | -   |        | add_ln13_3  | add  | fabric  | 0       |
|   add_ln13_4_fu_784_p2              | -   |        | add_ln13_4  | add  | fabric  | 0       |
|   add_ln13_5_fu_822_p2              | -   |        | add_ln13_5  | add  | fabric  | 0       |
|   add_ln13_6_fu_832_p2              | -   |        | add_ln13_6  | add  | fabric  | 0       |
|   add_ln13_7_fu_842_p2              | -   |        | add_ln13_7  | add  | fabric  | 0       |
|   add_ln13_8_fu_852_p2              | -   |        | add_ln13_8  | add  | fabric  | 0       |
|   add_ln13_9_fu_862_p2              | -   |        | add_ln13_9  | add  | fabric  | 0       |
|   add_ln13_10_fu_895_p2             | -   |        | add_ln13_10 | add  | fabric  | 0       |
|   add_ln13_11_fu_905_p2             | -   |        | add_ln13_11 | add  | fabric  | 0       |
|   add_ln13_12_fu_915_p2             | -   |        | add_ln13_12 | add  | fabric  | 0       |
|   add_ln13_13_fu_925_p2             | -   |        | add_ln13_13 | add  | fabric  | 0       |
|   add_ln13_14_fu_935_p2             | -   |        | add_ln13_14 | add  | fabric  | 0       |
|   add_ln13_15_fu_945_p2             | -   |        | add_ln13_15 | add  | fabric  | 0       |
|   add_ln13_16_fu_979_p2             | -   |        | add_ln13_16 | add  | fabric  | 0       |
|   add_ln13_17_fu_993_p2             | -   |        | add_ln13_17 | add  | fabric  | 0       |
|   add_ln13_18_fu_1003_p2            | -   |        | add_ln13_18 | add  | fabric  | 0       |
|   add_ln13_19_fu_1013_p2            | -   |        | add_ln13_19 | add  | fabric  | 0       |
|   add_ln13_20_fu_1023_p2            | -   |        | add_ln13_20 | add  | fabric  | 0       |
|   add_ln13_21_fu_1055_p2            | -   |        | add_ln13_21 | add  | fabric  | 0       |
|   add_ln13_22_fu_1065_p2            | -   |        | add_ln13_22 | add  | fabric  | 0       |
|   add_ln13_23_fu_1075_p2            | -   |        | add_ln13_23 | add  | fabric  | 0       |
|   add_ln13_24_fu_1085_p2            | -   |        | add_ln13_24 | add  | fabric  | 0       |
|   add_ln13_25_fu_1095_p2            | -   |        | add_ln13_25 | add  | fabric  | 0       |
|   add_ln13_26_fu_1105_p2            | -   |        | add_ln13_26 | add  | fabric  | 0       |
|   add_ln13_27_fu_1139_p2            | -   |        | add_ln13_27 | add  | fabric  | 0       |
|   add_ln13_28_fu_1149_p2            | -   |        | add_ln13_28 | add  | fabric  | 0       |
|   add_ln13_29_fu_1163_p2            | -   |        | add_ln13_29 | add  | fabric  | 0       |
|   add_ln13_30_fu_1173_p2            | -   |        | add_ln13_30 | add  | fabric  | 0       |
|   add_ln13_31_fu_1183_p2            | -   |        | add_ln13_31 | add  | fabric  | 0       |
|   add_ln13_32_fu_1215_p2            | -   |        | add_ln13_32 | add  | fabric  | 0       |
|   add_ln13_33_fu_1225_p2            | -   |        | add_ln13_33 | add  | fabric  | 0       |
|   add_ln13_34_fu_1235_p2            | -   |        | add_ln13_34 | add  | fabric  | 0       |
|   add_ln13_35_fu_1245_p2            | -   |        | add_ln13_35 | add  | fabric  | 0       |
|   add_ln13_36_fu_1255_p2            | -   |        | add_ln13_36 | add  | fabric  | 0       |
|   add_ln13_37_fu_1265_p2            | -   |        | add_ln13_37 | add  | fabric  | 0       |
|   add_ln13_38_fu_1299_p2            | -   |        | add_ln13_38 | add  | fabric  | 0       |
|   add_ln13_39_fu_1309_p2            | -   |        | add_ln13_39 | add  | fabric  | 0       |
|   add_ln13_40_fu_1319_p2            | -   |        | add_ln13_40 | add  | fabric  | 0       |
|   add_ln13_41_fu_1333_p2            | -   |        | add_ln13_41 | add  | fabric  | 0       |
|   add_ln13_42_fu_1343_p2            | -   |        | add_ln13_42 | add  | fabric  | 0       |
|   add_ln13_43_fu_1374_p2            | -   |        | add_ln13_43 | add  | fabric  | 0       |
|   add_ln13_44_fu_1384_p2            | -   |        | add_ln13_44 | add  | fabric  | 0       |
|   add_ln13_45_fu_1394_p2            | -   |        | add_ln13_45 | add  | fabric  | 0       |
|   add_ln13_46_fu_1404_p2            | -   |        | add_ln13_46 | add  | fabric  | 0       |
|   add_ln13_47_fu_1414_p2            | -   |        | add_ln13_47 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1       | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_0_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_0_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_0_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_0_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_0_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_0_6   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_1     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_1_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_1_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_1_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_1_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_1_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_1_6   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_2     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_2_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_2_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_2_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_2_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_2_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_2_6   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_3     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_3_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_3_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_3_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_3_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_3_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_3_6   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_4     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_4_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_4_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_4_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_4_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_4_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_4_6   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_5     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_5_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_5_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_5_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_5_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_5_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_5_6   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_6     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_6_1   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_1_6_2   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_6_3   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_6_4   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_6_5   | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_1_6_6   | fadd | fulldsp | 4       |
|   fdiv_32ns_32ns_32_10_no_dsp_1_U3  | -   |        | div         | fdiv | fabric  | 9       |
+-------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

