INFO: [VRFC 10-163] Analyzing VHDL file "D:/final year/8th sem/vhdl lab/down_counter/down_counter.srcs/sources_1/new/down_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'down_counter'
