// Seed: 1279294847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial @(1'd0) @(*);
  assign id_6 = id_6;
endmodule
module module_1 ();
  wire id_2;
  wire id_3;
  always begin
    id_1 <= 1'b0;
  end
  wire id_4;
  always $display(1);
  wire id_5;
  reg  id_6 = id_1;
  assign id_1 = 1;
  module_0(
      id_3, id_5, id_3, id_2, id_3, id_4, id_5
  );
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
