# Parameterized ALU using Function in Verilog

## ğŸ“Œ Project Overview

This project implements a *parameterized Arithmetic Logic Unit (ALU)* in *Verilog HDL*, designed for flexibility and reusability.
The ALU supports a wide range of arithmetic and logical operations using *functions* for clean and modular coding.
By using parameters, the ALU can be configured for different *bit-widths* (e.g., 4-bit, 8-bit, 16-bit, 32-bit), making it scalable for various digital design applications.

## âœ¨ Key Features

* âœ… *Parameterized Design* â€“ Change data width easily using a parameter.
* âœ… *Function-based Implementation* â€“ Clean and modular code structure.
* âœ… *Arithmetic Operations* â€“ Addition, subtraction, increment, decrement, etc.
* âœ… *Logical Operations* â€“ AND, OR, XOR, NOT, shift, etc.
* âœ… *Zero & Carry Flags* â€“ Status flags for result analysis.
* âœ… *Reusable & Scalable* â€“ Can be integrated into larger digital systems.

## ğŸ›  Tools Used

* *HDL*: Verilog
* *Simulator*: ModelSim / QuestaSim (or any Verilog simulator)
* *Target*: FPGA/ASIC implementation ready

## ğŸ“‚ Project Structure


â”œâ”€â”€ alu.v           # Parameterized ALU design using function
â”œâ”€â”€ alu_tb.v        # Testbench for verifying ALU operations
â”œâ”€â”€ README.md       # Project documentation


## ğŸ“– Applications

* Used in *CPU/Processor Design*
* Digital *signal processing*
* *FPGA-based projects*
* Teaching & learning *digital logic design*

---

## ğŸ‘¨â€ğŸ’» Author

*Manish Bhatta*
ğŸ“Œ Enthusiast in Digital Design, Verilog, and FPGA Development
LinkedIn: [https://www.linkedin.com/in/manish-ku-bhatta-985080272]

