# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_axi4_lite_ipif_top.vhd" \

# Do not sort compile order
nosort
