$date
	Wed Aug 25 19:00:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tx_tb $end
$var wire 1 ! out $end
$var reg 1 " btn $end
$var reg 1 # clk1 $end
$var reg 8 $ data [7:0] $end
$scope module UUT $end
$var wire 1 " btn $end
$var wire 1 # clk1 $end
$var wire 8 % data [7:0] $end
$var wire 1 ! out $end
$var reg 4 & bitIndex [3:0] $end
$var reg 8 ' dataStore [7:0] $end
$var reg 1 ( o $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
1(
bx '
bx &
b0 %
b0 $
1#
1"
1!
$end
#1
0#
b1000 $
b1000 %
#2
1#
#3
0#
0"
#4
b1 )
1#
#5
0#
1"
#6
b10 )
b1000 '
1#
#7
0#
#8
b11 )
0!
0(
b0 &
1#
#9
0#
#10
b1 &
1#
#11
0#
#12
b10 &
1#
#13
0#
#14
b11 &
1#
#15
0#
#16
b100 &
1!
1(
1#
#17
0#
#18
b101 &
0!
0(
1#
#19
0#
#20
b110 &
1#
#21
0#
#22
b111 &
1#
#23
0#
#24
b100 )
1#
#25
0#
#26
b0 )
1!
1(
1#
#27
0#
#28
1#
#29
0#
#30
1#
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
#40
1#
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
1#
