0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/ece445.sim/sim_1/synth/func/xsim/test_i2c_controller_func_synth.v,1669483908,verilog,,,,glbl;test_i2c_controller,,,../../../../../ece445.gen/sources_1/bd/design_1/ipshared/7698,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/processor.sv,1668741684,systemVerilog,C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/sequencer.sv;C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/testbench.sv;C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/top.sv,C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/sequencer.sv,,$unit_processor_sv_2239535883;processor,,uvm,,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/sequencer.sv,1668741684,systemVerilog,,C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/top.sv,,sequencer,,uvm,,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/testbench.sv,1668741684,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/top.sv,1668741684,systemVerilog,,C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/testbench.sv,,top,,uvm,,,,,,
