INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab9/SingleCycleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab8/lab8.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/nextpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPCLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab9/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab7/lab7.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab7/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab9/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab9/SingleCycleProc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab9/SingleCycleProcTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcTest_v
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/j/jay123q/Ecen350/lab9/lab9.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
