-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filter_hls is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC );
end;


architecture behav of filter_hls is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "filter_hls,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.154000,HLS_SYN_LAT=2076608,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=2314,HLS_SYN_LUT=1807}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv21_1FAFB9 : STD_LOGIC_VECTOR (20 downto 0) := "111111010111110111001";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv11_781 : STD_LOGIC_VECTOR (10 downto 0) := "11110000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_780 : STD_LOGIC_VECTOR (10 downto 0) := "11110000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv18_1FC00 : STD_LOGIC_VECTOR (17 downto 0) := "011111110000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv21_3FC00 : STD_LOGIC_VECTOR (20 downto 0) := "000111111110000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv20_3FC00 : STD_LOGIC_VECTOR (19 downto 0) := "00111111110000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal data_in_0_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal data_in_0_vld_in : STD_LOGIC;
    signal data_in_0_vld_out : STD_LOGIC;
    signal data_in_0_ack_in : STD_LOGIC;
    signal data_in_0_ack_out : STD_LOGIC;
    signal data_in_0_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal data_in_0_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal data_in_0_sel_rd : STD_LOGIC := '0';
    signal data_in_0_sel_wr : STD_LOGIC := '0';
    signal data_in_0_sel : STD_LOGIC;
    signal data_in_0_load_A : STD_LOGIC;
    signal data_in_0_load_B : STD_LOGIC;
    signal data_in_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_in_0_state_cmp_full : STD_LOGIC;
    signal data_out_1_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal data_out_1_vld_in : STD_LOGIC;
    signal data_out_1_vld_out : STD_LOGIC;
    signal data_out_1_ack_in : STD_LOGIC;
    signal data_out_1_ack_out : STD_LOGIC;
    signal data_out_1_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal data_out_1_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal data_out_1_sel_rd : STD_LOGIC := '0';
    signal data_out_1_sel_wr : STD_LOGIC := '0';
    signal data_out_1_sel : STD_LOGIC;
    signal data_out_1_load_A : STD_LOGIC;
    signal data_out_1_load_B : STD_LOGIC;
    signal data_out_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_1_state_cmp_full : STD_LOGIC;
    signal window_r_V_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_g_V_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_b_V_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_r_V_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_g_V_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_b_V_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_r_V_2_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_g_V_2_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_b_V_2_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal lines_r_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_r_V_0_ce0 : STD_LOGIC;
    signal lines_r_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lines_r_V_0_ce1 : STD_LOGIC;
    signal lines_r_V_0_we1 : STD_LOGIC;
    signal lines_g_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_g_V_0_ce0 : STD_LOGIC;
    signal lines_g_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lines_g_V_0_ce1 : STD_LOGIC;
    signal lines_g_V_0_we1 : STD_LOGIC;
    signal lines_b_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_b_V_0_ce0 : STD_LOGIC;
    signal lines_b_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lines_b_V_0_ce1 : STD_LOGIC;
    signal lines_b_V_0_we1 : STD_LOGIC;
    signal lines_r_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_r_V_1_ce0 : STD_LOGIC;
    signal lines_r_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lines_r_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_r_V_1_ce1 : STD_LOGIC;
    signal lines_r_V_1_we1 : STD_LOGIC;
    signal lines_g_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_g_V_1_ce0 : STD_LOGIC;
    signal lines_g_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lines_g_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_g_V_1_ce1 : STD_LOGIC;
    signal lines_g_V_1_we1 : STD_LOGIC;
    signal lines_b_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_b_V_1_ce0 : STD_LOGIC;
    signal lines_b_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lines_b_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_b_V_1_ce1 : STD_LOGIC;
    signal lines_b_V_1_we1 : STD_LOGIC;
    signal window_r_V_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_g_V_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_b_V_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_r_V_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_g_V_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_b_V_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_r_V_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_g_V_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_b_V_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal exitcond_flatten_reg_1857 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_1893 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond1_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_or_cond1_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter5_or_cond1_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_290 : STD_LOGIC_VECTOR (20 downto 0);
    signal y_reg_301 : STD_LOGIC_VECTOR (10 downto 0);
    signal window_r_V_0_2_loc_1_reg_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_0_2_loc_1_reg_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_0_2_loc_1_reg_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_1_2_loc_1_reg_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_1_2_loc_1_reg_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_1_2_loc_1_reg_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_2_2_loc_1_reg_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_2_2_loc_1_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_2_2_loc_1_reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_reg_402 : STD_LOGIC_VECTOR (10 downto 0);
    signal window_r_V_0_2_loc_2_reg_413 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_0_2_loc_2_reg_427 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_0_2_loc_2_reg_441 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_1_2_loc_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_1_2_loc_2_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_1_2_loc_2_reg_483 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_2_2_loc_2_reg_497 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_window_r_V_2_2_loc_2_reg_497 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op74_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal window_g_V_2_2_loc_2_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_window_g_V_2_2_loc_2_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_2_2_loc_2_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_window_b_V_2_2_loc_2_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1852 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_1857 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond_flatten_reg_1857 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond_flatten_reg_1857 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_590_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_1866 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mid2_fu_602_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_mid2_reg_1871 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter1_x_mid2_reg_1871 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_mid1_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_mid1_reg_1879 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_mid2_fu_636_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1889 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_5_reg_1889 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond_reg_1893 : STD_LOGIC_VECTOR (0 downto 0);
    signal lines_r_V_0_addr_reg_1897 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_g_V_0_addr_reg_1903 : STD_LOGIC_VECTOR (10 downto 0);
    signal lines_b_V_0_addr_reg_1909 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_fu_688_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_1930 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_in_g_V_load_new_reg_1936 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_in_b_V_load_new_reg_1942 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond1_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond1_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_or_cond1_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_741_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp2_fu_1130_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp2_reg_1957 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp5_fu_1136_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp5_reg_1962 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp7_fu_1148_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_reg_1967 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_fu_1166_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp9_reg_1972 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp12_fu_1172_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp12_reg_1977 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp14_fu_1184_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp14_reg_1982 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_fu_1202_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp17_reg_1987 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp20_fu_1208_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp20_reg_1992 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp22_fu_1220_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_reg_1997 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_2_2_2_fu_1409_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_2_2_2_reg_2002 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_2_2_2_cast_fu_1415_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_2_2_2_cast_reg_2007 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_5_2_2_fu_1466_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_5_2_2_reg_2012 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_5_2_2_cast_fu_1472_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_5_2_2_cast_reg_2017 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_8_2_2_fu_1523_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_8_2_2_reg_2022 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_8_2_2_cast_fu_1529_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_8_2_2_cast_reg_2027 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_27_reg_2032 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2038 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_6_fu_1576_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_s_6_reg_2050 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_2_fu_1600_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_2_reg_2055 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_1_fu_1624_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_1_reg_2060 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_cast_reg_2065 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_1641_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_35_reg_2070 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_reg_2075 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_2_cast_reg_2081 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1665_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_reg_2086 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_reg_2091 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_4_cast_reg_2097 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_1689_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_43_reg_2102 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_reg_2107 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_out_b_V_addr_fu_1796_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal window_r_V_0_2_loc_1_phi_fu_315_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_0_2_loc_1_phi_fu_325_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_0_2_loc_1_phi_fu_335_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_1_2_loc_1_phi_fu_345_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_1_2_loc_1_phi_fu_355_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_1_2_loc_1_phi_fu_365_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_2_2_loc_1_phi_fu_375_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_2_2_loc_1_phi_fu_385_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_2_2_loc_1_phi_fu_395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_phi_fu_406_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_r_V_0_2_loc_2_phi_fu_418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_r_V_0_2_loc_2_reg_413 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_g_V_0_2_loc_2_phi_fu_432_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_g_V_0_2_loc_2_reg_427 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_b_V_0_2_loc_2_phi_fu_446_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_b_V_0_2_loc_2_reg_441 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_r_V_1_2_loc_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_r_V_1_2_loc_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_g_V_1_2_loc_2_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_g_V_1_2_loc_2_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_b_V_1_2_loc_2_reg_483 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_b_V_1_2_loc_2_reg_483 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_r_V_2_2_loc_2_reg_497 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_g_V_2_2_loc_2_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_window_b_V_2_2_loc_2_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_flag00001001 : BOOLEAN;
    signal y_s_fu_610_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_mid1_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_mid2_fu_622_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_mid2_fu_656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_884_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_4_fu_896_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_7_fu_908_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_1_0_1_fu_920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_0_1_fu_932_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_0_1_fu_944_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_0_2_fu_956_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_4_0_2_fu_968_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_7_0_2_fu_980_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_1_1_fu_992_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_1_fu_1004_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_1_fu_1016_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_fu_1028_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl3_fu_1040_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl3_cast_fu_1048_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_1036_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_fu_1058_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl5_fu_1070_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl5_cast_fu_1078_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_cast_fu_1066_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_fu_1088_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_fu_1100_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl7_cast_fu_1108_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_cast_fu_1096_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_1_2_2_fu_1118_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_1_0_1_cast_fu_928_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_1_1_1_fu_1052_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_1_1_cast_fu_1000_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_cast_fu_892_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_1_2_2_cast_fu_1126_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_0_2_cast_fu_964_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_1142_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_2_2_fu_1154_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_4_0_1_cast_fu_940_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_1_1_fu_1082_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_1_cast_fu_1012_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_cast_fu_904_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_2_2_cast_fu_1162_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_0_2_cast_fu_976_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp13_fu_1178_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_7_2_2_fu_1190_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_7_0_1_cast_fu_952_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_7_1_1_fu_1112_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_7_1_cast_fu_1024_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_cast_fu_916_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_2_2_cast_fu_1198_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_7_0_2_cast_fu_988_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp21_fu_1214_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_1_2_fu_1256_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_1_2_fu_1268_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_1_2_fu_1280_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_2_fu_1292_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_4_2_fu_1304_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_7_2_fu_1316_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_1_2_1_fu_1328_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_2_1_fu_1340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_2_1_fu_1352_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_2_cast_fu_1300_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_1_2_1_cast_fu_1336_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp1_fu_1364_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_1_1_2_cast_fu_1264_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp23_cast_fu_1370_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp3_fu_1374_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp4_fu_1379_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp27_cast_fu_1389_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp28_cast_fu_1392_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp8_fu_1395_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp22_cast_fu_1385_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp26_cast_fu_1401_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_1405_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_2_cast_fu_1312_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_2_1_cast_fu_1348_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1421_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_1_2_cast_fu_1276_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp31_cast_fu_1427_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp10_fu_1431_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp11_fu_1436_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp35_cast_fu_1446_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp36_cast_fu_1449_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp15_fu_1452_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp30_cast_fu_1442_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp34_cast_fu_1458_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_6_fu_1462_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_7_2_cast_fu_1324_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_2_1_cast_fu_1360_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp16_fu_1478_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_1_2_cast_fu_1288_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp39_cast_fu_1484_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp18_fu_1488_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp19_fu_1493_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp43_cast_fu_1503_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp44_cast_fu_1506_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp23_fu_1509_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp38_cast_fu_1499_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp42_cast_fu_1515_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_10_fu_1519_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_11_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sum_r_cast_fu_1564_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_13_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sum_g_cast_fu_1588_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_15_fu_1607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sum_b_cast_fu_1612_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_16_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1715_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_1746_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_5_fu_1777_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1789_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_1758_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_1727_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_434 : BOOLEAN;
    signal ap_condition_609 : BOOLEAN;

    component filter_hls_lines_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    lines_r_V_0_U : component filter_hls_lines_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lines_r_V_0_address0,
        ce0 => lines_r_V_0_ce0,
        q0 => lines_r_V_0_q0,
        address1 => lines_r_V_0_addr_reg_1897,
        ce1 => lines_r_V_0_ce1,
        we1 => lines_r_V_0_we1,
        d1 => lines_r_V_1_q0);

    lines_g_V_0_U : component filter_hls_lines_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lines_g_V_0_address0,
        ce0 => lines_g_V_0_ce0,
        q0 => lines_g_V_0_q0,
        address1 => lines_g_V_0_addr_reg_1903,
        ce1 => lines_g_V_0_ce1,
        we1 => lines_g_V_0_we1,
        d1 => lines_g_V_1_q0);

    lines_b_V_0_U : component filter_hls_lines_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lines_b_V_0_address0,
        ce0 => lines_b_V_0_ce0,
        q0 => lines_b_V_0_q0,
        address1 => lines_b_V_0_addr_reg_1909,
        ce1 => lines_b_V_0_ce1,
        we1 => lines_b_V_0_we1,
        d1 => lines_b_V_1_q0);

    lines_r_V_1_U : component filter_hls_lines_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lines_r_V_1_address0,
        ce0 => lines_r_V_1_ce0,
        q0 => lines_r_V_1_q0,
        address1 => lines_r_V_1_address1,
        ce1 => lines_r_V_1_ce1,
        we1 => lines_r_V_1_we1,
        d1 => tmp_2_reg_1930);

    lines_g_V_1_U : component filter_hls_lines_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lines_g_V_1_address0,
        ce0 => lines_g_V_1_ce0,
        q0 => lines_g_V_1_q0,
        address1 => lines_g_V_1_address1,
        ce1 => lines_g_V_1_ce1,
        we1 => lines_g_V_1_we1,
        d1 => data_in_g_V_load_new_reg_1936);

    lines_b_V_1_U : component filter_hls_lines_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lines_b_V_1_address0,
        ce0 => lines_b_V_1_ce0,
        q0 => lines_b_V_1_q0,
        address1 => lines_b_V_1_address1,
        ce1 => lines_b_V_1_ce1,
        we1 => lines_b_V_1_we1,
        d1 => data_in_b_V_load_new_reg_1942);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    data_in_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = data_in_0_ack_out) and (ap_const_logic_1 = data_in_0_vld_out))) then 
                                        data_in_0_sel_rd <= not(data_in_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_in_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = data_in_0_vld_in) and (ap_const_logic_1 = data_in_0_ack_in))) then 
                                        data_in_0_sel_wr <= not(data_in_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_in_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = data_in_0_vld_in) and (ap_const_logic_1 = data_in_0_ack_out) and (data_in_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = data_in_0_vld_in) and (data_in_0_state = ap_const_lv2_2)))) then 
                    data_in_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = data_in_0_vld_in) and (ap_const_logic_0 = data_in_0_ack_out) and (data_in_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = data_in_0_ack_out) and (data_in_0_state = ap_const_lv2_1)))) then 
                    data_in_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = data_in_0_vld_in) and (data_in_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = data_in_0_ack_out) and (data_in_0_state = ap_const_lv2_1)) or ((data_in_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = data_in_0_vld_in) and (ap_const_logic_0 = data_in_0_ack_out))) and not(((ap_const_logic_0 = data_in_0_vld_in) and (ap_const_logic_1 = data_in_0_ack_out)))))) then 
                    data_in_0_state <= ap_const_lv2_3;
                else 
                    data_in_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    data_out_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = data_out_1_ack_out) and (ap_const_logic_1 = data_out_1_vld_out))) then 
                                        data_out_1_sel_rd <= not(data_out_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_out_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = data_out_1_vld_in) and (ap_const_logic_1 = data_out_1_ack_in))) then 
                                        data_out_1_sel_wr <= not(data_out_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_out_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = data_out_1_vld_in) and (ap_const_logic_1 = data_out_1_ack_out) and (ap_const_lv2_3 = data_out_1_state)) or ((ap_const_logic_0 = data_out_1_vld_in) and (ap_const_lv2_2 = data_out_1_state)))) then 
                    data_out_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = data_out_1_vld_in) and (ap_const_logic_0 = data_out_1_ack_out) and (ap_const_lv2_3 = data_out_1_state)) or ((ap_const_logic_0 = data_out_1_ack_out) and (ap_const_lv2_1 = data_out_1_state)))) then 
                    data_out_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = data_out_1_vld_in) and (ap_const_lv2_2 = data_out_1_state)) or ((ap_const_logic_1 = data_out_1_ack_out) and (ap_const_lv2_1 = data_out_1_state)) or ((ap_const_lv2_3 = data_out_1_state) and not(((ap_const_logic_1 = data_out_1_vld_in) and (ap_const_logic_0 = data_out_1_ack_out))) and not(((ap_const_logic_0 = data_out_1_vld_in) and (ap_const_logic_1 = data_out_1_ack_out)))))) then 
                    data_out_1_state <= ap_const_lv2_3;
                else 
                    data_out_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = tmp_5_reg_1889))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441 <= ap_phi_precharge_reg_pp0_iter1_window_b_V_0_2_loc_2_reg_441;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_b_V_1_2_loc_2_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = tmp_5_reg_1889))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_1_2_loc_2_reg_483 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_1_2_loc_2_reg_483 <= ap_phi_precharge_reg_pp0_iter1_window_b_V_1_2_loc_2_reg_483;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = or_cond_reg_1893))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523 <= ap_const_lv8_0;
                elsif (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_1 = or_cond_reg_1893))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523 <= data_in_0_data_out(23 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523 <= ap_phi_precharge_reg_pp0_iter1_window_b_V_2_2_loc_2_reg_523;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = tmp_5_reg_1889))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427 <= ap_phi_precharge_reg_pp0_iter1_window_g_V_0_2_loc_2_reg_427;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_g_V_1_2_loc_2_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = tmp_5_reg_1889))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_1_2_loc_2_reg_469 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_1_2_loc_2_reg_469 <= ap_phi_precharge_reg_pp0_iter1_window_g_V_1_2_loc_2_reg_469;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = or_cond_reg_1893))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510 <= ap_const_lv8_0;
                elsif (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_1 = or_cond_reg_1893))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510 <= data_in_0_data_out(15 downto 8);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510 <= ap_phi_precharge_reg_pp0_iter1_window_g_V_2_2_loc_2_reg_510;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = tmp_5_reg_1889))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413 <= ap_phi_precharge_reg_pp0_iter1_window_r_V_0_2_loc_2_reg_413;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_r_V_1_2_loc_2_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = tmp_5_reg_1889))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_1_2_loc_2_reg_455 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_1_2_loc_2_reg_455 <= ap_phi_precharge_reg_pp0_iter1_window_r_V_1_2_loc_2_reg_455;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = or_cond_reg_1893))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497 <= ap_const_lv8_0;
                elsif (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_1 = or_cond_reg_1893))) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497 <= tmp_2_fu_688_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497 <= ap_phi_precharge_reg_pp0_iter1_window_r_V_2_2_loc_2_reg_497;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_584_p2))) then 
                indvar_flatten_reg_290 <= indvar_flatten_next_fu_590_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_290 <= ap_const_lv21_0;
            end if; 
        end if;
    end process;

    window_b_V_0_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_609 = ap_const_boolean_1)) then
                if ((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_b_V_0_2 <= lines_b_V_0_q0;
                elsif ((ap_const_lv1_0 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_b_V_0_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_b_V_0_2_loc_1_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
                window_b_V_0_2_loc_1_reg_332 <= window_b_V_0_2_loc_2_reg_441;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_b_V_0_2_loc_1_reg_332 <= window_b_V_0_2;
            end if; 
        end if;
    end process;

    window_b_V_0_2_loc_2_reg_441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                if (((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
                    window_b_V_0_2_loc_2_reg_441 <= lines_b_V_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    window_b_V_0_2_loc_2_reg_441 <= ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441;
                end if;
            end if; 
        end if;
    end process;

    window_b_V_1_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_609 = ap_const_boolean_1)) then
                if ((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_b_V_1_2 <= lines_b_V_1_q0;
                elsif ((ap_const_lv1_0 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_b_V_1_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_b_V_1_2_loc_1_reg_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
                window_b_V_1_2_loc_1_reg_362 <= window_b_V_1_2_loc_2_reg_483;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_b_V_1_2_loc_1_reg_362 <= window_b_V_1_2;
            end if; 
        end if;
    end process;

    window_b_V_1_2_loc_2_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                if (((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
                    window_b_V_1_2_loc_2_reg_483 <= lines_b_V_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    window_b_V_1_2_loc_2_reg_483 <= ap_phi_precharge_reg_pp0_iter2_window_b_V_1_2_loc_2_reg_483;
                end if;
            end if; 
        end if;
    end process;

    window_b_V_2_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if ((ap_const_boolean_1 = ap_predicate_op74_read_state3)) then 
                    window_b_V_2_2 <= data_in_0_data_out(23 downto 16);
                elsif (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = or_cond_reg_1893))) then 
                    window_b_V_2_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_b_V_2_2_loc_1_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_flatten_reg_1857))) then 
                window_b_V_2_2_loc_1_reg_392 <= ap_reg_pp0_iter3_window_b_V_2_2_loc_2_reg_523;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_b_V_2_2_loc_1_reg_392 <= window_b_V_2_2;
            end if; 
        end if;
    end process;

    window_g_V_0_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_609 = ap_const_boolean_1)) then
                if ((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_g_V_0_2 <= lines_g_V_0_q0;
                elsif ((ap_const_lv1_0 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_g_V_0_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_g_V_0_2_loc_1_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
                window_g_V_0_2_loc_1_reg_322 <= window_g_V_0_2_loc_2_reg_427;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_g_V_0_2_loc_1_reg_322 <= window_g_V_0_2;
            end if; 
        end if;
    end process;

    window_g_V_0_2_loc_2_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                if (((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
                    window_g_V_0_2_loc_2_reg_427 <= lines_g_V_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    window_g_V_0_2_loc_2_reg_427 <= ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427;
                end if;
            end if; 
        end if;
    end process;

    window_g_V_1_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_609 = ap_const_boolean_1)) then
                if ((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_g_V_1_2 <= lines_g_V_1_q0;
                elsif ((ap_const_lv1_0 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_g_V_1_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_g_V_1_2_loc_1_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
                window_g_V_1_2_loc_1_reg_352 <= window_g_V_1_2_loc_2_reg_469;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_g_V_1_2_loc_1_reg_352 <= window_g_V_1_2;
            end if; 
        end if;
    end process;

    window_g_V_1_2_loc_2_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                if (((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
                    window_g_V_1_2_loc_2_reg_469 <= lines_g_V_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    window_g_V_1_2_loc_2_reg_469 <= ap_phi_precharge_reg_pp0_iter2_window_g_V_1_2_loc_2_reg_469;
                end if;
            end if; 
        end if;
    end process;

    window_g_V_2_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if ((ap_const_boolean_1 = ap_predicate_op74_read_state3)) then 
                    window_g_V_2_2 <= data_in_0_data_out(15 downto 8);
                elsif (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = or_cond_reg_1893))) then 
                    window_g_V_2_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_g_V_2_2_loc_1_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_flatten_reg_1857))) then 
                window_g_V_2_2_loc_1_reg_382 <= ap_reg_pp0_iter3_window_g_V_2_2_loc_2_reg_510;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_g_V_2_2_loc_1_reg_382 <= window_g_V_2_2;
            end if; 
        end if;
    end process;

    window_r_V_0_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_609 = ap_const_boolean_1)) then
                if ((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_r_V_0_2 <= lines_r_V_0_q0;
                elsif ((ap_const_lv1_0 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_r_V_0_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_r_V_0_2_loc_1_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
                window_r_V_0_2_loc_1_reg_312 <= window_r_V_0_2_loc_2_reg_413;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_r_V_0_2_loc_1_reg_312 <= window_r_V_0_2;
            end if; 
        end if;
    end process;

    window_r_V_0_2_loc_2_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                if (((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
                    window_r_V_0_2_loc_2_reg_413 <= lines_r_V_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    window_r_V_0_2_loc_2_reg_413 <= ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413;
                end if;
            end if; 
        end if;
    end process;

    window_r_V_1_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_609 = ap_const_boolean_1)) then
                if ((ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_r_V_1_2 <= lines_r_V_1_q0;
                elsif ((ap_const_lv1_0 = ap_reg_pp0_iter1_tmp_5_reg_1889)) then 
                    window_r_V_1_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_r_V_1_2_loc_1_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
                window_r_V_1_2_loc_1_reg_342 <= window_r_V_1_2_loc_2_reg_455;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_r_V_1_2_loc_1_reg_342 <= window_r_V_1_2;
            end if; 
        end if;
    end process;

    window_r_V_1_2_loc_2_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                if (((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
                    window_r_V_1_2_loc_2_reg_455 <= lines_r_V_1_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    window_r_V_1_2_loc_2_reg_455 <= ap_phi_precharge_reg_pp0_iter2_window_r_V_1_2_loc_2_reg_455;
                end if;
            end if; 
        end if;
    end process;

    window_r_V_2_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_434 = ap_const_boolean_1)) then
                if ((ap_const_boolean_1 = ap_predicate_op74_read_state3)) then 
                    window_r_V_2_2 <= tmp_2_fu_688_p1;
                elsif (((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_0 = or_cond_reg_1893))) then 
                    window_r_V_2_2 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    window_r_V_2_2_loc_1_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_flatten_reg_1857))) then 
                window_r_V_2_2_loc_1_reg_372 <= ap_reg_pp0_iter3_window_r_V_2_2_loc_2_reg_497;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_r_V_2_2_loc_1_reg_372 <= window_r_V_2_2;
            end if; 
        end if;
    end process;

    x_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
                x_reg_402 <= x_1_fu_741_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                x_reg_402 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    y_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_584_p2))) then 
                y_reg_301 <= y_mid2_fu_636_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                y_reg_301 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten_reg_1857 <= exitcond_flatten_reg_1857;
                ap_reg_pp0_iter1_or_cond_reg_1893 <= or_cond_reg_1893;
                ap_reg_pp0_iter1_tmp_5_reg_1889 <= tmp_5_reg_1889;
                ap_reg_pp0_iter1_x_mid2_reg_1871 <= x_mid2_reg_1871;
                exitcond_flatten_reg_1857 <= exitcond_flatten_fu_584_p2;
                or_cond1_reg_1948 <= or_cond1_fu_735_p2;
                tmp_3_reg_1852 <= tmp_3_fu_578_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp0_iter2_exitcond_flatten_reg_1857 <= ap_reg_pp0_iter1_exitcond_flatten_reg_1857;
                ap_reg_pp0_iter2_or_cond1_reg_1948 <= or_cond1_reg_1948;
                ap_reg_pp0_iter3_exitcond_flatten_reg_1857 <= ap_reg_pp0_iter2_exitcond_flatten_reg_1857;
                ap_reg_pp0_iter3_or_cond1_reg_1948 <= ap_reg_pp0_iter2_or_cond1_reg_1948;
                ap_reg_pp0_iter3_window_b_V_2_2_loc_2_reg_523 <= window_b_V_2_2_loc_2_reg_523;
                ap_reg_pp0_iter3_window_g_V_2_2_loc_2_reg_510 <= window_g_V_2_2_loc_2_reg_510;
                ap_reg_pp0_iter3_window_r_V_2_2_loc_2_reg_497 <= window_r_V_2_2_loc_2_reg_497;
                ap_reg_pp0_iter4_or_cond1_reg_1948 <= ap_reg_pp0_iter3_or_cond1_reg_1948;
                ap_reg_pp0_iter5_or_cond1_reg_1948 <= ap_reg_pp0_iter4_or_cond1_reg_1948;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = data_in_0_load_A)) then
                data_in_0_payload_A <= data_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = data_in_0_load_B)) then
                data_in_0_payload_B <= data_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_1 = ap_predicate_op74_read_state3) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                data_in_b_V_load_new_reg_1942 <= data_in_0_data_out(23 downto 16);
                data_in_g_V_load_new_reg_1936 <= data_in_0_data_out(15 downto 8);
                tmp_2_reg_1930 <= tmp_2_fu_688_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = data_out_1_load_A)) then
                data_out_1_payload_A <= data_out_b_V_addr_fu_1796_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = data_out_1_load_B)) then
                data_out_1_payload_B <= data_out_b_V_addr_fu_1796_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten_fu_584_p2))) then
                exitcond_reg_1866 <= exitcond_fu_596_p2;
                or_cond_reg_1893 <= or_cond_fu_650_p2;
                tmp_3_mid1_reg_1879 <= tmp_3_mid1_fu_630_p2;
                tmp_5_reg_1889 <= tmp_5_fu_644_p2;
                x_mid2_reg_1871 <= x_mid2_fu_602_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_5_reg_1889))) then
                lines_b_V_0_addr_reg_1909 <= tmp_7_fu_661_p1(11 - 1 downto 0);
                lines_g_V_0_addr_reg_1903 <= tmp_7_fu_661_p1(11 - 1 downto 0);
                lines_r_V_0_addr_reg_1897 <= tmp_7_fu_661_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter3_or_cond1_reg_1948))) then
                    p_Val2_1_reg_2060(19 downto 7) <= p_Val2_1_fu_1624_p3(19 downto 7);
                    p_Val2_2_reg_2055(19 downto 7) <= p_Val2_2_fu_1600_p3(19 downto 7);
                    p_Val2_s_6_reg_2050(19 downto 7) <= p_Val2_s_6_fu_1576_p3(19 downto 7);
                ret_V_2_cast_reg_2081 <= p_Val2_2_fu_1600_p3(17 downto 10);
                ret_V_4_cast_reg_2097 <= p_Val2_1_fu_1624_p3(17 downto 10);
                ret_V_cast_reg_2065 <= p_Val2_s_6_fu_1576_p3(17 downto 10);
                tmp_20_reg_2075 <= p_Val2_s_6_fu_1576_p3(17 downto 10);
                tmp_23_reg_2091 <= p_Val2_2_fu_1600_p3(17 downto 10);
                tmp_26_reg_2107 <= p_Val2_1_fu_1624_p3(17 downto 10);
                    tmp_35_reg_2070(9 downto 7) <= tmp_35_fu_1641_p1(9 downto 7);
                    tmp_39_reg_2086(9 downto 7) <= tmp_39_fu_1665_p1(9 downto 7);
                    tmp_43_reg_2102(9 downto 7) <= tmp_43_fu_1689_p1(9 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_1 = ap_reg_pp0_iter2_or_cond1_reg_1948))) then
                    p_Val2_2_2_2_cast_reg_2007(19 downto 7) <= p_Val2_2_2_2_cast_fu_1415_p2(19 downto 7);
                    p_Val2_2_2_2_reg_2002(20 downto 7) <= p_Val2_2_2_2_fu_1409_p2(20 downto 7);
                    p_Val2_5_2_2_cast_reg_2017(19 downto 7) <= p_Val2_5_2_2_cast_fu_1472_p2(19 downto 7);
                    p_Val2_5_2_2_reg_2012(20 downto 7) <= p_Val2_5_2_2_fu_1466_p2(20 downto 7);
                    p_Val2_8_2_2_cast_reg_2027(19 downto 7) <= p_Val2_8_2_2_cast_fu_1529_p2(19 downto 7);
                    p_Val2_8_2_2_reg_2022(20 downto 7) <= p_Val2_8_2_2_fu_1523_p2(20 downto 7);
                tmp_27_reg_2032 <= p_Val2_2_2_2_fu_1409_p2(20 downto 20);
                tmp_29_reg_2038 <= p_Val2_5_2_2_fu_1466_p2(20 downto 20);
                tmp_31_reg_2044 <= p_Val2_8_2_2_fu_1523_p2(20 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_1 = or_cond1_reg_1948))) then
                    tmp12_reg_1977(16 downto 7) <= tmp12_fu_1172_p2(16 downto 7);
                    tmp14_reg_1982(17 downto 7) <= tmp14_fu_1184_p2(17 downto 7);
                    tmp17_reg_1987(19 downto 8) <= tmp17_fu_1202_p2(19 downto 8);
                    tmp20_reg_1992(16 downto 7) <= tmp20_fu_1208_p2(16 downto 7);
                    tmp22_reg_1997(17 downto 7) <= tmp22_fu_1220_p2(17 downto 7);
                    tmp2_reg_1957(19 downto 8) <= tmp2_fu_1130_p2(19 downto 8);
                    tmp5_reg_1962(16 downto 7) <= tmp5_fu_1136_p2(16 downto 7);
                    tmp7_reg_1967(17 downto 7) <= tmp7_fu_1148_p2(17 downto 7);
                    tmp9_reg_1972(19 downto 8) <= tmp9_fu_1166_p2(19 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857))) then
                window_b_V_0_1 <= window_b_V_0_2_loc_1_phi_fu_335_p4;
                window_b_V_1_1 <= window_b_V_1_2_loc_1_phi_fu_365_p4;
                window_g_V_0_1 <= window_g_V_0_2_loc_1_phi_fu_325_p4;
                window_g_V_1_1 <= window_g_V_1_2_loc_1_phi_fu_355_p4;
                window_r_V_0_1 <= window_r_V_0_2_loc_1_phi_fu_315_p4;
                window_r_V_1_1 <= window_r_V_1_2_loc_1_phi_fu_345_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then
                window_b_V_2_1 <= window_b_V_2_2_loc_1_phi_fu_395_p4;
                window_g_V_2_1 <= window_g_V_2_2_loc_1_phi_fu_385_p4;
                window_r_V_2_1 <= window_r_V_2_2_loc_1_phi_fu_375_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                window_b_V_2_2_loc_2_reg_523 <= ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523;
                window_g_V_2_2_loc_2_reg_510 <= ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510;
                window_r_V_2_2_loc_2_reg_497 <= ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497;
            end if;
        end if;
    end process;
    tmp2_reg_1957(7 downto 0) <= "00000000";
    tmp5_reg_1962(6 downto 0) <= "0000000";
    tmp7_reg_1967(6 downto 0) <= "0000000";
    tmp9_reg_1972(7 downto 0) <= "00000000";
    tmp12_reg_1977(6 downto 0) <= "0000000";
    tmp14_reg_1982(6 downto 0) <= "0000000";
    tmp17_reg_1987(7 downto 0) <= "00000000";
    tmp20_reg_1992(6 downto 0) <= "0000000";
    tmp22_reg_1997(6 downto 0) <= "0000000";
    p_Val2_2_2_2_reg_2002(6 downto 0) <= "0000000";
    p_Val2_2_2_2_cast_reg_2007(6 downto 0) <= "0000000";
    p_Val2_5_2_2_reg_2012(6 downto 0) <= "0000000";
    p_Val2_5_2_2_cast_reg_2017(6 downto 0) <= "0000000";
    p_Val2_8_2_2_reg_2022(6 downto 0) <= "0000000";
    p_Val2_8_2_2_cast_reg_2027(6 downto 0) <= "0000000";
    p_Val2_s_6_reg_2050(6 downto 0) <= "0000000";
    p_Val2_2_reg_2055(6 downto 0) <= "0000000";
    p_Val2_1_reg_2060(6 downto 0) <= "0000000";
    tmp_35_reg_2070(6 downto 0) <= "0000000";
    tmp_39_reg_2086(6 downto 0) <= "0000000";
    tmp_43_reg_2102(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, data_out_1_ack_in, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, exitcond_flatten_fu_584_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_flag00011011, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter6) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten_fu_584_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter6) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten_fu_584_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (data_out_1_ack_in = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state9 <= ap_CS_fsm(2);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_flag00001001_assign_proc : process(data_in_0_vld_out, ap_enable_reg_pp0_iter1, ap_predicate_op74_read_state3)
    begin
                ap_block_pp0_stage0_flag00001001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = data_in_0_vld_out) and (ap_const_boolean_1 = ap_predicate_op74_read_state3));
    end process;


    ap_block_pp0_stage0_flag00011001_assign_proc : process(data_in_0_vld_out, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_predicate_op74_read_state3, ap_block_state7_io, ap_block_state8_io)
    begin
                ap_block_pp0_stage0_flag00011001 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = data_in_0_vld_out) and (ap_const_boolean_1 = ap_predicate_op74_read_state3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_boolean_1 = ap_block_state7_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter6) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;


    ap_block_pp0_stage0_flag00011011_assign_proc : process(data_in_0_vld_out, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_predicate_op74_read_state3, ap_block_state7_io, ap_block_state8_io)
    begin
                ap_block_pp0_stage0_flag00011011 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = data_in_0_vld_out) and (ap_const_boolean_1 = ap_predicate_op74_read_state3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_boolean_1 = ap_block_state7_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter6) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(data_in_0_vld_out, ap_predicate_op74_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((ap_const_logic_0 = data_in_0_vld_out) and (ap_const_boolean_1 = ap_predicate_op74_read_state3));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_assign_proc : process(data_out_1_ack_in, ap_reg_pp0_iter4_or_cond1_reg_1948)
    begin
                ap_block_state7_io <= ((ap_const_lv1_1 = ap_reg_pp0_iter4_or_cond1_reg_1948) and (ap_const_logic_0 = data_out_1_ack_in));
    end process;

        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(data_out_1_ack_in, ap_reg_pp0_iter5_or_cond1_reg_1948)
    begin
                ap_block_state8_io <= ((ap_const_lv1_1 = ap_reg_pp0_iter5_or_cond1_reg_1948) and (ap_const_logic_0 = data_out_1_ack_in));
    end process;

        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_434_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
                ap_condition_434 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0));
    end process;


    ap_condition_609_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter2)
    begin
                ap_condition_609 <= ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_584_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten_fu_584_p2)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(data_out_1_ack_in, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (data_out_1_ack_in = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter1_window_b_V_0_2_loc_2_reg_441 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_b_V_1_2_loc_2_reg_483 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_b_V_2_2_loc_2_reg_523 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_g_V_0_2_loc_2_reg_427 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_g_V_1_2_loc_2_reg_469 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_g_V_2_2_loc_2_reg_510 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_r_V_0_2_loc_2_reg_413 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_r_V_1_2_loc_2_reg_455 <= "XXXXXXXX";
    ap_phi_precharge_reg_pp0_iter1_window_r_V_2_2_loc_2_reg_497 <= "XXXXXXXX";

    ap_predicate_op74_read_state3_assign_proc : process(exitcond_flatten_reg_1857, or_cond_reg_1893)
    begin
                ap_predicate_op74_read_state3 <= ((ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_1 = or_cond_reg_1893));
    end process;


    ap_ready_assign_proc : process(data_out_1_ack_in, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (data_out_1_ack_in = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    data_in_0_ack_in <= data_in_0_state(1);

    data_in_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op74_read_state3, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_predicate_op74_read_state3) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            data_in_0_ack_out <= ap_const_logic_1;
        else 
            data_in_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    data_in_0_data_out_assign_proc : process(data_in_0_payload_A, data_in_0_payload_B, data_in_0_sel)
    begin
        if ((ap_const_logic_1 = data_in_0_sel)) then 
            data_in_0_data_out <= data_in_0_payload_B;
        else 
            data_in_0_data_out <= data_in_0_payload_A;
        end if; 
    end process;

    data_in_0_load_A <= (data_in_0_state_cmp_full and not(data_in_0_sel_wr));
    data_in_0_load_B <= (data_in_0_sel_wr and data_in_0_state_cmp_full);
    data_in_0_sel <= data_in_0_sel_rd;
    data_in_0_state_cmp_full <= '0' when (data_in_0_state = ap_const_lv2_1) else '1';
    data_in_0_vld_in <= data_in_TVALID;
    data_in_0_vld_out <= data_in_0_state(0);

    data_in_TDATA_blk_n_assign_proc : process(data_in_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00000000, exitcond_flatten_reg_1857, or_cond_reg_1893)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten_reg_1857) and (ap_const_lv1_1 = or_cond_reg_1893))) then 
            data_in_TDATA_blk_n <= data_in_0_state(0);
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= data_in_0_state(1);
    data_out_1_ack_in <= data_out_1_state(1);
    data_out_1_ack_out <= data_out_TREADY;

    data_out_1_data_out_assign_proc : process(data_out_1_payload_A, data_out_1_payload_B, data_out_1_sel)
    begin
        if ((ap_const_logic_1 = data_out_1_sel)) then 
            data_out_1_data_out <= data_out_1_payload_B;
        else 
            data_out_1_data_out <= data_out_1_payload_A;
        end if; 
    end process;

    data_out_1_load_A <= (data_out_1_state_cmp_full and not(data_out_1_sel_wr));
    data_out_1_load_B <= (data_out_1_sel_wr and data_out_1_state_cmp_full);
    data_out_1_sel <= data_out_1_sel_rd;
    data_out_1_state_cmp_full <= '0' when (data_out_1_state = ap_const_lv2_1) else '1';

    data_out_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter5, ap_reg_pp0_iter4_or_cond1_reg_1948, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_lv1_1 = ap_reg_pp0_iter4_or_cond1_reg_1948) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            data_out_1_vld_in <= ap_const_logic_1;
        else 
            data_out_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    data_out_1_vld_out <= data_out_1_state(0);
    data_out_TDATA <= data_out_1_data_out;

    data_out_TDATA_blk_n_assign_proc : process(data_out_1_state, ap_block_pp0_stage0_flag00000000, ap_enable_reg_pp0_iter5, ap_reg_pp0_iter4_or_cond1_reg_1948, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_or_cond1_reg_1948)
    begin
        if ((((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5) and (ap_const_lv1_1 = ap_reg_pp0_iter4_or_cond1_reg_1948)) or ((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and (ap_const_lv1_1 = ap_reg_pp0_iter5_or_cond1_reg_1948)))) then 
            data_out_TDATA_blk_n <= data_out_1_state(1);
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_TVALID <= data_out_1_state(0);
    data_out_b_V_addr_fu_1796_p4 <= ((tmp_30_fu_1789_p3 & tmp_25_fu_1758_p3) & tmp_22_fu_1727_p3);
    exitcond_flatten_fu_584_p2 <= "1" when (indvar_flatten_reg_290 = ap_const_lv21_1FAFB9) else "0";
    exitcond_fu_596_p2 <= "1" when (x_phi_fu_406_p4 = ap_const_lv11_781) else "0";
    indvar_flatten_next_fu_590_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_290) + unsigned(ap_const_lv21_1));
    lines_b_V_0_address0 <= tmp_7_fu_661_p1(11 - 1 downto 0);

    lines_b_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            lines_b_V_0_ce0 <= ap_const_logic_1;
        else 
            lines_b_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lines_b_V_0_ce1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            lines_b_V_0_ce1 <= ap_const_logic_1;
        else 
            lines_b_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lines_b_V_0_we1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_tmp_5_reg_1889, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
            lines_b_V_0_we1 <= ap_const_logic_1;
        else 
            lines_b_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lines_b_V_1_address0 <= tmp_7_fu_661_p1(11 - 1 downto 0);
    lines_b_V_1_address1 <= tmp_8_fu_878_p1(11 - 1 downto 0);

    lines_b_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            lines_b_V_1_ce0 <= ap_const_logic_1;
        else 
            lines_b_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lines_b_V_1_ce1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            lines_b_V_1_ce1 <= ap_const_logic_1;
        else 
            lines_b_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lines_b_V_1_we1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_or_cond_reg_1893, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond_reg_1893))) then 
            lines_b_V_1_we1 <= ap_const_logic_1;
        else 
            lines_b_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lines_g_V_0_address0 <= tmp_7_fu_661_p1(11 - 1 downto 0);

    lines_g_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            lines_g_V_0_ce0 <= ap_const_logic_1;
        else 
            lines_g_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lines_g_V_0_ce1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            lines_g_V_0_ce1 <= ap_const_logic_1;
        else 
            lines_g_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lines_g_V_0_we1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_tmp_5_reg_1889, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
            lines_g_V_0_we1 <= ap_const_logic_1;
        else 
            lines_g_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lines_g_V_1_address0 <= tmp_7_fu_661_p1(11 - 1 downto 0);
    lines_g_V_1_address1 <= tmp_8_fu_878_p1(11 - 1 downto 0);

    lines_g_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            lines_g_V_1_ce0 <= ap_const_logic_1;
        else 
            lines_g_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lines_g_V_1_ce1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            lines_g_V_1_ce1 <= ap_const_logic_1;
        else 
            lines_g_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lines_g_V_1_we1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_or_cond_reg_1893, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond_reg_1893))) then 
            lines_g_V_1_we1 <= ap_const_logic_1;
        else 
            lines_g_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lines_r_V_0_address0 <= tmp_7_fu_661_p1(11 - 1 downto 0);

    lines_r_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            lines_r_V_0_ce0 <= ap_const_logic_1;
        else 
            lines_r_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lines_r_V_0_ce1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            lines_r_V_0_ce1 <= ap_const_logic_1;
        else 
            lines_r_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lines_r_V_0_we1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_tmp_5_reg_1889, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
            lines_r_V_0_we1 <= ap_const_logic_1;
        else 
            lines_r_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lines_r_V_1_address0 <= tmp_7_fu_661_p1(11 - 1 downto 0);
    lines_r_V_1_address1 <= tmp_8_fu_878_p1(11 - 1 downto 0);

    lines_r_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            lines_r_V_1_ce0 <= ap_const_logic_1;
        else 
            lines_r_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lines_r_V_1_ce1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            lines_r_V_1_ce1 <= ap_const_logic_1;
        else 
            lines_r_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lines_r_V_1_we1_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_or_cond_reg_1893, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_or_cond_reg_1893))) then 
            lines_r_V_1_we1 <= ap_const_logic_1;
        else 
            lines_r_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond1_fu_735_p2 <= (tmp_9_fu_730_p2 and tmp_3_mid2_fu_656_p3);
    or_cond_fu_650_p2 <= (tmp_5_fu_644_p2 and tmp_1_mid2_fu_622_p3);
    p_Val2_11_cast_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_fu_884_p3),17));
    p_Val2_1_0_1_cast_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_0_1_fu_920_p3),20));
    p_Val2_1_0_1_fu_920_p3 <= (window_r_V_0_2_loc_1_phi_fu_315_p4 & ap_const_lv8_0);
    p_Val2_1_0_2_cast_fu_964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_0_2_fu_956_p3),18));
    p_Val2_1_0_2_fu_956_p3 <= (window_r_V_0_2_loc_2_phi_fu_418_p4 & ap_const_lv7_0);
    p_Val2_1_1_1_fu_1052_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1048_p1) - unsigned(p_shl2_cast_fu_1036_p1));
    p_Val2_1_1_2_cast_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_1_2_fu_1256_p3),20));
    p_Val2_1_1_2_fu_1256_p3 <= (window_r_V_1_2_loc_2_reg_455 & ap_const_lv8_0);
    p_Val2_1_1_cast_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_1_fu_992_p3),17));
    p_Val2_1_1_fu_992_p3 <= (window_r_V_1_1 & ap_const_lv8_0);
    p_Val2_1_2_1_cast_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_2_1_fu_1328_p3),17));
    p_Val2_1_2_1_fu_1328_p3 <= (window_r_V_2_2_loc_1_phi_fu_375_p4 & ap_const_lv8_0);
    p_Val2_1_2_2_cast_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_2_2_fu_1118_p3),18));
    p_Val2_1_2_2_fu_1118_p3 <= (ap_phi_precharge_reg_pp0_iter2_window_r_V_2_2_loc_2_reg_497 & ap_const_lv7_0);
    p_Val2_1_2_cast_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_2_fu_1292_p3),17));
    p_Val2_1_2_fu_1292_p3 <= (window_r_V_2_1 & ap_const_lv7_0);
    p_Val2_1_fu_1624_p3 <= 
        p_sum_b_cast_fu_1612_p3 when (tmp_19_fu_1619_p2(0) = '1') else 
        p_Val2_8_2_2_cast_reg_2027;
    p_Val2_2_2_2_cast_fu_1415_p2 <= std_logic_vector(unsigned(tmp_s_fu_1405_p1) + unsigned(tmp4_fu_1379_p2));
    p_Val2_2_2_2_fu_1409_p2 <= std_logic_vector(signed(tmp22_cast_fu_1385_p1) + signed(tmp26_cast_fu_1401_p1));
    p_Val2_2_fu_1600_p3 <= 
        p_sum_g_cast_fu_1588_p3 when (tmp_14_fu_1595_p2(0) = '1') else 
        p_Val2_5_2_2_cast_reg_2017;
    p_Val2_4_0_1_cast_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_0_1_fu_932_p3),20));
    p_Val2_4_0_1_fu_932_p3 <= (window_g_V_0_2_loc_1_phi_fu_325_p4 & ap_const_lv8_0);
    p_Val2_4_0_2_cast_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_0_2_fu_968_p3),18));
    p_Val2_4_0_2_fu_968_p3 <= (window_g_V_0_2_loc_2_phi_fu_432_p4 & ap_const_lv7_0);
    p_Val2_4_1_1_fu_1082_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1078_p1) - unsigned(p_shl4_cast_fu_1066_p1));
    p_Val2_4_1_2_cast_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_1_2_fu_1268_p3),20));
    p_Val2_4_1_2_fu_1268_p3 <= (window_g_V_1_2_loc_2_reg_469 & ap_const_lv8_0);
    p_Val2_4_1_cast_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_1_fu_1004_p3),17));
    p_Val2_4_1_fu_1004_p3 <= (window_g_V_1_1 & ap_const_lv8_0);
    p_Val2_4_2_1_cast_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_2_1_fu_1340_p3),17));
    p_Val2_4_2_1_fu_1340_p3 <= (window_g_V_2_2_loc_1_phi_fu_385_p4 & ap_const_lv8_0);
    p_Val2_4_2_2_cast_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_2_2_fu_1154_p3),18));
    p_Val2_4_2_2_fu_1154_p3 <= (ap_phi_precharge_reg_pp0_iter2_window_g_V_2_2_loc_2_reg_510 & ap_const_lv7_0);
    p_Val2_4_2_cast_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_2_fu_1304_p3),17));
    p_Val2_4_2_fu_1304_p3 <= (window_g_V_2_1 & ap_const_lv7_0);
    p_Val2_4_cast_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_896_p3),17));
    p_Val2_4_fu_896_p3 <= (window_g_V_0_1 & ap_const_lv7_0);
    p_Val2_5_2_2_cast_fu_1472_p2 <= std_logic_vector(unsigned(tmp_6_fu_1462_p1) + unsigned(tmp11_fu_1436_p2));
    p_Val2_5_2_2_fu_1466_p2 <= std_logic_vector(signed(tmp30_cast_fu_1442_p1) + signed(tmp34_cast_fu_1458_p1));
    p_Val2_7_0_1_cast_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_0_1_fu_944_p3),20));
    p_Val2_7_0_1_fu_944_p3 <= (window_b_V_0_2_loc_1_phi_fu_335_p4 & ap_const_lv8_0);
    p_Val2_7_0_2_cast_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_0_2_fu_980_p3),18));
    p_Val2_7_0_2_fu_980_p3 <= (window_b_V_0_2_loc_2_phi_fu_446_p4 & ap_const_lv7_0);
    p_Val2_7_1_1_fu_1112_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_1108_p1) - unsigned(p_shl6_cast_fu_1096_p1));
    p_Val2_7_1_2_cast_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_1_2_fu_1280_p3),20));
    p_Val2_7_1_2_fu_1280_p3 <= (window_b_V_1_2_loc_2_reg_483 & ap_const_lv8_0);
    p_Val2_7_1_cast_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_1_fu_1016_p3),17));
    p_Val2_7_1_fu_1016_p3 <= (window_b_V_1_1 & ap_const_lv8_0);
    p_Val2_7_2_1_cast_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_2_1_fu_1352_p3),17));
    p_Val2_7_2_1_fu_1352_p3 <= (window_b_V_2_2_loc_1_phi_fu_395_p4 & ap_const_lv8_0);
    p_Val2_7_2_2_cast_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_2_2_fu_1190_p3),18));
    p_Val2_7_2_2_fu_1190_p3 <= (ap_phi_precharge_reg_pp0_iter2_window_b_V_2_2_loc_2_reg_523 & ap_const_lv7_0);
    p_Val2_7_2_cast_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_2_fu_1316_p3),17));
    p_Val2_7_2_fu_1316_p3 <= (window_b_V_2_1 & ap_const_lv7_0);
    p_Val2_7_cast_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_fu_908_p3),17));
    p_Val2_7_fu_908_p3 <= (window_b_V_0_1 & ap_const_lv7_0);
    p_Val2_8_2_2_cast_fu_1529_p2 <= std_logic_vector(unsigned(tmp_10_fu_1519_p1) + unsigned(tmp19_fu_1493_p2));
    p_Val2_8_2_2_fu_1523_p2 <= std_logic_vector(signed(tmp38_cast_fu_1499_p1) + signed(tmp42_cast_fu_1515_p1));
    p_Val2_s_6_fu_1576_p3 <= 
        p_sum_r_cast_fu_1564_p3 when (tmp_12_fu_1571_p2(0) = '1') else 
        p_Val2_2_2_2_cast_reg_2007;
    p_Val2_s_fu_884_p3 <= (window_r_V_0_1 & ap_const_lv7_0);
    p_shl2_cast_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1028_p3),20));
    p_shl2_fu_1028_p3 <= (window_r_V_1_2_loc_1_phi_fu_345_p4 & ap_const_lv11_0);
    p_shl3_cast_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_1040_p3),20));
    p_shl3_fu_1040_p3 <= (window_r_V_1_2_loc_1_phi_fu_345_p4 & ap_const_lv9_0);
    p_shl4_cast_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_1058_p3),20));
    p_shl4_fu_1058_p3 <= (window_g_V_1_2_loc_1_phi_fu_355_p4 & ap_const_lv11_0);
    p_shl5_cast_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_1070_p3),20));
    p_shl5_fu_1070_p3 <= (window_g_V_1_2_loc_1_phi_fu_355_p4 & ap_const_lv9_0);
    p_shl6_cast_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_1088_p3),20));
    p_shl6_fu_1088_p3 <= (window_b_V_1_2_loc_1_phi_fu_365_p4 & ap_const_lv11_0);
    p_shl7_cast_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_1100_p3),20));
    p_shl7_fu_1100_p3 <= (window_b_V_1_2_loc_1_phi_fu_365_p4 & ap_const_lv9_0);
    p_sum_b_cast_fu_1612_p3 <= 
        ap_const_lv20_0 when (tmp_31_reg_2044(0) = '1') else 
        ap_const_lv20_3FC00;
    p_sum_g_cast_fu_1588_p3 <= 
        ap_const_lv20_0 when (tmp_29_reg_2038(0) = '1') else 
        ap_const_lv20_3FC00;
    p_sum_r_cast_fu_1564_p3 <= 
        ap_const_lv20_0 when (tmp_27_reg_2032(0) = '1') else 
        ap_const_lv20_3FC00;
    ret_V_1_fu_1715_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(ret_V_cast_reg_2065));
    ret_V_3_fu_1746_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(ret_V_2_cast_reg_2081));
    ret_V_5_fu_1777_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(ret_V_4_cast_reg_2097));
    tmp10_fu_1431_p2 <= std_logic_vector(unsigned(p_Val2_4_1_2_cast_fu_1276_p1) + unsigned(tmp9_reg_1972));
    tmp11_fu_1436_p2 <= std_logic_vector(unsigned(tmp31_cast_fu_1427_p1) + unsigned(tmp10_fu_1431_p2));
    tmp12_fu_1172_p2 <= std_logic_vector(unsigned(p_Val2_4_1_cast_fu_1012_p1) + unsigned(p_Val2_4_cast_fu_904_p1));
    tmp13_fu_1178_p2 <= std_logic_vector(unsigned(ap_const_lv18_1FC00) + unsigned(p_Val2_4_2_2_cast_fu_1162_p1));
    tmp14_fu_1184_p2 <= std_logic_vector(unsigned(p_Val2_4_0_2_cast_fu_976_p1) + unsigned(tmp13_fu_1178_p2));
    tmp15_fu_1452_p2 <= std_logic_vector(unsigned(tmp35_cast_fu_1446_p1) + unsigned(tmp36_cast_fu_1449_p1));
    tmp16_fu_1478_p2 <= std_logic_vector(unsigned(p_Val2_7_2_cast_fu_1324_p1) + unsigned(p_Val2_7_2_1_cast_fu_1360_p1));
    tmp17_fu_1202_p2 <= std_logic_vector(unsigned(p_Val2_7_0_1_cast_fu_952_p1) + unsigned(p_Val2_7_1_1_fu_1112_p2));
    tmp18_fu_1488_p2 <= std_logic_vector(unsigned(p_Val2_7_1_2_cast_fu_1288_p1) + unsigned(tmp17_reg_1987));
    tmp19_fu_1493_p2 <= std_logic_vector(unsigned(tmp39_cast_fu_1484_p1) + unsigned(tmp18_fu_1488_p2));
    tmp1_fu_1364_p2 <= std_logic_vector(unsigned(p_Val2_1_2_cast_fu_1300_p1) + unsigned(p_Val2_1_2_1_cast_fu_1336_p1));
    tmp20_fu_1208_p2 <= std_logic_vector(unsigned(p_Val2_7_1_cast_fu_1024_p1) + unsigned(p_Val2_7_cast_fu_916_p1));
    tmp21_fu_1214_p2 <= std_logic_vector(unsigned(ap_const_lv18_1FC00) + unsigned(p_Val2_7_2_2_cast_fu_1198_p1));
        tmp22_cast_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_fu_1379_p2),21));

    tmp22_fu_1220_p2 <= std_logic_vector(unsigned(p_Val2_7_0_2_cast_fu_988_p1) + unsigned(tmp21_fu_1214_p2));
    tmp23_cast_fu_1370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_1364_p2),20));
    tmp23_fu_1509_p2 <= std_logic_vector(unsigned(tmp43_cast_fu_1503_p1) + unsigned(tmp44_cast_fu_1506_p1));
    tmp26_cast_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp8_fu_1395_p2),21));
    tmp27_cast_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp5_reg_1962),19));
    tmp28_cast_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp7_reg_1967),19));
    tmp2_fu_1130_p2 <= std_logic_vector(unsigned(p_Val2_1_0_1_cast_fu_928_p1) + unsigned(p_Val2_1_1_1_fu_1052_p2));
        tmp30_cast_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_fu_1436_p2),21));

    tmp31_cast_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1421_p2),20));
    tmp34_cast_fu_1458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp15_fu_1452_p2),21));
    tmp35_cast_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp12_reg_1977),19));
    tmp36_cast_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp14_reg_1982),19));
        tmp38_cast_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp19_fu_1493_p2),21));

    tmp39_cast_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp16_fu_1478_p2),20));
    tmp3_fu_1374_p2 <= std_logic_vector(unsigned(p_Val2_1_1_2_cast_fu_1264_p1) + unsigned(tmp2_reg_1957));
    tmp42_cast_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp23_fu_1509_p2),21));
    tmp43_cast_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp20_reg_1992),19));
    tmp44_cast_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp22_reg_1997),19));
    tmp4_fu_1379_p2 <= std_logic_vector(unsigned(tmp23_cast_fu_1370_p1) + unsigned(tmp3_fu_1374_p2));
    tmp5_fu_1136_p2 <= std_logic_vector(unsigned(p_Val2_1_1_cast_fu_1000_p1) + unsigned(p_Val2_11_cast_fu_892_p1));
    tmp6_fu_1142_p2 <= std_logic_vector(unsigned(ap_const_lv18_1FC00) + unsigned(p_Val2_1_2_2_cast_fu_1126_p1));
    tmp7_fu_1148_p2 <= std_logic_vector(unsigned(p_Val2_1_0_2_cast_fu_964_p1) + unsigned(tmp6_fu_1142_p2));
    tmp8_fu_1395_p2 <= std_logic_vector(unsigned(tmp27_cast_fu_1389_p1) + unsigned(tmp28_cast_fu_1392_p1));
    tmp9_fu_1166_p2 <= std_logic_vector(unsigned(p_Val2_4_0_1_cast_fu_940_p1) + unsigned(p_Val2_4_1_1_fu_1082_p2));
    tmp_10_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp23_fu_1509_p2),20));
    tmp_11_fu_1559_p2 <= "1" when (signed(p_Val2_2_2_2_reg_2002) > signed(ap_const_lv21_3FC00)) else "0";
    tmp_12_fu_1571_p2 <= (tmp_27_reg_2032 or tmp_11_fu_1559_p2);
    tmp_13_fu_1583_p2 <= "1" when (signed(p_Val2_5_2_2_reg_2012) > signed(ap_const_lv21_3FC00)) else "0";
    tmp_14_fu_1595_p2 <= (tmp_29_reg_2038 or tmp_13_fu_1583_p2);
    tmp_15_fu_1607_p2 <= "1" when (signed(p_Val2_8_2_2_reg_2022) > signed(ap_const_lv21_3FC00)) else "0";
    tmp_16_fu_1710_p2 <= "1" when (tmp_35_reg_2070 = ap_const_lv10_0) else "0";
    tmp_17_fu_1741_p2 <= "1" when (tmp_39_reg_2086 = ap_const_lv10_0) else "0";
    tmp_18_fu_1772_p2 <= "1" when (tmp_43_reg_2102 = ap_const_lv10_0) else "0";
    tmp_19_fu_1619_p2 <= (tmp_31_reg_2044 or tmp_15_fu_1607_p2);
    tmp_1_fu_572_p2 <= "1" when (unsigned(y_reg_301) < unsigned(ap_const_lv11_438)) else "0";
    tmp_1_mid1_fu_616_p2 <= "1" when (unsigned(y_s_fu_610_p2) < unsigned(ap_const_lv11_438)) else "0";
    tmp_1_mid2_fu_622_p3 <= 
        tmp_1_mid1_fu_616_p2 when (exitcond_fu_596_p2(0) = '1') else 
        tmp_1_fu_572_p2;
    tmp_21_fu_1720_p3 <= 
        tmp_20_reg_2075 when (tmp_16_fu_1710_p2(0) = '1') else 
        ret_V_1_fu_1715_p2;
    tmp_22_fu_1727_p3 <= 
        tmp_21_fu_1720_p3 when (tmp_33_fu_1703_p3(0) = '1') else 
        tmp_20_reg_2075;
    tmp_24_fu_1751_p3 <= 
        tmp_23_reg_2091 when (tmp_17_fu_1741_p2(0) = '1') else 
        ret_V_3_fu_1746_p2;
    tmp_25_fu_1758_p3 <= 
        tmp_24_fu_1751_p3 when (tmp_37_fu_1734_p3(0) = '1') else 
        tmp_23_reg_2091;
    tmp_28_fu_1782_p3 <= 
        tmp_26_reg_2107 when (tmp_18_fu_1772_p2(0) = '1') else 
        ret_V_5_fu_1777_p2;
    tmp_2_fu_688_p1 <= data_in_0_data_out(8 - 1 downto 0);
    tmp_30_fu_1789_p3 <= 
        tmp_28_fu_1782_p3 when (tmp_41_fu_1765_p3(0) = '1') else 
        tmp_26_reg_2107;
    tmp_33_fu_1703_p3 <= p_Val2_s_6_reg_2050(19 downto 19);
    tmp_35_fu_1641_p1 <= p_Val2_s_6_fu_1576_p3(10 - 1 downto 0);
    tmp_37_fu_1734_p3 <= p_Val2_2_reg_2055(19 downto 19);
    tmp_39_fu_1665_p1 <= p_Val2_2_fu_1600_p3(10 - 1 downto 0);
    tmp_3_fu_578_p2 <= "0" when (y_reg_301 = ap_const_lv11_0) else "1";
    tmp_3_mid1_fu_630_p2 <= "0" when (y_s_fu_610_p2 = ap_const_lv11_0) else "1";
    tmp_3_mid2_fu_656_p3 <= 
        tmp_3_mid1_reg_1879 when (exitcond_reg_1866(0) = '1') else 
        tmp_3_reg_1852;
    tmp_41_fu_1765_p3 <= p_Val2_1_reg_2060(19 downto 19);
    tmp_43_fu_1689_p1 <= p_Val2_1_fu_1624_p3(10 - 1 downto 0);
    tmp_5_fu_644_p2 <= "1" when (unsigned(x_mid2_fu_602_p3) < unsigned(ap_const_lv11_780)) else "0";
    tmp_6_fu_1462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp15_fu_1452_p2),20));
    tmp_7_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mid2_reg_1871),64));
    tmp_8_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter1_x_mid2_reg_1871),64));
    tmp_9_fu_730_p2 <= "0" when (x_mid2_reg_1871 = ap_const_lv11_0) else "1";
    tmp_fu_1421_p2 <= std_logic_vector(unsigned(p_Val2_4_2_cast_fu_1312_p1) + unsigned(p_Val2_4_2_1_cast_fu_1348_p1));
    tmp_s_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp8_fu_1395_p2),20));

    window_b_V_0_2_loc_1_phi_fu_335_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_b_V_0_2_loc_1_reg_332, window_b_V_0_2_loc_2_reg_441, ap_reg_pp0_iter2_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
            window_b_V_0_2_loc_1_phi_fu_335_p4 <= window_b_V_0_2_loc_2_reg_441;
        else 
            window_b_V_0_2_loc_1_phi_fu_335_p4 <= window_b_V_0_2_loc_1_reg_332;
        end if; 
    end process;


    window_b_V_0_2_loc_2_phi_fu_446_p4_assign_proc : process(lines_b_V_0_q0, ap_block_pp0_stage0_flag00000000, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_tmp_5_reg_1889, ap_enable_reg_pp0_iter2, ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
            window_b_V_0_2_loc_2_phi_fu_446_p4 <= lines_b_V_0_q0;
        else 
            window_b_V_0_2_loc_2_phi_fu_446_p4 <= ap_phi_precharge_reg_pp0_iter2_window_b_V_0_2_loc_2_reg_441;
        end if; 
    end process;


    window_b_V_1_2_loc_1_phi_fu_365_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_b_V_1_2_loc_1_reg_362, window_b_V_1_2_loc_2_reg_483, ap_reg_pp0_iter2_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
            window_b_V_1_2_loc_1_phi_fu_365_p4 <= window_b_V_1_2_loc_2_reg_483;
        else 
            window_b_V_1_2_loc_1_phi_fu_365_p4 <= window_b_V_1_2_loc_1_reg_362;
        end if; 
    end process;


    window_b_V_2_2_loc_1_phi_fu_395_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_b_V_2_2_loc_1_reg_392, ap_reg_pp0_iter3_window_b_V_2_2_loc_2_reg_523, ap_reg_pp0_iter3_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_flatten_reg_1857))) then 
            window_b_V_2_2_loc_1_phi_fu_395_p4 <= ap_reg_pp0_iter3_window_b_V_2_2_loc_2_reg_523;
        else 
            window_b_V_2_2_loc_1_phi_fu_395_p4 <= window_b_V_2_2_loc_1_reg_392;
        end if; 
    end process;


    window_g_V_0_2_loc_1_phi_fu_325_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_g_V_0_2_loc_1_reg_322, window_g_V_0_2_loc_2_reg_427, ap_reg_pp0_iter2_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
            window_g_V_0_2_loc_1_phi_fu_325_p4 <= window_g_V_0_2_loc_2_reg_427;
        else 
            window_g_V_0_2_loc_1_phi_fu_325_p4 <= window_g_V_0_2_loc_1_reg_322;
        end if; 
    end process;


    window_g_V_0_2_loc_2_phi_fu_432_p4_assign_proc : process(lines_g_V_0_q0, ap_block_pp0_stage0_flag00000000, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_tmp_5_reg_1889, ap_enable_reg_pp0_iter2, ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
            window_g_V_0_2_loc_2_phi_fu_432_p4 <= lines_g_V_0_q0;
        else 
            window_g_V_0_2_loc_2_phi_fu_432_p4 <= ap_phi_precharge_reg_pp0_iter2_window_g_V_0_2_loc_2_reg_427;
        end if; 
    end process;


    window_g_V_1_2_loc_1_phi_fu_355_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_g_V_1_2_loc_1_reg_352, window_g_V_1_2_loc_2_reg_469, ap_reg_pp0_iter2_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
            window_g_V_1_2_loc_1_phi_fu_355_p4 <= window_g_V_1_2_loc_2_reg_469;
        else 
            window_g_V_1_2_loc_1_phi_fu_355_p4 <= window_g_V_1_2_loc_1_reg_352;
        end if; 
    end process;


    window_g_V_2_2_loc_1_phi_fu_385_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_g_V_2_2_loc_1_reg_382, ap_reg_pp0_iter3_window_g_V_2_2_loc_2_reg_510, ap_reg_pp0_iter3_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_flatten_reg_1857))) then 
            window_g_V_2_2_loc_1_phi_fu_385_p4 <= ap_reg_pp0_iter3_window_g_V_2_2_loc_2_reg_510;
        else 
            window_g_V_2_2_loc_1_phi_fu_385_p4 <= window_g_V_2_2_loc_1_reg_382;
        end if; 
    end process;


    window_r_V_0_2_loc_1_phi_fu_315_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_r_V_0_2_loc_1_reg_312, window_r_V_0_2_loc_2_reg_413, ap_reg_pp0_iter2_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
            window_r_V_0_2_loc_1_phi_fu_315_p4 <= window_r_V_0_2_loc_2_reg_413;
        else 
            window_r_V_0_2_loc_1_phi_fu_315_p4 <= window_r_V_0_2_loc_1_reg_312;
        end if; 
    end process;


    window_r_V_0_2_loc_2_phi_fu_418_p4_assign_proc : process(lines_r_V_0_q0, ap_block_pp0_stage0_flag00000000, ap_reg_pp0_iter1_exitcond_flatten_reg_1857, ap_reg_pp0_iter1_tmp_5_reg_1889, ap_enable_reg_pp0_iter2, ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_1857) and (ap_const_lv1_1 = ap_reg_pp0_iter1_tmp_5_reg_1889))) then 
            window_r_V_0_2_loc_2_phi_fu_418_p4 <= lines_r_V_0_q0;
        else 
            window_r_V_0_2_loc_2_phi_fu_418_p4 <= ap_phi_precharge_reg_pp0_iter2_window_r_V_0_2_loc_2_reg_413;
        end if; 
    end process;


    window_r_V_1_2_loc_1_phi_fu_345_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_r_V_1_2_loc_1_reg_342, window_r_V_1_2_loc_2_reg_455, ap_reg_pp0_iter2_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_flatten_reg_1857))) then 
            window_r_V_1_2_loc_1_phi_fu_345_p4 <= window_r_V_1_2_loc_2_reg_455;
        else 
            window_r_V_1_2_loc_1_phi_fu_345_p4 <= window_r_V_1_2_loc_1_reg_342;
        end if; 
    end process;


    window_r_V_2_2_loc_1_phi_fu_375_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, window_r_V_2_2_loc_1_reg_372, ap_reg_pp0_iter3_window_r_V_2_2_loc_2_reg_497, ap_reg_pp0_iter3_exitcond_flatten_reg_1857, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_flatten_reg_1857))) then 
            window_r_V_2_2_loc_1_phi_fu_375_p4 <= ap_reg_pp0_iter3_window_r_V_2_2_loc_2_reg_497;
        else 
            window_r_V_2_2_loc_1_phi_fu_375_p4 <= window_r_V_2_2_loc_1_reg_372;
        end if; 
    end process;

    x_1_fu_741_p2 <= std_logic_vector(unsigned(x_mid2_reg_1871) + unsigned(ap_const_lv11_1));
    x_mid2_fu_602_p3 <= 
        ap_const_lv11_0 when (exitcond_fu_596_p2(0) = '1') else 
        x_phi_fu_406_p4;

    x_phi_fu_406_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00000000, exitcond_flatten_reg_1857, x_reg_402, x_1_fu_741_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten_reg_1857))) then 
            x_phi_fu_406_p4 <= x_1_fu_741_p2;
        else 
            x_phi_fu_406_p4 <= x_reg_402;
        end if; 
    end process;

    y_mid2_fu_636_p3 <= 
        y_s_fu_610_p2 when (exitcond_fu_596_p2(0) = '1') else 
        y_reg_301;
    y_s_fu_610_p2 <= std_logic_vector(unsigned(y_reg_301) + unsigned(ap_const_lv11_1));
end behav;
