# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_halfadder.all_2a9f30afe01faed90d95ca9cf2cee2354e984c4c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_halfadder(tb) -L vunit_lib -L lib -g/tb_halfadder/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_halfadder.all_2a9f30afe01faed90d95ca9cf2cee2354e984c4c/,tb path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 16:32:54 on Mar 25,2022
# ** Warning: Design size of 21394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 16:32:54 on Mar 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_alu(tb) -L vunit_lib -L lib -g/tb_alu/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/,tb path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 16:32:54 on Mar 25,2022
# ** Warning: Design size of 22306 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/mapping/BarrelShifter
# ** Error: Falha em teste: 2
#    Time: 300 ps  Iteration: 0  Process: /tb_alu/main File: /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
# Break in Process main at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 74
# Stopped at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 74
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd 74 return [address 0xf6d49cf0] Process main
# 
# 
# Surrounding code from 'see' command
#   69 : 
#   70 :       -- Teste: 2
#   71 :       inX <= "0000000000000000"; inY <= "1111111111111111";
#   72 :       inZX <= '1'; inNX <= '1'; inZY <= '1'; inNY <= '1'; inF <= "00"; inNO <= '1'; indir <= '0'; insize <= "01";
#   73 :       wait for 200 ps;
# ->74 :       assert(outZR = '0' and outNG = '0' and outSaida= "1111111111111110" and outcar= '0')  report "Falha em teste: 2" severity error;
#   75 : 
#   76 :       -- -- Teste: 3
#   77 :       -- inX <= "0000000000000000"; inY <= "1111111111111111";
#   78 :       -- inZX <= '1'; inNX <= '1'; inZY <= '1'; inNY <= '0'; inF <= "01"; inNO <= '0'; indir <= '1'; insize <= "01";
# 
# End time: 16:32:55 on Mar 25,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
