// Seed: 2730573853
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  always @(id_1 or id_2);
  assign id_3 = id_1;
  logic id_4;
  logic id_5 = 1 == 1;
endmodule
