ISim log file
Running: X:\Desktop\Lab3\CPU_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb X:/Desktop/Lab3/CPU_tb_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
WARNING: File "//ad/eng/users/v/i/vishal94/Desktop/Lab3/Multicycle_Datapath.v" Line 40.  For instance uut/Mem_in/, width 32 of formal port Out is not equal to width 16 of actual signal Mem_Addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 1110 ns : File "//ad/eng/users/v/i/vishal94/Desktop/Lab3/CPU_tb.v" Line 144
