NDSummary.OnToolTipsLoaded("SystemVerilogModule:open_game_module",{9:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype9\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/14/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/14/2\"><span class=\"SHKeyword\">module</span> open_game_module (</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">clk,</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">input</span> [</div><div class=\"PType\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\"><span class=\"SHNumber\">10</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">A,</div><div class=\"PType\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">MREQn,</div><div class=\"PType\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">RFSHn,</div><div class=\"PType\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">IORQn,</div><div class=\"PType\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"7/3/8/4\" style=\"grid-area:6/4/7/5\">WRn,</div><div class=\"PType\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"8/3/9/4\" style=\"grid-area:7/4/8/5\">RESETn,</div><div class=\"PType\" data-WideGridArea=\"8/3/9/4\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:8/3/9/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"8/4/9/5\" data-NarrowGridArea=\"9/3/10/4\" style=\"grid-area:8/4/9/5\">RDn,</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"9/2/10/3\" data-NarrowGridArea=\"10/1/11/2\" style=\"grid-area:9/2/10/3\"><span class=\"SHKeyword\">inout</span> [</div><div class=\"PType\" data-WideGridArea=\"9/3/10/4\" data-NarrowGridArea=\"10/2/11/3\" style=\"grid-area:9/3/10/4\"><span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"9/4/10/5\" data-NarrowGridArea=\"10/3/11/4\" style=\"grid-area:9/4/10/5\">D,</div><div class=\"PType\" data-WideGridArea=\"10/3/11/4\" data-NarrowGridArea=\"11/2/12/3\" style=\"grid-area:10/3/11/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"10/4/11/5\" data-NarrowGridArea=\"11/3/12/4\" style=\"grid-area:10/4/11/5\">RAM_CSn,</div><div class=\"PType\" data-WideGridArea=\"11/3/12/4\" data-NarrowGridArea=\"12/2/13/3\" style=\"grid-area:11/3/12/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"11/4/12/5\" data-NarrowGridArea=\"12/3/13/4\" style=\"grid-area:11/4/12/5\">RAM_OEn,</div><div class=\"PType\" data-WideGridArea=\"12/3/13/4\" data-NarrowGridArea=\"13/2/14/3\" style=\"grid-area:12/3/13/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"12/4/13/5\" data-NarrowGridArea=\"13/3/14/4\" style=\"grid-area:12/4/13/5\">AY_CSn,</div><div class=\"PType\" data-WideGridArea=\"13/3/14/4\" data-NarrowGridArea=\"14/2/15/3\" style=\"grid-area:13/3/14/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"13/4/14/5\" data-NarrowGridArea=\"14/3/15/4\" style=\"grid-area:13/4/14/5\">AY_AS</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"13/5/14/6\" data-NarrowGridArea=\"15/1/16/5\" style=\"grid-area:13/5/14/6\">)</div></div></div></div><div class=\"TTSummary\">Colecovision Super Game Module Glue Logic</div></div>",10:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">Core has 3 registers at the IO addresses that follow.</div></div>",11:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype11\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SOUND_ADDR_CACHE = <span class=\"SHNumber\">8\'h50</span></div></div><div class=\"TTSummary\">Defines the address of r_snd_addr_cache</div></div>",12:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype12\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SOUND_CACHE = <span class=\"SHNumber\">8\'h51</span></div></div><div class=\"TTSummary\">Defines the address of r_snd_cache</div></div>",13:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype13\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RAM_24K_ENABLE = <span class=\"SHNumber\">8\'h53</span></div></div><div class=\"TTSummary\">Defines the address of r_24k_ena</div></div>",14:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype14\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SWAP_BIOS_TO_RAM = <span class=\"SHNumber\">8\'h7F</span></div></div><div class=\"TTSummary\">Defines the address of r_swap_ena</div></div>",15:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype15\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] r_snd_addr_cache = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">register for SOUND_ADDR_CACHE See Also: SOUND_ADDR_CACHE</div></div>",16:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype16\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] r_24k_ena = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">register for RAM_24K_ENABLE See Also: RAM_24K_ENABLE</div></div>",17:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype17\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] r_swap_ena = <span class=\"SHNumber\">8\'h0F</span></div></div><div class=\"TTSummary\">register for 8K RAM/ROM swap See Also: SWAP_BIOS_TO_RAM</div></div>",18:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype18\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] r_snd_cache[<span class=\"SHNumber\">3</span>:<span class=\"SHNumber\">0</span>]</div></div><div class=\"TTSummary\">register for SOUND_CACHE See Also: SOUND_CACHE</div></div>",19:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How signals are created</div></div>",20:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype20\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_enable = (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">RFSHn &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">MREQn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Decided to keep the same method used internally as the coleco. This emualtes the original ttl chip logic.</div></div>",21:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype21\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_y0_seln = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable &amp; ~A[<span class=\"SHNumber\">10</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">9</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">A[<span class=\"SHNumber\">8</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Address h0000, ROM/RAM</div></div>",22:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype22\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram2_csn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable &amp; ~A[<span class=\"SHNumber\">10</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">9</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">A[<span class=\"SHNumber\">8</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Address h2000, RAM</div></div>",23:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype23\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram1_csn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable &amp; ~A[<span class=\"SHNumber\">10</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">9</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">A[<span class=\"SHNumber\">8</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Address h4000, RAM</div></div>",24:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype24\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram0_csn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable &amp; ~A[<span class=\"SHNumber\">10</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">9</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">A[<span class=\"SHNumber\">8</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Address h6000, RAM</div></div>",25:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype25\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram_csn = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">(s_y0_seln | r_swap_ena[<span class=\"SHNumber\">1</span>]) &amp; (s_ram2_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>]) &amp; (s_ram1_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>]) &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">(</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">s_ram0_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>])</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">RAM Chip select when address is requested (active low). When the 24k is not enabled, use internal memory.</div></div>",26:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype26\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> RAM_OEn = RDn | s_ram_csn</div></div><div class=\"TTSummary\">RAM Output enable when read is requested (active low).</div></div>",27:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype27\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> RAM_CSn = s_ram_csn</div></div><div class=\"TTSummary\">RAM Chip Select output assignment.</div></div>",28:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How address decoder is created for Super Game Module, using a YMZ284.</div></div>",29:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> AY_AS = (</div><div class=\"PName InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">A[<span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>]</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">= <span class=\"SHNumber\">8\'h50</span> &amp; ~IORQn &amp; ~WRn ? <span class=\"SHNumber\">1\'b0</span> : <span class=\"SHNumber\">1\'b1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">h50 is the address select, when selected its in data mode</div></div>",30:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div class=\"TTSummary\">match both h50 and h51 by ignoring bit 0. Enable AY sound chip.</div></div>",31:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype31\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D = (</div><div class=\"PName InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">A[<span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>]</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">= <span class=\"SHNumber\">8\'h52</span> &amp; ~IORQn &amp; ~RDn ? r_snd_cache[{<span class=\"SHNumber\">2\'b00</span>, r_snd_addr_cache}] : <span class=\"SHNumber\">8\'bzzzzzzzz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">read cached register from previous write (AY emulation), at set address location.</div></div>"});