Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "//vboxsvr/se/ws/practica3/pcores/top_sumador_v1_00_a/hdl/vhdl/divisor1Hz.vhd" in Library work.
Architecture divisor1_arch of Entity divisor1 is up to date.
Compiling vhdl file "//vboxsvr/se/ws/practica3/pcores/top_sumador_v1_00_a/hdl/vhdl/user_logic.vhd" in Library top_sumador_v1_00_a.
Architecture imp of Entity user_logic is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <top_sumador_v1_00_a> (architecture <imp>) with generics.
	C_NUM_REG = 4
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <divisor1> in library <work> (architecture <divisor1_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <top_sumador_v1_00_a> (Architecture <imp>).
	C_NUM_REG = 4
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1610 - "//vboxsvr/se/ws/practica3/pcores/top_sumador_v1_00_a/hdl/vhdl/user_logic.vhd" line 219: Width mismatch. <slv_reg3> has a width of 32 bits but assigned expression is 8-bit wide.
INFO:Xst:1561 - "//vboxsvr/se/ws/practica3/pcores/top_sumador_v1_00_a/hdl/vhdl/user_logic.vhd" line 258: Mux is complete : default of case is discarded
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <divisor1> in library <work> (Architecture <divisor1_arch>).
Entity <divisor1> analyzed. Unit <divisor1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor1>.
    Related source file is "//vboxsvr/se/ws/practica3/pcores/top_sumador_v1_00_a/hdl/vhdl/divisor1Hz.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 27-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor1> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "//vboxsvr/se/ws/practica3/pcores/top_sumador_v1_00_a/hdl/vhdl/user_logic.vhd".
    Found 8-bit register for signal <leds>.
    Found 8-bit up counter for signal <my_counter>.
    Found 8-bit comparator less for signal <my_counter$cmp_lt0000> created at line 273.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit register for signal <slv_reg1>.
    Found 32-bit register for signal <slv_reg2>.
    Found 32-bit register for signal <slv_reg3>.
    Found 32-bit addsub for signal <slv_reg3$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred 136 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <user_logic> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 2
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 99
 1-bit register                                        : 97
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 2
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 137
 Flip-Flops                                            : 137
# Comparators                                          : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 2.
FlipFlop slv_reg0_31 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 174
 Flip-Flops                                            : 174

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 93

Cell Usage :
# BELS                             : 473
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 33
#      LUT2                        : 76
#      LUT2_D                      : 1
#      LUT3                        : 70
#      LUT4                        : 100
#      MUXCY                       : 79
#      MUXF5                       : 40
#      VCC                         : 1
#      XORCY                       : 67
# FlipFlops/Latches                : 174
#      FDC                         : 27
#      FDE                         : 1
#      FDRE                        : 138
#      FDRS                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 92
#      IBUF                        : 49
#      OBUF                        : 43
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      173  out of   7680     2%  
 Number of Slice Flip Flops:            174  out of  15360     1%  
 Number of 4 input LUTs:                285  out of  15360     1%  
 Number of IOs:                          93
 Number of bonded IOBs:                  93  out of    173    53%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | BUFGP                  | 166   |
mi_divisor/clk_aux                 | NONE(my_counter_0)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+--------------------------+-------+
Control Signal                             | Buffer(FF name)          | Load  |
-------------------------------------------+--------------------------+-------+
Bus2IP_Reset_inv(Bus2IP_Reset_inv1_INV_0:O)| NONE(mi_divisor/cuenta_0)| 27    |
-------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.537ns (Maximum Frequency: 152.968MHz)
   Minimum input arrival time before clock: 5.188ns
   Maximum output required time after clock: 9.630ns
   Maximum combinational path delay: 11.247ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 6.537ns (frequency: 152.968MHz)
  Total number of paths / destination ports: 3311 / 69
-------------------------------------------------------------------------
Delay:               6.537ns (Levels of Logic = 34)
  Source:            slv_reg1_31 (FF)
  Destination:       slv_reg3_0 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: slv_reg1_31 to slv_reg3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   1.040  slv_reg1_31 (slv_reg1_31)
     LUT3:I0->O            1   0.479   0.000  Maddsub_slv_reg3_addsub0000_lut<0> (Maddsub_slv_reg3_addsub0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Maddsub_slv_reg3_addsub0000_cy<0> (Maddsub_slv_reg3_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<1> (Maddsub_slv_reg3_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<2> (Maddsub_slv_reg3_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<3> (Maddsub_slv_reg3_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<4> (Maddsub_slv_reg3_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<5> (Maddsub_slv_reg3_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<6> (Maddsub_slv_reg3_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<7> (Maddsub_slv_reg3_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<8> (Maddsub_slv_reg3_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<9> (Maddsub_slv_reg3_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<10> (Maddsub_slv_reg3_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<11> (Maddsub_slv_reg3_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<12> (Maddsub_slv_reg3_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<13> (Maddsub_slv_reg3_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<14> (Maddsub_slv_reg3_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<15> (Maddsub_slv_reg3_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<16> (Maddsub_slv_reg3_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<17> (Maddsub_slv_reg3_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<18> (Maddsub_slv_reg3_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<19> (Maddsub_slv_reg3_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<20> (Maddsub_slv_reg3_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<21> (Maddsub_slv_reg3_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<22> (Maddsub_slv_reg3_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<23> (Maddsub_slv_reg3_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<24> (Maddsub_slv_reg3_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<25> (Maddsub_slv_reg3_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<26> (Maddsub_slv_reg3_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<27> (Maddsub_slv_reg3_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<28> (Maddsub_slv_reg3_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<29> (Maddsub_slv_reg3_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  Maddsub_slv_reg3_addsub0000_cy<30> (Maddsub_slv_reg3_addsub0000_cy<30>)
     XORCY:CI->O           1   0.786   0.851  Maddsub_slv_reg3_addsub0000_xor<31> (slv_reg3_addsub0000<31>)
     LUT2:I1->O            1   0.479   0.000  slv_reg3_mux0001<31>1 (slv_reg3_mux0001<31>)
     FDRE:D                    0.176          slv_reg3_0
    ----------------------------------------
    Total                      6.537ns (4.646ns logic, 1.891ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mi_divisor/clk_aux'
  Clock period: 5.691ns (frequency: 175.705MHz)
  Total number of paths / destination ports: 164 / 16
-------------------------------------------------------------------------
Delay:               5.691ns (Levels of Logic = 10)
  Source:            my_counter_0 (FF)
  Destination:       my_counter_0 (FF)
  Source Clock:      mi_divisor/clk_aux rising
  Destination Clock: mi_divisor/clk_aux rising

  Data Path: my_counter_0 to my_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.626   0.949  my_counter_0 (my_counter_0)
     LUT2:I1->O            1   0.479   0.000  Mcompar_my_counter_cmp_lt0000_lut<0> (Mcompar_my_counter_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_my_counter_cmp_lt0000_cy<0> (Mcompar_my_counter_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_my_counter_cmp_lt0000_cy<1> (Mcompar_my_counter_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_my_counter_cmp_lt0000_cy<2> (Mcompar_my_counter_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_my_counter_cmp_lt0000_cy<3> (Mcompar_my_counter_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_my_counter_cmp_lt0000_cy<4> (Mcompar_my_counter_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_my_counter_cmp_lt0000_cy<5> (Mcompar_my_counter_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_my_counter_cmp_lt0000_cy<6> (Mcompar_my_counter_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.265   0.681  Mcompar_my_counter_cmp_lt0000_cy<7> (Mcompar_my_counter_cmp_lt0000_cy<7>)
     INV:I->O              8   0.479   0.921  Mcompar_my_counter_cmp_lt0000_cy<7>_inv_INV_0 (my_counter_cmp_lt0000)
     FDRE:CE                   0.524          my_counter_0
    ----------------------------------------
    Total                      5.691ns (3.141ns logic, 2.551ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 935 / 415
-------------------------------------------------------------------------
Offset:              5.188ns (Levels of Logic = 3)
  Source:            Bus2IP_WrCE<1> (PAD)
  Destination:       slv_reg0_24 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_WrCE<1> to slv_reg0_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   1.078  Bus2IP_WrCE_1_IBUF (Bus2IP_WrCE_1_IBUF)
     LUT4:I0->O            4   0.479   0.949  slv_reg0_0_not000111 (N3)
     LUT2:I1->O           10   0.479   0.964  slv_reg0_24_not00011 (slv_reg0_24_not0001)
     FDRE:CE                   0.524          slv_reg0_24
    ----------------------------------------
    Total                      5.188ns (2.197ns logic, 2.991ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mi_divisor/clk_aux'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.747ns (Levels of Logic = 1)
  Source:            Bus2IP_Reset (PAD)
  Destination:       my_counter_0 (FF)
  Destination Clock: mi_divisor/clk_aux rising

  Data Path: Bus2IP_Reset to my_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   0.715   2.140  Bus2IP_Reset_IBUF (Bus2IP_Reset_IBUF)
     FDRE:R                    0.892          my_counter_0
    ----------------------------------------
    Total                      3.747ns (1.607ns logic, 2.140ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 136 / 40
-------------------------------------------------------------------------
Offset:              9.630ns (Levels of Logic = 4)
  Source:            slv_reg0_31 (FF)
  Destination:       IP2Bus_Data<31> (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: slv_reg0_31 to IP2Bus_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.626   1.291  slv_reg0_31 (slv_reg0_31)
     LUT4:I2->O            1   0.479   0.851  IP2Bus_Data<31>51 (IP2Bus_Data<31>51)
     LUT4:I1->O            1   0.479   0.000  IP2Bus_Data<31>68_F (N42)
     MUXF5:I0->O           1   0.314   0.681  IP2Bus_Data<31>68 (IP2Bus_Data_31_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_31_OBUF (IP2Bus_Data<31>)
    ----------------------------------------
    Total                      9.630ns (6.807ns logic, 2.823ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 296 / 34
-------------------------------------------------------------------------
Delay:               11.247ns (Levels of Logic = 5)
  Source:            Bus2IP_RdCE<1> (PAD)
  Destination:       IP2Bus_Data<0> (PAD)

  Data Path: Bus2IP_RdCE<1> to IP2Bus_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.715   1.880  Bus2IP_RdCE_1_IBUF (Bus2IP_RdCE_1_IBUF)
     LUT2:I0->O           64   0.479   1.790  IP2Bus_Data<9>22 (IP2Bus_Data<0>22)
     LUT3:I2->O            1   0.479   0.000  IP2Bus_Data<9>68_G (N29)
     MUXF5:I1->O           1   0.314   0.681  IP2Bus_Data<9>68 (IP2Bus_Data_9_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_9_OBUF (IP2Bus_Data<9>)
    ----------------------------------------
    Total                     11.247ns (6.896ns logic, 4.351ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.11 secs
 
--> 

Total memory usage is 207120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

