<?xml version="1.0"?>
<root>
	<technology>tsmc (even not used)</technology>
	<reliability_framework_target_version>v3.3.4</reliability_framework_target_version>
	<technology_models_file_path>/opt/technology/tsmc40nm_18/models/spectre/toplevel.scs</technology_models_file_path>
	<!-- New in 2.3.3 -->
	<technology_considering_sections>true</technology_considering_sections>
	<technology_golden_section>top_tt</technology_golden_section>
	<technology_experiment_section>top_tt</technology_experiment_section>
	<!-- absolute paths -->
	<excluded_folders>
		<excluded_folder>
			<excluded_folder_name>tsmc40nm_18 models</excluded_folder_name>
			<excluded_folder_path>/opt/technology/tsmc40nm_18</excluded_folder_path>
		</excluded_folder>
		<excluded_folder>
			<excluded_folder_name>rram models</excluded_folder_name>
			<excluded_folder_path>/opt/technology/rram</excluded_folder_path>
		</excluded_folder>
		<excluded_folder>
			<excluded_folder_name>rram block models</excluded_folder_name>
			<excluded_folder_path>/simulation_data/circuit_reliability_framework/variability_simulator/experiments/tvlsi_2017_multilevel/conf_files/netlists/ommit</excluded_folder_path>
		</excluded_folder>
		<!-- <excluded_folder>
			<excluded_folder_name>rram block models</excluded_folder_name>
			<excluded_folder_path>/simulation_data/circuit_reliability_framework/variability_simulator/experiments/tvlsi_2017_multilevel/conf_files/netlists/ommit_33</excluded_folder_path>
		</excluded_folder> -->
	</excluded_folders>
	<transistors>
		<statement name="n">
			<master_name>nch</master_name>
			<description>tsmc40nm_18 nmos 4 node transistor</description>
			<nodes>
				<node>
					<position>0</position>
					<name>source</name>
				</node>
				<node>
					<position>1</position>
					<name>gate</name>
				</node>
				<node>
					<position>2</position>
					<name>drain</name>
				</node>
				<node>
					<position>3</position>
					<name>bulk</name>
				</node>
			</nodes>
		</statement>
		<statement name="p">
			<master_name>pch</master_name>
			<description>tsmc40nm_18 pmos 4 node transistor</description>
			<nodes>
				<node>
					<position>0</position>
					<name>drain</name>
				</node>
				<node>
					<position>1</position>
					<name>gate</name>
				</node>
				<node>
					<position>2</position>
					<name>source</name>
				</node>
				<node>
					<position>3</position>
					<name>bulk</name>
				</node>
			</nodes>
		</statement>
		<statement name="n_mac">
			<master_name>nch_mac</master_name>
			<description>tsmc40nm_18_mac nmos 4 node transistor</description>
			<nodes>
				<node>
					<position>0</position>
					<name>source</name>
				</node>
				<node>
					<position>1</position>
					<name>gate</name>
				</node>
				<node>
					<position>2</position>
					<name>drain</name>
				</node>
				<node>
					<position>3</position>
					<name>bulk</name>
				</node>
			</nodes>
		</statement>
		<statement name="p_mac">
			<master_name>pch_mac</master_name>
			<description>tsmc40nm_18_mac pmos 4 node transistor</description>
			<nodes>
				<node>
					<position>0</position>
					<name>drain</name>
				</node>
				<node>
					<position>1</position>
					<name>gate</name>
				</node>
				<node>
					<position>2</position>
					<name>source</name>
				</node>
				<node>
					<position>3</position>
					<name>bulk</name>
				</node>
			</nodes>
		</statement>
		<statement name="n_hvt_mac">
			<master_name>nch_hvt_mac</master_name>
			<description>tsmc40nm_18 nmos hvt montecarlo 4 node transistor</description>
			<nodes>
				<node>
					<position>0</position>
					<name>source</name>
				</node>
				<node>
					<position>1</position>
					<name>gate</name>
				</node>
				<node>
					<position>2</position>
					<name>drain</name>
				</node>
				<node>
					<position>3</position>
					<name>bulk</name>
				</node>
			</nodes>
		</statement>
		<statement name="p_hvt_mac">
			<master_name>pch_hvt_mac</master_name>
			<description>tsmc40nm_18 pmos hvt montecarlo 4 node transistor</description>
			<nodes>
				<node>
					<position>0</position>
					<name>drain</name>
				</node>
				<node>
					<position>1</position>
					<name>gate</name>
				</node>
				<node>
					<position>2</position>
					<name>source</name>
				</node>
				<node>
					<position>3</position>
					<name>bulk</name>
				</node>
			</nodes>
		</statement>
	</transistors>
	<tech_unalterable_nodes>
		<node>
			<name>vdd</name>
		</node>
		<node>
			<name>vss</name>
		</node>
		<node>
			<name>gnd</name>
		</node>
		<node>
			<name>VDD</name>
		</node>
		<node>
			<name>VSS</name>
		</node>
		<node>
			<name>GND</name>
		</node>
		<node>
			<name>vdd!</name>
		</node>
		<node>
			<name>vss!</name>
		</node>
		<node>
			<name>gnd!</name>
		</node>
		<node>
			<name>VDD!</name>
		</node>
		<node>
			<name>VSS!</name>
		</node>
		<node>
			<name>GND!</name>
		</node>
		<node>
			<name>0</name>
		</node>
	</tech_unalterable_nodes>
</root>
