{"version": 2, "width": 131, "height": 38, "timestamp": 1749244546, "env": {"SHELL": "/usr/bin/zsh", "TERM": "xterm-256color"}}
[0.715353, "o", "\u001b[1m\u001b[7m#\u001b[27m\u001b[1m\u001b[0m                                                                                                                                  \r \r"]
[0.718272, "o", "\u001b]2;root@chunk-core-1:/mnt/e/Projects/sys1-sp25-master/src/project\u0007\u001b]1;..r/src/project\u0007"]
[0.725526, "o", "\u001b]7;file://chunk-core-1/mnt/e/Projects/sys1-sp25-master/src/project\u001b\\"]
[0.796732, "o", "\r\u001b[0m\u001b[27m\u001b[24m\u001b[J\u001b[01;32mâžœ  \u001b[36mproject\u001b[00m \u001b[K"]
[0.797501, "o", "\u001b[?1h\u001b=\u001b[?2004h"]
[1.421205, "o", "asciinema rec p7.cast"]
[1.429381, "o", "\u001b[21D\u001b[32ma\u001b[32ms\u001b[32mc\u001b[32mi\u001b[32mi\u001b[32mn\u001b[32me\u001b[32mm\u001b[32ma\u001b[39m\u001b[5C\u001b[4mp\u001b[4m7\u001b[4m.\u001b[4mc\u001b[4ma\u001b[4ms\u001b[4mt\u001b[24m"]
[1.659206, "o", "\u001b[21D\u001b[32mm\u001b[32ma\u001b[32mk\u001b[32me\u001b[32m \u001b[32mT\u001b[32mE\u001b[32mS\u001b[32mT\u001b[39mCASE=\u001b[4mu\u001b[4mt\u001b[4my\u001b[4mp\u001b[4me\u001b[24m\u001b[24m \u001b[24m \b\b"]
[1.668054, "o", "\u001b[16D\u001b[32me\u001b[39m\u001b[39m \u001b[39mT\u001b[39mE\u001b[39mS\u001b[39mT\u001b[5C\u001b[24mu\u001b[24mt\u001b[24my\u001b[24mp\u001b[24me"]
[2.31858, "o", "\b"]
[2.463552, "o", "\b"]
[2.621943, "o", "\b"]
[2.778052, "o", "\b"]
[3.122289, "o", "\btype \b\b\b\b\b"]
[3.877734, "o", "jtype\b\b\b\b"]
[4.159489, "o", "\u001b[?1l\u001b>"]
[4.160312, "o", "\u001b[?2004l"]
[4.167049, "o", "\r\r\n"]
[4.177202, "o", "\u001b]2;make TESTCASE=jtype\u0007\u001b]1;make\u0007"]
[4.438611, "o", "mkdir -p /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate\r\n"]
[4.448347, "o", "verilator -Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe  --main --timing --Mdir /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate --top-module Testbench -o Testbench -I/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/include -I/mnt/e/Projects/sys1-sp25-master/src/project/include -CFLAGS \"-DVL_DEBUG -DTOP=Testbench -std=c++17 -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/riscv -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/cosim -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/fesvr\" -LDFLAGS \"-L/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/lib  -l:libcosim.a -l:libriscv.a -l:libdisasm.a -l:libsoftfloat.a -l:libfdt.a -l:libfesvr.a -ldl\" /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/cosim.v /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/dpi.cpp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/testbench.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/ALU.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Cmp.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Controller.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Core.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/DataPkg.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/DataTrunc.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/MaskGen.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/RegFile.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/Decoupled_ift.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/DRAM.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/Mem_ift.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/SCPU.sv +define+TOP_DIR=\\\"/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate\\\" +define+VERILATE\r\n"]
[4.994743, "o", "- V e r i l a t i o n   R e p o r t: Verilator 5.033 devel rev v5.032-83-g70459b320\r\n- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB\r\n- Verilator: Walltime 0.423 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.030 s on 1 threads; alloced 7.445 MB\r\n"]
[5.000545, "o", "make -C /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate -f VTestbench.mk Testbench\r\n"]
[5.013562, "o", "make[1]: Entering directory '/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate'\r\n"]
[5.657046, "o", "make[1]: 'Testbench' is up to date.\r\nmake[1]: Leaving directory '/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate'\r\n"]
[5.660984, "o", "make -C /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase gen\r\n"]
[5.684116, "o", "make[1]: Entering directory '/mnt/e/Projects/sys1-sp25-master/sys-project-main/testcode/testcase'\r\nriscv64-linux-gnu-gcc -march=rv64i -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles jtype/jtype.S -c -o jtype/jtype.o\r\n"]
[5.784061, "o", "riscv64-linux-gnu-ld -T link.ld jtype/jtype.o -o jtype/jtype.elf\r\n"]
[5.824781, "o", "riscv64-linux-gnu-ld: warning: jtype/jtype.elf has a LOAD segment with RWX permissions\r\n"]
[5.843583, "o", "riscv64-linux-gnu-objdump -Mno-aliases -D jtype/jtype.elf > jtype/jtype.asm\r\n"]
[5.873602, "o", "riscv64-linux-gnu-objcopy -O binary jtype/jtype.elf tmp.bin\r\n"]
[5.905488, "o", "od -v -An -tx8 tmp.bin > jtype/jtype.hex\r\n"]
[5.924243, "o", "rm tmp.bin jtype/jtype.o\r\n"]
[5.939383, "o", "make[1]: Leaving directory '/mnt/e/Projects/sys1-sp25-master/sys-project-main/testcode/testcase'\r\n"]
[5.941253, "o", "cp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase/jtype/*.elf /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate/testcase.elf\r\n"]
[5.995594, "o", "cp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase/jtype/*.hex /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate/testcase.hex\r\n"]
[6.046335, "o", "cd /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate; ./Testbench\r\n"]
[6.284777, "o", "warning: tohost symbols not in ELF; can't communicate with target\r\n[*] `Commit & Judge' General Co-simulation Framework\r\n\t\tpowered by Spike 1.1.1-dev\r\n- core 1, isa: rv64i MSU vlen:128,elen:64\r\n- memory configuration: 0x0@0x2000\r\n- elf file list: testcase.elf\r\n- tohost address: 0x0\r\n"]
[6.285234, "o", "- fuzz information: [Handler] 0 page (0x0 0x0)\r\n                    [Payload] 0 page (0x0 0x0)\r\ninitialize the simulation\r\n"]
[6.285743, "o", "core   0: >>>>  \r\ncore   0: 0x0000000000000000 (0x00100193) li      gp, 1\r\n"]
[6.29918, "o", "core   0: 3 0x0000000000000000 (0x00100193) x3  0x0000000000000001\r\ncore   0: 0x0000000000000004 (0x00000093) li      ra, 0\r\ncore   0: 3 0x0000000000000004 (0x00000093) x1  0x0000000000000000\r\n"]
[6.299691, "o", "core   0: 0x0000000000000008 (0x0100026f) jal     tp, pc + 0x10\r\ncore   0: 3 0x0000000000000008 (0x0100026f) x4  0x000000000000000c\r\ncore   0: >>>>  target_2\r\ncore   0: 0x0000000000000018 (0x00000117) auipc   sp, 0x0\r\ncore   0: 3 0x0000000000000018 (0x00000117) x2  0x0000000000000018\r\ncore   0: 0x000000000000001c (0x06013103) ld      sp, 96(sp)\r\n"]
[6.300096, "o", "core   0: 3 0x000000000000001c (0x06013103) x2  0x000000000000000c mem 0x0000000000000078\r\ncore   0: 0x0000000000000020 (0x02411a63) bne     sp, tp, pc + 52\r\ncore   0: 3 0x0000000000000020 (0x02411a63)\r\ncore   0: >>>>  test_2\r\ncore   0: 0x0000000000000024 (0x00200193) li      gp, 2\r\ncore   0: 3 0x0000000000000024 (0x00200193) x3  "]
[6.300592, "o", "0x0000000000000002\r\ncore   0: 0x0000000000000028 (0x00100093) li      ra, 1\r\ncore   0: 3 0x0000000000000028 (0x00100093) x1  0x0000000000000001\r\ncore   0: 0x000000000000002c (0x0140006f) j       pc + 0x14\r\ncore   0: 3 0x000000000000002c (0x0140006f)\r\n"]
[6.300968, "o", "core   0: 0x0000000000000040 (0x00108093) addi    ra, ra, 1\r\ncore   0: 3 0x0000000000000040 (0x00108093) x1  0x0000000000000002\r\n"]
[6.301767, "o", "core   0: 0x0000000000000044 (0x00108093) addi    ra, ra, 1\r\ncore   0: 3 0x0000000000000044 (0x00108093) x1  0x0000000000000003\r\ncore   0: 0x0000000000000048 (0x00300393) li      t2, 3\r\ncore   0: 3 0x0000000000000048 (0x00300393) x7  0x0000000000000003\r\ncore   0: 0x000000000000004c (0x00709463) bne     ra, t2, pc + 8\r\ncore   0: 3 0x000000000000004c (0x00709463)\r\ncore   0: 0x0000000000000050 (0x00301663) bne     zero, gp, pc + 12\r\ncore   0: 3 0x0000000000000050 (0x00301663)\r\n"]
[6.303149, "o", "core   0: >>>>  pass\r\ncore   0: 0x000000000000005c (0x00000093) li      ra, 0\r\ncore   0: 3 0x000000000000005c (0x00000093) x1  0x0000000000000000\r\ncore   0: 0x0000000000000060 (0xc0001073) unimp\r\n"]
[6.348362, "o", "core   0: exception trap_illegal_instruction, epc 0x0000000000000060\r\ncore   0:           tval 0x00000000c0001073\r\ncore   0: >>>>  \r\ncore   0: 0x0000000000000000 (0x00100193) li      gp, 1\r\ncore   0: 3 0x0000000000000000 (0x00100193) x3  0x0000000000000001\r\n\u001b[31m[error] PC SIM \u001b[33m0000000000000000\u001b[31m, DUT \u001b[36m0000000000000060\u001b[0m\r\n\u001b[31m[error] INSN SIM \u001b[33m00100193\u001b[31m, DUT \u001b[36mc0001073\u001b[0m\r\nft0 = 0x0000000000000000 ft1 = 0x0000000000000000 ft2 = 0x0000000000000000 ft3 = 0x0000000000000000\r\n"]
[6.349094, "o", "ft4 = 0x0000000000000000 ft5 = 0x0000000000000000 ft6 = 0x0000000000000000 ft7 = 0x0000000000000000\r\nfs0 = 0x0000000000000000 fs1 = 0x0000000000000000 fa0 = 0x0000000000000000 fa1 = 0x0000000000000000\r\nfa2 = 0x0000000000000000 fa3 = 0x0000000000000000 fa4 = 0x0000000000000000 fa5 = 0x0000000000000000\r\nfa6 = 0x0000000000000000 fa7 = 0x0000000000000000 fs2 = 0x0000000000000000 fs3 = 0x0000000000000000\r\nfs4 = 0x0000000000000000 fs5 = 0x0000000000000000 fs6 = 0x0000000000000000 fs7 = 0x0000000000000000\r\nfs8 = 0x0000000000000000 fs9 = 0x0000000000000000 fs10 = 0x0000000000000000 fs11 = 0x0000000000000000\r\nft8 = 0x0000000000000000 ft9 = 0x0000000000000000 ft10 = 0x0000000000000000 ft11 = 0x0000000000000000\r\nx0 = 0x0000000000000000 ra = 0x0000000000000000 sp = 0x000000000000000c gp = 0x0000000000000001\r\ntp = 0x000000000000000c t0 = 0x0000000000000000 t1 = 0x0000000000000000 t2 = 0x0000000000000003\r\ns0 = 0x0000000000000000 s1 = 0x0000000000000000 a0 = 0x0000000000000000 a1 = 0x0000000000000000\r\na2 = 0x0000000000000000 a3 = 0x0000000000000000 a4 = 0x0000000000000000 a5 = 0x0000000000000000\r\na6 = 0x0000000000000000 a7 = 0x0000000000000000 s2 = 0x0000000000000000 s3 = 0x0000000000000000\r\ns4 = 0x0000000000000000 s5 = 0x0000000000000000 s6 = 0x0000000000000000 s7 = 0x0000000000000000\r\ns8 = 0x0000000000000000 s9 = 0x0000000000000000 s10 = 0x0000000000000000 s11 = 0x0000000000000000\r\nt3 = 0x0000000000000000 t4 = 0x0000000000000000 t5 = 0x0000000000000000 t6 = 0x0000000000000000\r\n[CJ]           0 Commit Failed\r\n[CJ] something error\r\n- /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/testbench.sv:62: Verilog $finish\r\n- S i m u l a t i o n   R e p o r t: Verilator 5.033 devel\r\n"]
[6.349695, "o", "- Verilator: $finish at 185ns; walltime 0.156 s; speed 7.944 us/s\r\n- Verilator: cpu 0.023 s on 1 threads; alloced 97 MB\r\n"]
[6.360621, "o", "\u001b[1m\u001b[7m#\u001b[27m\u001b[1m\u001b[0m                                                                                                                                  \r \r"]
[6.363326, "o", "\u001b]2;root@chunk-core-1:/mnt/e/Projects/sys1-sp25-master/src/project\u0007\u001b]1;..r/src/project\u0007"]
[6.369932, "o", "\u001b]7;file://chunk-core-1/mnt/e/Projects/sys1-sp25-master/src/project\u001b\\"]
[6.41837, "o", "\r\u001b[0m\u001b[27m\u001b[24m\u001b[J\u001b[01;32mâžœ  \u001b[36mproject\u001b[00m \u001b[K"]
[6.419285, "o", "\u001b[?1h\u001b=\u001b[?2004h"]
[7.864273, "o", "\u001b[?2004l\r\r\n"]
