module alternator (
    input clk,  // clock
    output out
  ) {

  dff bit(.clk(clk));
  
  always {
    bit.d = ~bit.q;
    out = bit.q; 
  }
}
