// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Thu Nov 18 14:45:09 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/mainmodule.v"
// file 3 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/codecheckv2.v"
// file 4 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/easyserialout.v"
// file 5 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/serialout.v"
// file 6 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v"
// file 7 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module MainModule
//

module MainModule (output SIREN_OUT, input SENSOR1_IN, input SENSOR2_IN, 
            output STATUS_OUT, output STATUS_SEND, input [1:0]KB_IN, input KB_RECV, 
            output SERCLK_OUT, input RESET_IN, output [1:0]KEY_STATUS, 
            output [1:0]debug, output timeout);   /* synthesis lineinfo="@2(1[8],1[18])"*/
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@2(9[16],9[23])"*/
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@2(11[17],11[27])"*/
    
    wire GND_net, VCC_net, SIREN_OUT_c, SENSOR1_IN_c, SENSOR2_IN_c, 
        STATUS_OUT_c, STATUS_SEND_c, KB_IN_c_1, KB_IN_c_0, RESET_IN_c, 
        KEY_STATUS_c_1;
    wire [1:0]Sreg;   /* synthesis lineinfo="@2(31[11],31[15])"*/
    
    wire debug_c_1, debug_c_0, timeout_c, TIMER_EN, n479;
    wire [1:0]PREV_KEY;   /* synthesis lineinfo="@2(78[11],78[19])"*/
    
    wire TIMER_EN_N_15;
    wire [1:0]Snext_1__N_11;
    wire [1:0]Snext_1__N_1;
    
    wire n3, init, waiting;
    wire [31:0]j;   /* synthesis lineinfo="@4(17[10],17[11])"*/
    wire [31:0]waiting_N_140;
    
    wire waiting_N_139, n478, n477, n476, n475, n474, n549, n473, 
        n548, n472, n471, n546, n470, n469, n544, n468, n542, 
        n466, n540, n464, n538, n4, n462, n536, n460, n534, 
        n458, n532, n456, n530, n454, n528, n452, n526, n451, 
        n524, n449, n522;
    wire [1:0]state;   /* synthesis lineinfo="@3(32[12],32[17])"*/
    
    wire n520, n1831;
    wire [1:0]KEY_STATUS_1__N_253;
    
    wire n2235;
    wire [3:0]temp_data_out;   /* synthesis lineinfo="@5(10[11],10[24])"*/
    
    wire n2598, n119, n26, n518, n516, n514, n512, n510, n508, 
        n497, n496, n495, n494, n493, n492, n491, n490, n489, 
        n488, n487, n135, n136, n137, n138, n139, n140, n141, 
        n142, n143, n144, n145, n146, n147, n148, n149, n150, 
        n151, n152, n153, n154, n155, n156, n157, n158, n159, 
        n160, n161, n162, n163, n164, n8, n12, n570, n334, 
        n1841, n486, n485, n484, n483, n482, n481, n480;
    
    VHI i2 (.Z(VCC_net));
    (* lse_init_val=0 *) FD1P3XZ Sreg_i0 (.D(debug_c_0), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(RESET_IN_c), .Q(Sreg[0]));   /* synthesis lineinfo="@2(130[9],134[6])"*/
    defparam Sreg_i0.REGSET = "RESET";
    defparam Sreg_i0.SRMODE = "ASYNC";
    (* syn_instantiated=1 *) LSOSC_CORE OSCInst1 (.CLKLFPU(VCC_net), .CLKLFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKLF(SERCLK_OUT_c));
    defparam OSCInst1.FABRIC_TRIME = "DISABLE";
    (* lse_init_val=0 *) FD1P3XZ Sreg_i1 (.D(debug_c_1), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(RESET_IN_c), .Q(Sreg[1]));   /* synthesis lineinfo="@2(130[9],134[6])"*/
    defparam Sreg_i1.REGSET = "RESET";
    defparam Sreg_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i600_2_lut (.A(Sreg[0]), .B(Sreg[1]), 
            .Z(SIREN_OUT_c));
    defparam i600_2_lut.INIT = "0x8888";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A+!(B)))" *) LUT4 i358_2_lut (.A(n119), .B(n144), 
            .Z(n477));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i358_2_lut.INIT = "0x4444";
    OB STATUS_SEND_pad (.I(STATUS_SEND_c), .O(STATUS_SEND));   /* synthesis lineinfo="@2(7[17],7[28])"*/
    (* lse_init_val=1 *) FD1P3XZ PREV_KEY_i0_i1 (.D(n549), .SP(VCC_net), 
            .CK(SERCLK_OUT_c), .SR(GND_net), .Q(PREV_KEY[1]));   /* synthesis lineinfo="@2(130[9],134[6])"*/
    defparam PREV_KEY_i0_i1.REGSET = "RESET";
    defparam PREV_KEY_i0_i1.SRMODE = "CE_OVER_LSR";
    OB STATUS_OUT_pad (.I(STATUS_OUT_c), .O(STATUS_OUT));   /* synthesis lineinfo="@2(6[17],6[27])"*/
    OB SIREN_OUT_pad (.I(SIREN_OUT_c), .O(SIREN_OUT));   /* synthesis lineinfo="@2(3[17],3[26])"*/
    (* lut_function="(!(A+!(B)))" *) LUT4 i359_2_lut (.A(n119), .B(n145), 
            .Z(n478));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i359_2_lut.INIT = "0x4444";
    (* lse_init_val=1 *) FD1P3XZ PREV_KEY_i0_i0 (.D(n452), .SP(VCC_net), 
            .CK(SERCLK_OUT_c), .SR(GND_net), .Q(PREV_KEY[0]));   /* synthesis lineinfo="@2(130[9],134[6])"*/
    defparam PREV_KEY_i0_i0.REGSET = "RESET";
    defparam PREV_KEY_i0_i0.SRMODE = "CE_OVER_LSR";
    OB SERCLK_OUT_pad (.I(SERCLK_OUT_c), .O(SERCLK_OUT));   /* synthesis lineinfo="@2(11[17],11[27])"*/
    OB \KEY_STATUS_pad[1]  (.I(KEY_STATUS_c_1), .O(KEY_STATUS[1]));   /* synthesis lineinfo="@2(18[19],18[29])"*/
    OB \KEY_STATUS_pad[0]  (.I(TIMER_EN_N_15), .O(KEY_STATUS[0]));   /* synthesis lineinfo="@2(18[19],18[29])"*/
    OB \debug_pad[1]  (.I(debug_c_1), .O(debug[1]));   /* synthesis lineinfo="@2(19[19],19[24])"*/
    OB \debug_pad[0]  (.I(debug_c_0), .O(debug[0]));   /* synthesis lineinfo="@2(19[19],19[24])"*/
    OB timeout_pad (.I(timeout_c), .O(timeout));   /* synthesis lineinfo="@2(20[14],20[21])"*/
    IB SENSOR1_IN_pad (.I(SENSOR1_IN), .O(SENSOR1_IN_c));   /* synthesis lineinfo="@2(4[11],4[21])"*/
    IB SENSOR2_IN_pad (.I(SENSOR2_IN), .O(SENSOR2_IN_c));   /* synthesis lineinfo="@2(4[23],4[33])"*/
    IB \KB_IN_pad[1]  (.I(KB_IN[1]), .O(KB_IN_c_1));   /* synthesis lineinfo="@2(8[22],8[27])"*/
    IB \KB_IN_pad[0]  (.I(KB_IN[0]), .O(KB_IN_c_0));   /* synthesis lineinfo="@2(8[22],8[27])"*/
    IB KB_RECV_pad (.I(KB_RECV), .O(KB_RECV_c));   /* synthesis lineinfo="@2(9[16],9[23])"*/
    IB RESET_IN_pad (.I(RESET_IN), .O(RESET_IN_c));   /* synthesis lineinfo="@2(15[11],15[19])"*/
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (D)+!B (C+!(D))))" *) LUT4 n2598_bdd_4_lut_4_lut (.A(KEY_STATUS_c_1), 
            .B(Sreg[1]), .C(Snext_1__N_11[0]), .D(n2598), .Z(Snext_1__N_1[0]));   /* synthesis lineinfo="@2(84[9],84[29])"*/
    defparam n2598_bdd_4_lut_4_lut.INIT = "0xfc11";
    (* lut_function="(!(A+!(B)))" *) LUT4 i349_2_lut (.A(n119), .B(n135), 
            .Z(n468));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i349_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (C)+!A (B (C+!(D))+!B (C))))" *) LUT4 i1_3_lut_4_lut (.A(TIMER_EN_N_15), 
            .B(KEY_STATUS_c_1), .C(Sreg[0]), .D(timeout_c), .Z(n4));   /* synthesis lineinfo="@2(95[14],95[37])"*/
    defparam i1_3_lut_4_lut.INIT = "0x0f0b";
    (* lut_function="(!(A (C+(D))+!A (B+(C+(D)))))" *) LUT4 i2_3_lut_4_lut (.A(TIMER_EN_N_15), 
            .B(KEY_STATUS_c_1), .C(SENSOR2_IN_c), .D(SENSOR1_IN_c), .Z(n1831));   /* synthesis lineinfo="@2(95[14],95[37])"*/
    defparam i2_3_lut_4_lut.INIT = "0x000b";
    (* lut_function="(!(A+!(B)))" *) LUT4 i350_2_lut (.A(n119), .B(n136), 
            .Z(n469));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i350_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i351_2_lut (.A(n119), .B(n137), 
            .Z(n470));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i351_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i352_2_lut (.A(n119), .B(n138), 
            .Z(n471));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i352_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i353_2_lut (.A(n119), .B(n139), 
            .Z(n472));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i353_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i354_2_lut (.A(n119), .B(n140), 
            .Z(n473));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i354_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i355_2_lut (.A(n119), .B(n141), 
            .Z(n474));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i355_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i356_2_lut (.A(n119), .B(n142), 
            .Z(n475));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i356_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i357_2_lut (.A(n119), .B(n143), 
            .Z(n476));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i357_2_lut.INIT = "0x4444";
    codeCkeck keyboard ({state}, SERCLK_OUT_c, KB_IN_c_1, TIMER_EN_N_15, 
            KB_RECV_c, KEY_STATUS_1__N_253[1], KB_IN_c_0);   /* synthesis lineinfo="@2(70[12],76[6])"*/
    (* lut_function="((B)+!A)" *) LUT4 i225_2_lut (.A(state[0]), .B(KEY_STATUS_1__N_253[1]), 
            .Z(n334));   /* synthesis lineinfo="@2(84[9],84[29])"*/
    defparam i225_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A ((C)+!B)+!A (C)))" *) LUT4 i1_2_lut_3_lut (.A(state[0]), 
            .B(state[1]), .C(Sreg[0]), .Z(n8));   /* synthesis lineinfo="@2(81[5],124[8])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0d0d";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i451_4_lut (.A(temp_data_out[2]), 
            .B(Sreg[0]), .C(init), .D(Sreg[1]), .Z(n570));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i451_4_lut.INIT = "0xaca0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i419_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[26]), .D(waiting_N_140[26]), .Z(n538));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i419_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Sreg[0]_bdd_4_lut  (.A(Sreg[0]), 
            .B(timeout_c), .C(KEY_STATUS_c_1), .D(Sreg[1]), .Z(n2598));
    defparam \Sreg[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+!(D))+!B (C)))" *) LUT4 i333_4_lut (.A(PREV_KEY[0]), 
            .B(state[0]), .C(RESET_IN_c), .D(state[1]), .Z(n452));   /* synthesis lineinfo="@2(130[9],134[6])"*/
    defparam i333_4_lut.INIT = "0xafa3";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i395_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[14]), .D(waiting_N_140[14]), .Z(n514));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i395_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i393_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[13]), .D(waiting_N_140[13]), .Z(n512));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i393_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i397_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[15]), .D(waiting_N_140[15]), .Z(n516));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i397_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i347_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[2]), .D(waiting_N_140[2]), .Z(n466));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i347_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i345_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[3]), .D(waiting_N_140[3]), .Z(n464));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i345_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i343_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[10]), .D(waiting_N_140[10]), .Z(n462));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i343_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i341_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[4]), .D(waiting_N_140[4]), .Z(n460));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i341_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i339_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[5]), .D(waiting_N_140[5]), .Z(n458));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i339_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i337_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[6]), .D(waiting_N_140[6]), .Z(n456));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i337_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="((B+(C))+!A)" *) LUT4 i635_2_lut_3_lut (.A(state[0]), 
            .B(KEY_STATUS_1__N_253[1]), .C(state[1]), .Z(KEY_STATUS_c_1));   /* synthesis lineinfo="@2(84[9],84[29])"*/
    defparam i635_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(!(A+!(B)))" *) LUT4 i378_2_lut (.A(n119), .B(n164), 
            .Z(n497));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i378_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i411_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[22]), .D(waiting_N_140[22]), .Z(n530));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i411_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i377_2_lut (.A(n119), .B(n163), 
            .Z(n496));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i377_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i376_2_lut (.A(n119), .B(n162), 
            .Z(n495));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i376_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i413_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[23]), .D(waiting_N_140[23]), .Z(n532));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i413_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i375_2_lut (.A(n119), .B(n161), 
            .Z(n494));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i375_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i374_2_lut (.A(n119), .B(n160), 
            .Z(n493));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i374_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i415_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[24]), .D(waiting_N_140[24]), .Z(n534));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i415_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i373_2_lut (.A(n119), .B(n159), 
            .Z(n492));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i373_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i372_2_lut (.A(n119), .B(n158), 
            .Z(n491));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i372_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i371_2_lut (.A(n119), .B(n157), 
            .Z(n490));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i371_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i370_2_lut (.A(n119), .B(n156), 
            .Z(n489));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i370_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i429_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[31]), .D(waiting_N_140[31]), .Z(n548));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i429_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i369_2_lut (.A(n119), .B(n155), 
            .Z(n488));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i369_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i368_2_lut (.A(n119), .B(n154), 
            .Z(n487));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i368_2_lut.INIT = "0x4444";
    timer mainTimer (timeout_c, SERCLK_OUT_c, GND_net, TIMER_EN, VCC_net);   /* synthesis lineinfo="@2(44[11],50[6])"*/
    (* lut_function="(!(A+!(B)))" *) LUT4 i367_2_lut (.A(n119), .B(n153), 
            .Z(n486));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i367_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i366_2_lut (.A(n119), .B(n152), 
            .Z(n485));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i366_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i421_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[27]), .D(waiting_N_140[27]), .Z(n540));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i421_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i365_2_lut (.A(n119), .B(n151), 
            .Z(n484));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i365_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i364_2_lut (.A(n119), .B(n150), 
            .Z(n483));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i364_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i399_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[16]), .D(waiting_N_140[16]), .Z(n518));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i399_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i363_2_lut (.A(n119), .B(n149), 
            .Z(n482));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i363_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i417_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[25]), .D(waiting_N_140[25]), .Z(n536));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i417_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i401_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[17]), .D(waiting_N_140[17]), .Z(n520));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i401_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i362_2_lut (.A(n119), .B(n148), 
            .Z(n481));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i362_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i361_2_lut (.A(n119), .B(n147), 
            .Z(n480));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i361_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i360_2_lut (.A(n119), .B(n146), 
            .Z(n479));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i360_2_lut.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i403_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[18]), .D(waiting_N_140[18]), .Z(n522));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i403_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i405_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[19]), .D(waiting_N_140[19]), .Z(n524));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i405_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i407_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[20]), .D(waiting_N_140[20]), .Z(n526));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i407_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i409_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[21]), .D(waiting_N_140[21]), .Z(n528));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i409_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(!(A (B+!(D))+!A (B+(C+!(D)))))" *) LUT4 i1861_4_lut (.A(state[1]), 
            .B(n26), .C(n1841), .D(n2235), .Z(debug_c_1));   /* synthesis lineinfo="@2(81[5],124[8])"*/
    defparam i1861_4_lut.INIT = "0x2300";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C))))" *) LUT4 i1_4_lut (.A(debug_c_1), 
            .B(n1831), .C(n8), .D(Sreg[1]), .Z(n26));   /* synthesis lineinfo="@2(81[5],124[8])"*/
    defparam i1_4_lut.INIT = "0x5054";
    (* lut_function="(!(A+!(B (C)+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_39 (.A(n334), 
            .B(TIMER_EN_N_15), .C(Sreg[0]), .D(timeout_c), .Z(n1841));   /* synthesis lineinfo="@2(81[5],124[8])"*/
    defparam i1_4_lut_adj_39.INIT = "0x5051";
    (* lut_function="(A+(B (C)+!B (C (D))))" *) LUT4 i1741_4_lut (.A(Sreg[1]), 
            .B(TIMER_EN_N_15), .C(Sreg[0]), .D(KEY_STATUS_1__N_253[1]), 
            .Z(n2235));
    defparam i1741_4_lut.INIT = "0xfaea";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i423_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[28]), .D(waiting_N_140[28]), .Z(n542));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i423_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i389_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[11]), .D(waiting_N_140[11]), .Z(n508));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i389_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i425_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[29]), .D(waiting_N_140[29]), .Z(n544));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i425_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i391_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[12]), .D(waiting_N_140[12]), .Z(n510));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i391_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i330_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[9]), .D(waiting_N_140[9]), .Z(n449));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i330_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (B (C (D))+!B (C))+!A (((D)+!C)+!B))" *) LUT4 mux_15_i1_4_lut (.A(n3), 
            .B(TIMER_EN_N_15), .C(KEY_STATUS_c_1), .D(SENSOR1_IN_c), .Z(Snext_1__N_11[0]));   /* synthesis lineinfo="@2(91[5],100[26])"*/
    defparam mux_15_i1_4_lut.INIT = "0xf535";
    (* lut_function="(A+(B))" *) LUT4 equal_8_i3_2_lut (.A(PREV_KEY[0]), .B(PREV_KEY[1]), 
            .Z(n3));   /* synthesis lineinfo="@2(92[9],92[27])"*/
    defparam equal_8_i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i332_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[8]), .D(waiting_N_140[8]), .Z(n451));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i332_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i681_4_lut (.A(TIMER_EN), 
            .B(TIMER_EN_N_15), .C(Sreg[1]), .D(n4), .Z(TIMER_EN));   /* synthesis lineinfo="@2(81[5],124[8])"*/
    defparam i681_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i335_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[7]), .D(waiting_N_140[7]), .Z(n454));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i335_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i457_4_lut (.A(Snext_1__N_1[0]), 
            .B(debug_c_0), .C(TIMER_EN_N_15), .D(n12), .Z(debug_c_0));   /* synthesis lineinfo="@2(81[5],124[8])"*/
    defparam i457_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A (B (D)+!B !(C (D)))+!A ((D)+!B)))" *) LUT4 i23_4_lut (.A(n1831), 
            .B(Sreg[1]), .C(KEY_STATUS_c_1), .D(Sreg[0]), .Z(n12));   /* synthesis lineinfo="@2(82[3],123[10])"*/
    defparam i23_4_lut.INIT = "0x20cc";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i427_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[30]), .D(waiting_N_140[30]), .Z(n546));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i427_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (B+(C+(D)))+!A !(B (D)+!B ((D)+!C)))" *) LUT4 i430_3_lut_4_lut (.A(PREV_KEY[1]), 
            .B(n334), .C(state[1]), .D(RESET_IN_c), .Z(n549));   /* synthesis lineinfo="@2(130[9],134[6])"*/
    defparam i430_3_lut_4_lut.INIT = "0xaafc";
    easySerialOut STATE_OUT (n540, Open_0, Open_1, Open_2, Open_3, 
            j[27], Open_4, j[25], Open_5, Open_6, Open_7, Open_8, 
            Open_9, Open_10, Open_11, j[17], j[16], Open_12, Open_13, 
            Open_14, Open_15, Open_16, Open_17, Open_18, Open_19, 
            Open_20, Open_21, Open_22, Open_23, Open_24, Open_25, 
            Open_26, Open_27, SERCLK_OUT_c, n518, n536, n520, waiting, 
            init, n522, j[18], n524, j[19], n526, j[20], n528, 
            j[21], GND_net, j[3], j[4], waiting_N_140[3], waiting_N_140[4], 
            n542, j[28], waiting_N_139, n544, j[29], j[2], waiting_N_140[2], 
            n546, j[30], n530, j[22], n532, j[23], n534, j[24], 
            VCC_net, waiting_N_140[13], waiting_N_140[17], waiting_N_140[20], 
            waiting_N_140[19], waiting_N_140[25], waiting_N_140[30], waiting_N_140[8], 
            waiting_N_140[7], waiting_N_140[10], waiting_N_140[11], waiting_N_140[15], 
            waiting_N_140[12], waiting_N_140[16], waiting_N_140[18], waiting_N_140[24], 
            waiting_N_140[23], waiting_N_140[26], waiting_N_140[27], waiting_N_140[28], 
            waiting_N_140[9], waiting_N_140[5], waiting_N_140[21], waiting_N_140[29], 
            waiting_N_140[14], waiting_N_140[6], waiting_N_140[22], waiting_N_140[31], 
            n548, j[31], n508, j[11], n510, j[12], n449, j[9], 
            n451, j[8], n454, j[7], n456, j[6], n458, j[5], 
            n460, n462, j[10], n464, n466, n516, j[15], n512, 
            j[13], n514, j[14], n538, j[26], {Sreg}, STATUS_OUT_c, 
            n119, n478, n477, STATUS_SEND_c, n136, n158, n159, 
            n156, n155, n151, n154, n150, SENSOR2_IN_c, n148, 
            n142, n143, n140, n139, n164, n138, n157, n162, 
            n153, n149, n146, n147, n141, n160, n161, n145, 
            n137, n163, n152, n144, n135, n476, n475, n474, 
            n473, n472, n471, n470, n469, n468, SENSOR1_IN_c, 
            n570, temp_data_out[2], n497, n496, n495, n494, n493, 
            n492, n491, n490, n489, n488, n487, n486, n485, 
            n484, n483, n482, n481, n480, n479);   /* synthesis lineinfo="@2(57[19],64[6])"*/
    
endmodule

//
// Verilog Description of module codeCkeck
//

module codeCkeck (output [1:0]state, input SERCLK_OUT_c, input KB_IN_c_1, 
            output TIMER_EN_N_15, input KB_RECV_c, output \KEY_STATUS_1__N_253[1] , 
            input KB_IN_c_0);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@2(11[17],11[27])"*/
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@2(9[16],9[23])"*/
    
    wire n345;
    wire [1:0]nextState;   /* synthesis lineinfo="@3(33[12],33[21])"*/
    wire [1:0]\actualKey[2] ;   /* synthesis lineinfo="@3(25[12],25[21])"*/
    
    wire n1709, n1;
    wire [1:0]counter;   /* synthesis lineinfo="@3(27[12],27[19])"*/
    wire [1:0]n13;
    
    wire n1707;
    wire [1:0]\actualKey[3] ;   /* synthesis lineinfo="@3(25[12],25[21])"*/
    wire [1:0]\actualKey[1] ;   /* synthesis lineinfo="@3(25[12],25[21])"*/
    
    wire n6;
    wire [1:0]\actualKey[0] ;   /* synthesis lineinfo="@3(25[12],25[21])"*/
    
    wire n2034, n1708, n6_adj_276, n812, VCC_net, GND_net;
    
    (* lut_function="(A+(B))" *) LUT4 i678_2_lut (.A(state[0]), .B(state[1]), 
            .Z(n345));
    defparam i678_2_lut.INIT = "0xeeee";
    (* lse_init_val=1, LSE_LINE_FILE_ID=56, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=70, LSE_RLINE=76 *) FD1P3XZ state_i1 (.D(nextState[1]), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(GND_net), .Q(state[1]));   /* synthesis lineinfo="@3(83[9],84[23])"*/
    defparam state_i1.REGSET = "RESET";
    defparam state_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ counter_109__i0 (.D(n1), .SP(VCC_net), .CK(KB_RECV_c), .SR(GND_net), 
            .Q(counter[0]));   /* synthesis lineinfo="@3(41[14],41[28])"*/
    defparam counter_109__i0.REGSET = "RESET";
    defparam counter_109__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i479_3_lut (.A(\actualKey[2] [1]), 
            .B(KB_IN_c_1), .C(n1709), .Z(\actualKey[2] [1]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i479_3_lut.INIT = "0xacac";
    (* lut_function="((B)+!A)" *) LUT4 i647_2_lut (.A(state[0]), .B(state[1]), 
            .Z(TIMER_EN_N_15));   /* synthesis lineinfo="@3(44[3],80[10])"*/
    defparam i647_2_lut.INIT = "0xdddd";
    FD1P3XZ counter_109__i1 (.D(n13[1]), .SP(VCC_net), .CK(KB_RECV_c), 
            .SR(GND_net), .Q(counter[1]));   /* synthesis lineinfo="@3(41[14],41[28])"*/
    defparam counter_109__i1.REGSET = "RESET";
    defparam counter_109__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i2_3_lut_4_lut (.A(counter[0]), 
            .B(counter[1]), .C(state[0]), .D(state[1]), .Z(n1707));   /* synthesis lineinfo="@3(66[9],66[21])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A))" *) LUT4 i134_1_lut (.A(counter[0]), .Z(n1));   /* synthesis lineinfo="@3(47[9],47[24])"*/
    defparam i134_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\actualKey[3] [0]), .B(\actualKey[1] [0]), 
            .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1599_4_lut (.A(\actualKey[0] [0]), 
            .B(\actualKey[0] [1]), .C(\actualKey[2] [0]), .D(\actualKey[1] [1]), 
            .Z(n2034));
    defparam i1599_4_lut.INIT = "0x8000";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i4_4_lut (.A(\actualKey[2] [1]), 
            .B(n2034), .C(\actualKey[3] [1]), .D(n6), .Z(\KEY_STATUS_1__N_253[1] ));
    defparam i4_4_lut.INIT = "0xfffb";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i2_3_lut_4_lut_adj_36 (.A(counter[1]), 
            .B(counter[0]), .C(state[0]), .D(state[1]), .Z(n1708));
    defparam i2_3_lut_4_lut_adj_36.INIT = "0xfffd";
    (* lut_function="(A (B+!((D)+!C))+!A (B (D)+!B (C)))" *) LUT4 i12_4_lut (.A(counter[0]), 
            .B(state[1]), .C(nextState[1]), .D(counter[1]), .Z(n6_adj_276));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i12_4_lut.INIT = "0xdcb8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i668_2_lut_3_lut_4_lut (.A(counter[0]), 
            .B(counter[1]), .C(state[0]), .D(state[1]), .Z(n812));   /* synthesis lineinfo="@3(66[9],66[21])"*/
    defparam i668_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1059_2_lut (.A(counter[1]), 
            .B(counter[0]), .Z(n13[1]));   /* synthesis lineinfo="@3(41[14],41[28])"*/
    defparam i1059_2_lut.INIT = "0x6666";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i2_3_lut_4_lut_adj_37 (.A(counter[1]), 
            .B(counter[0]), .C(state[0]), .D(state[1]), .Z(n1709));
    defparam i2_3_lut_4_lut_adj_37.INIT = "0xfffb";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38 (.A(state[0]), .B(n6_adj_276), 
            .Z(nextState[1]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i1_2_lut_adj_38.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A (B+!(C (D)))))" *) LUT4 i469_4_lut (.A(nextState[0]), 
            .B(n345), .C(counter[0]), .D(counter[1]), .Z(nextState[0]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i469_4_lut.INIT = "0x3222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i465_3_lut (.A(\actualKey[2] [0]), 
            .B(KB_IN_c_0), .C(n1709), .Z(\actualKey[2] [0]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i465_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i461_3_lut (.A(\actualKey[0] [0]), 
            .B(KB_IN_c_0), .C(n1707), .Z(\actualKey[0] [0]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i461_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i481_3_lut (.A(\actualKey[3] [1]), 
            .B(KB_IN_c_1), .C(n1708), .Z(\actualKey[3] [1]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i481_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i463_3_lut (.A(\actualKey[1] [0]), 
            .B(KB_IN_c_0), .C(n812), .Z(\actualKey[1] [0]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i463_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i467_3_lut (.A(\actualKey[3] [0]), 
            .B(KB_IN_c_0), .C(n1708), .Z(\actualKey[3] [0]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i467_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i477_3_lut (.A(\actualKey[1] [1]), 
            .B(KB_IN_c_1), .C(n812), .Z(\actualKey[1] [1]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i477_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i475_3_lut (.A(\actualKey[0] [1]), 
            .B(KB_IN_c_1), .C(n1707), .Z(\actualKey[0] [1]));   /* synthesis lineinfo="@3(43[2],81[5])"*/
    defparam i475_3_lut.INIT = "0xacac";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=70, LSE_RLINE=76 *) FD1P3XZ state_i0 (.D(nextState[0]), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(GND_net), .Q(state[0]));   /* synthesis lineinfo="@3(83[9],84[23])"*/
    defparam state_i0.REGSET = "RESET";
    defparam state_i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module timer
//

module timer (output timeout_c, input SERCLK_OUT_c, input GND_net, input TIMER_EN, 
            input VCC_net);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@2(11[17],11[27])"*/
    wire [17:0]clkCont;   /* synthesis lineinfo="@6(12[12],12[19])"*/
    
    wire n2032, n18, n17, n19;
    wire [17:0]clkCont_17__N_19;
    
    wire clkCont_17__N_37, n8, n7, n2774, n1355, n3204;
    wire [17:0]clkCont_17__N_40;
    
    wire n1353, n3201, n1351, n3198, n1349, n3195, n1347, n3192, 
        n1345, n3189, n1343, n3186, n1341, n3183, n1339, n3180, 
        n3063, VCC_net_c;
    
    (* lut_function="(A (B (C (D))))" *) LUT4 i1597_4_lut (.A(clkCont[8]), 
            .B(clkCont[0]), .C(clkCont[14]), .D(clkCont[15]), .Z(n2032));
    defparam i1597_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(clkCont[17]), .B(clkCont[7]), 
            .C(clkCont[13]), .D(timeout_c), .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C))+!A)" *) LUT4 i6_3_lut (.A(n2032), .B(clkCont[10]), 
            .C(clkCont[12]), .Z(n17));
    defparam i6_3_lut.INIT = "0xfdfd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(clkCont[4]), .B(clkCont[5]), 
            .C(clkCont[16]), .D(clkCont[11]), .Z(n19));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ state (.D(n2774), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(timeout_c));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam state.REGSET = "RESET";
    defparam state.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(clkCont[1]), .B(clkCont[2]), 
            .Z(n8));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_4_lut (.A(n19), .B(clkCont[6]), 
            .C(n17), .D(n18), .Z(n7));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam i1_4_lut.INIT = "0x0004";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(clkCont[3]), .B(n7), 
            .C(clkCont[9]), .D(n8), .Z(n2774));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam i5_4_lut.INIT = "0x8000";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(clkCont[17]), .C0(GND_net), 
        .D0(n1355), .CI0(n1355), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n3204), .CI1(n3204), .CO0(n3204), .S0(clkCont_17__N_40[17]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i616_2_lut (.A(clkCont_17__N_40[1]), 
            .B(timeout_c), .Z(clkCont_17__N_19[1]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i616_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i615_2_lut (.A(clkCont_17__N_40[2]), 
            .B(timeout_c), .Z(clkCont_17__N_19[2]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i615_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i613_2_lut (.A(clkCont_17__N_40[3]), 
            .B(timeout_c), .Z(clkCont_17__N_19[3]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i613_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i609_2_lut (.A(clkCont_17__N_40[4]), 
            .B(timeout_c), .Z(clkCont_17__N_19[4]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i609_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i17 (.D(clkCont_17__N_19[17]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[17]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i17.REGSET = "RESET";
    defparam clkCont_i17.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i638_2_lut (.A(clkCont_17__N_40[5]), 
            .B(timeout_c), .Z(clkCont_17__N_19[5]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i638_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i624_2_lut (.A(clkCont_17__N_40[6]), 
            .B(timeout_c), .Z(clkCont_17__N_19[6]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i624_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i623_2_lut (.A(clkCont_17__N_40[7]), 
            .B(timeout_c), .Z(clkCont_17__N_19[7]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i623_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i634_2_lut (.A(clkCont_17__N_40[8]), 
            .B(timeout_c), .Z(clkCont_17__N_19[8]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i634_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(clkCont[15]), .C0(GND_net), 
        .D0(n1353), .CI0(n1353), .A1(GND_net), .B1(clkCont[16]), .C1(GND_net), 
        .D1(n3201), .CI1(n3201), .CO0(n3201), .CO1(n1355), .S0(clkCont_17__N_40[15]), 
        .S1(clkCont_17__N_40[16]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i633_2_lut (.A(clkCont_17__N_40[9]), 
            .B(timeout_c), .Z(clkCont_17__N_19[9]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i633_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(clkCont[13]), .C0(GND_net), 
        .D0(n1351), .CI0(n1351), .A1(GND_net), .B1(clkCont[14]), .C1(GND_net), 
        .D1(n3198), .CI1(n3198), .CO0(n3198), .CO1(n1353), .S0(clkCont_17__N_40[13]), 
        .S1(clkCont_17__N_40[14]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i632_2_lut (.A(clkCont_17__N_40[10]), 
            .B(timeout_c), .Z(clkCont_17__N_19[10]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i632_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i631_2_lut (.A(clkCont_17__N_40[11]), 
            .B(timeout_c), .Z(clkCont_17__N_19[11]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i631_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i630_2_lut (.A(clkCont_17__N_40[12]), 
            .B(timeout_c), .Z(clkCont_17__N_19[12]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i630_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i629_2_lut (.A(clkCont_17__N_40[13]), 
            .B(timeout_c), .Z(clkCont_17__N_19[13]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i629_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i628_2_lut (.A(clkCont_17__N_40[14]), 
            .B(timeout_c), .Z(clkCont_17__N_19[14]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i628_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i627_2_lut (.A(clkCont_17__N_40[15]), 
            .B(timeout_c), .Z(clkCont_17__N_19[15]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i627_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i16 (.D(clkCont_17__N_19[16]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[16]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i16.REGSET = "RESET";
    defparam clkCont_i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i15 (.D(clkCont_17__N_19[15]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[15]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i15.REGSET = "RESET";
    defparam clkCont_i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i14 (.D(clkCont_17__N_19[14]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[14]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i14.REGSET = "RESET";
    defparam clkCont_i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i13 (.D(clkCont_17__N_19[13]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[13]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i13.REGSET = "RESET";
    defparam clkCont_i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i12 (.D(clkCont_17__N_19[12]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[12]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i12.REGSET = "RESET";
    defparam clkCont_i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i11 (.D(clkCont_17__N_19[11]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[11]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i11.REGSET = "RESET";
    defparam clkCont_i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i10 (.D(clkCont_17__N_19[10]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[10]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i10.REGSET = "RESET";
    defparam clkCont_i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i9 (.D(clkCont_17__N_19[9]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[9]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i9.REGSET = "RESET";
    defparam clkCont_i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i8 (.D(clkCont_17__N_19[8]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[8]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i8.REGSET = "RESET";
    defparam clkCont_i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i7 (.D(clkCont_17__N_19[7]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[7]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i7.REGSET = "RESET";
    defparam clkCont_i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i6 (.D(clkCont_17__N_19[6]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[6]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i6.REGSET = "RESET";
    defparam clkCont_i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i5 (.D(clkCont_17__N_19[5]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[5]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i5.REGSET = "RESET";
    defparam clkCont_i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i4 (.D(clkCont_17__N_19[4]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[4]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i4.REGSET = "RESET";
    defparam clkCont_i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i3 (.D(clkCont_17__N_19[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[3]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i3.REGSET = "RESET";
    defparam clkCont_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i2 (.D(clkCont_17__N_19[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[2]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i2.REGSET = "RESET";
    defparam clkCont_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i1 (.D(clkCont_17__N_19[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[1]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i1.REGSET = "RESET";
    defparam clkCont_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i626_2_lut (.A(clkCont_17__N_40[16]), 
            .B(timeout_c), .Z(clkCont_17__N_19[16]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i626_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 EN_I_0_1_lut (.A(TIMER_EN), .Z(clkCont_17__N_37));   /* synthesis lineinfo="@6(19[13],19[16])"*/
    defparam EN_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i603_2_lut (.A(clkCont_17__N_40[0]), 
            .B(timeout_c), .Z(clkCont_17__N_19[0]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i603_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i625_2_lut (.A(clkCont_17__N_40[17]), 
            .B(timeout_c), .Z(clkCont_17__N_19[17]));   /* synthesis lineinfo="@6(25[4],38[11])"*/
    defparam i625_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(clkCont[11]), .C0(GND_net), 
        .D0(n1349), .CI0(n1349), .A1(GND_net), .B1(clkCont[12]), .C1(GND_net), 
        .D1(n3195), .CI1(n3195), .CO0(n3195), .CO1(n1351), .S0(clkCont_17__N_40[11]), 
        .S1(clkCont_17__N_40[12]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(clkCont[9]), .C0(GND_net), .D0(n1347), 
        .CI0(n1347), .A1(GND_net), .B1(clkCont[10]), .C1(GND_net), .D1(n3192), 
        .CI1(n3192), .CO0(n3192), .CO1(n1349), .S0(clkCont_17__N_40[9]), 
        .S1(clkCont_17__N_40[10]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(clkCont[7]), .C0(GND_net), .D0(n1345), 
        .CI0(n1345), .A1(GND_net), .B1(clkCont[8]), .C1(GND_net), .D1(n3189), 
        .CI1(n3189), .CO0(n3189), .CO1(n1347), .S0(clkCont_17__N_40[7]), 
        .S1(clkCont_17__N_40[8]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(clkCont[5]), .C0(GND_net), .D0(n1343), 
        .CI0(n1343), .A1(GND_net), .B1(clkCont[6]), .C1(GND_net), .D1(n3186), 
        .CI1(n3186), .CO0(n3186), .CO1(n1345), .S0(clkCont_17__N_40[5]), 
        .S1(clkCont_17__N_40[6]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(clkCont[3]), .C0(GND_net), .D0(n1341), 
        .CI0(n1341), .A1(GND_net), .B1(clkCont[4]), .C1(GND_net), .D1(n3183), 
        .CI1(n3183), .CO0(n3183), .CO1(n1343), .S0(clkCont_17__N_40[3]), 
        .S1(clkCont_17__N_40[4]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(clkCont[1]), .C0(GND_net), .D0(n1339), 
        .CI0(n1339), .A1(GND_net), .B1(clkCont[2]), .C1(GND_net), .D1(n3180), 
        .CI1(n3180), .CO0(n3180), .CO1(n1341), .S0(clkCont_17__N_40[1]), 
        .S1(clkCont_17__N_40[2]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(clkCont[0]), .C1(VCC_net), .D1(n3063), .CI1(n3063), .CO0(n3063), 
        .CO1(n1339), .S1(clkCont_17__N_40[0]));   /* synthesis lineinfo="@6(27[16],27[30])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=44, LSE_RLINE=50 *) FD1P3XZ clkCont_i0 (.D(clkCont_17__N_19[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[0]));   /* synthesis lineinfo="@6(19[3],38[11])"*/
    defparam clkCont_i0.REGSET = "RESET";
    defparam clkCont_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module easySerialOut
//

module easySerialOut (input n540, output \j[31]_2 , output \j[30]_2 , 
            output \j[29]_2 , output \j[28]_2 , output \j[27] , output \j[26]_2 , 
            output \j[25] , output \j[24]_2 , output \j[23]_2 , output \j[22]_2 , 
            output \j[21]_2 , output \j[20]_2 , output \j[19]_2 , output \j[18]_2 , 
            output \j[17] , output \j[16] , output \j[15]_2 , output \j[14]_2 , 
            output \j[13]_2 , output \j[12]_2 , output \j[11]_2 , output \j[10]_2 , 
            output \j[9]_2 , output \j[8]_2 , output \j[7]_2 , output \j[6]_2 , 
            output \j[5]_2 , output \j[4]_2 , output \j[3]_2 , output \j[2]_2 , 
            output \j[1] , output \j[0] , input SERCLK_OUT_c, input n518, 
            input n536, input n520, output waiting, output init, input n522, 
            output \j[18] , input n524, output \j[19] , input n526, 
            output \j[20] , input n528, output \j[21] , input GND_net, 
            output \j[3] , output \j[4] , output \waiting_N_140[3] , output \waiting_N_140[4] , 
            input n542, output \j[28] , output waiting_N_139, input n544, 
            output \j[29] , output \j[2] , output \waiting_N_140[2] , 
            input n546, output \j[30] , input n530, output \j[22] , 
            input n532, output \j[23] , input n534, output \j[24] , 
            input VCC_net, output \waiting_N_140[13] , output \waiting_N_140[17] , 
            output \waiting_N_140[20] , output \waiting_N_140[19] , output \waiting_N_140[25] , 
            output \waiting_N_140[30] , output \waiting_N_140[8] , output \waiting_N_140[7] , 
            output \waiting_N_140[10] , output \waiting_N_140[11] , output \waiting_N_140[15] , 
            output \waiting_N_140[12] , output \waiting_N_140[16] , output \waiting_N_140[18] , 
            output \waiting_N_140[24] , output \waiting_N_140[23] , output \waiting_N_140[26] , 
            output \waiting_N_140[27] , output \waiting_N_140[28] , output \waiting_N_140[9] , 
            output \waiting_N_140[5] , output \waiting_N_140[21] , output \waiting_N_140[29] , 
            output \waiting_N_140[14] , output \waiting_N_140[6] , output \waiting_N_140[22] , 
            output \waiting_N_140[31] , input n548, output \j[31] , input n508, 
            output \j[11] , input n510, output \j[12] , input n449, 
            output \j[9] , input n451, output \j[8] , input n454, output \j[7] , 
            input n456, output \j[6] , input n458, output \j[5] , input n460, 
            input n462, output \j[10] , input n464, input n466, input n516, 
            output \j[15] , input n512, output \j[13] , input n514, 
            output \j[14] , input n538, output \j[26] , input [1:0]Sreg, 
            output STATUS_OUT_c, output n119, input n478, input n477, 
            output STATUS_SEND_c, output n136, output n158, output n159, 
            output n156, output n155, output n151, output n154, output n150, 
            input SENSOR2_IN_c, output n148, output n142, output n143, 
            output n140, output n139, output n164, output n138, output n157, 
            output n162, output n153, output n149, output n146, output n147, 
            output n141, output n160, output n161, output n145, output n137, 
            output n163, output n152, output n144, output n135, input n476, 
            input n475, input n474, input n473, input n472, input n471, 
            input n470, input n469, input n468, input SENSOR1_IN_c, 
            input n570, output \temp_data_out[2] , input n497, input n496, 
            input n495, input n494, input n493, input n492, input n491, 
            input n490, input n489, input n488, input n487, input n486, 
            input n485, input n484, input n483, input n482, input n481, 
            input n480, input n479);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@2(11[17],11[27])"*/
    wire [31:0]waiting_N_140;
    
    wire waiting_N_135;
    wire [31:0]j;   /* synthesis lineinfo="@4(17[10],17[11])"*/
    
    wire n141_c, n1735, n1308, n3075, n1310;
    wire [3:0]cont;   /* synthesis lineinfo="@4(15[12],15[16])"*/
    
    wire n2217, n1306, n3072, n3069, n32;
    wire [3:0]n21;
    
    wire n46, n50, n48, n49, n47, n30, n52, n56, n51, n118, 
        n1316, n3087, n1318, n1314, n3084, n1312, n3081, n3078, 
        n1336, n3117, n1334, n3114, n1332, n3111, n1330, n3108, 
        n1328, n3105, n1326, n3102, n1324, n3099, n1322, n3096, 
        n1320, n3093, n3090, VCC_net_c, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i16 (.D(n518), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[16] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i16.REGSET = "RESET";
    defparam j__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i25 (.D(n536), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[25] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i25.REGSET = "RESET";
    defparam j__i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i17 (.D(n520), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[17] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i17.REGSET = "RESET";
    defparam j__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i0 (.D(waiting_N_140[0]), 
            .SP(waiting_N_135), .CK(SERCLK_OUT_c), .SR(n141_c), .Q(j[0]));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i0.REGSET = "RESET";
    defparam j__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ waiting_c (.D(n1735), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(waiting));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam waiting_c.REGSET = "RESET";
    defparam waiting_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ init_c (.D(waiting_N_135), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(init));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam init_c.REGSET = "RESET";
    defparam init_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i18 (.D(n522), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[18] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i18.REGSET = "RESET";
    defparam j__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i19 (.D(n524), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[19] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i19.REGSET = "RESET";
    defparam j__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i20 (.D(n526), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[20] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i20.REGSET = "RESET";
    defparam j__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i21 (.D(n528), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[21] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i21.REGSET = "RESET";
    defparam j__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i28 (.D(n542), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[28] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i28.REGSET = "RESET";
    defparam j__i28.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\j[3] ), .C0(GND_net), .D0(n1308), 
        .CI0(n1308), .A1(GND_net), .B1(\j[4] ), .C1(GND_net), .D1(n3075), 
        .CI1(n3075), .CO0(n3075), .CO1(n1310), .S0(\waiting_N_140[3] ), 
        .S1(\waiting_N_140[4] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1735_4_lut (.A(cont[1]), .B(cont[2]), 
            .C(cont[0]), .D(cont[3]), .Z(n2217));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i1735_4_lut.INIT = "0xfffd";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i29 (.D(n544), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[29] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i29.REGSET = "RESET";
    defparam j__i29.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12_3_lut (.A(waiting_N_139), 
            .B(n2217), .C(waiting), .Z(n1735));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 waiting_I_30_1_lut (.A(waiting), .Z(waiting_N_135));   /* synthesis lineinfo="@4(31[4],46[7])"*/
    defparam waiting_I_30_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i1 (.D(waiting_N_140[1]), 
            .SP(waiting_N_135), .CK(SERCLK_OUT_c), .SR(n141_c), .Q(j[1]));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i1.REGSET = "RESET";
    defparam j__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(j[1]), .C0(GND_net), .D0(n1306), 
        .CI0(n1306), .A1(GND_net), .B1(\j[2] ), .C1(GND_net), .D1(n3072), 
        .CI1(n3072), .CO0(n3072), .CO1(n1308), .S0(waiting_N_140[1]), 
        .S1(\waiting_N_140[2] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i30 (.D(n546), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[30] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i30.REGSET = "RESET";
    defparam j__i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i22 (.D(n530), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[22] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i22.REGSET = "RESET";
    defparam j__i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i23 (.D(n532), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[23] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i23.REGSET = "RESET";
    defparam j__i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i24 (.D(n534), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[24] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i24.REGSET = "RESET";
    defparam j__i24.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_108__i0 (.D(n21[0]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_108__i0.REGSET = "RESET";
    defparam cont_108__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(j[0]), .C1(VCC_net), .D1(n3069), .CI1(n3069), .CO0(n3069), 
        .CO1(n1306), .S1(waiting_N_140[0]));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(\waiting_N_140[4] ), .B(\waiting_N_140[13] ), 
            .Z(n32));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i31 (.D(n548), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[31] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i31.REGSET = "RESET";
    defparam j__i31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(\waiting_N_140[17] ), 
            .B(\waiting_N_140[20] ), .C(\waiting_N_140[19] ), .D(\waiting_N_140[25] ), 
            .Z(n46));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(\waiting_N_140[30] ), 
            .B(\waiting_N_140[8] ), .C(\waiting_N_140[7] ), .D(\waiting_N_140[10] ), 
            .Z(n50));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(\waiting_N_140[11] ), 
            .B(\waiting_N_140[15] ), .C(\waiting_N_140[12] ), .D(\waiting_N_140[16] ), 
            .Z(n48));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(\waiting_N_140[18] ), 
            .B(\waiting_N_140[24] ), .C(\waiting_N_140[23] ), .D(\waiting_N_140[26] ), 
            .Z(n49));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(\waiting_N_140[27] ), 
            .B(\waiting_N_140[2] ), .C(\waiting_N_140[28] ), .D(\waiting_N_140[9] ), 
            .Z(n47));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\waiting_N_140[5] ), .B(\waiting_N_140[21] ), 
            .Z(n30));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(\waiting_N_140[29] ), 
            .B(n46), .C(n32), .D(\waiting_N_140[3] ), .Z(n52));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n47), .B(n49), 
            .C(n48), .D(n50), .Z(n56));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(\waiting_N_140[14] ), 
            .B(\waiting_N_140[6] ), .C(\waiting_N_140[22] ), .D(n30), 
            .Z(n51));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))" *) LUT4 i640_4_lut (.A(n51), 
            .B(\waiting_N_140[31] ), .C(n56), .D(n52), .Z(waiting_N_139));   /* synthesis lineinfo="@4(42[9],42[12])"*/
    defparam i640_4_lut.INIT = "0x3332";
    (* lut_function="(!(A+!(B)))" *) LUT4 i112_2_lut (.A(waiting), .B(waiting_N_139), 
            .Z(n141_c));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i112_2_lut.INIT = "0x4444";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i11 (.D(n508), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[11] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i11.REGSET = "RESET";
    defparam j__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i12 (.D(n510), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[12] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i12.REGSET = "RESET";
    defparam j__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i9 (.D(n449), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[9] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i9.REGSET = "RESET";
    defparam j__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i8 (.D(n451), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[8] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i8.REGSET = "RESET";
    defparam j__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i90_1_lut (.A(init), .Z(n118));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i90_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i7 (.D(n454), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[7] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i7.REGSET = "RESET";
    defparam j__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i6 (.D(n456), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[6] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i6.REGSET = "RESET";
    defparam j__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i5 (.D(n458), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[5] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i5.REGSET = "RESET";
    defparam j__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i4 (.D(n460), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[4] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i4.REGSET = "RESET";
    defparam j__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i10 (.D(n462), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[10] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i10.REGSET = "RESET";
    defparam j__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i3 (.D(n464), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[3] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i3.REGSET = "RESET";
    defparam j__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i2 (.D(n466), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[2] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i2.REGSET = "RESET";
    defparam j__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i15 (.D(n516), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[15] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i15.REGSET = "RESET";
    defparam j__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i13 (.D(n512), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[13] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i13.REGSET = "RESET";
    defparam j__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i14 (.D(n514), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[14] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i14.REGSET = "RESET";
    defparam j__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_108__i1 (.D(n21[1]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_108__i1.REGSET = "RESET";
    defparam cont_108__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_108__i2 (.D(n21[2]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_108__i2.REGSET = "RESET";
    defparam cont_108__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_108__i3 (.D(n21[3]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_108__i3.REGSET = "RESET";
    defparam cont_108__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i26 (.D(n538), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[26] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i26.REGSET = "RESET";
    defparam j__i26.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1088_3_lut_4_lut (.A(cont[1]), 
            .B(cont[0]), .C(cont[2]), .D(cont[3]), .Z(n21[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i1088_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1081_2_lut_3_lut (.A(cont[1]), 
            .B(cont[0]), .C(cont[2]), .Z(n21[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i1081_2_lut_3_lut.INIT = "0x7878";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\j[11] ), .C0(GND_net), .D0(n1316), 
        .CI0(n1316), .A1(GND_net), .B1(\j[12] ), .C1(GND_net), .D1(n3087), 
        .CI1(n3087), .CO0(n3087), .CO1(n1318), .S0(\waiting_N_140[11] ), 
        .S1(\waiting_N_140[12] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 i1072_1_lut (.A(cont[0]), .Z(n21[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i1072_1_lut.INIT = "0x5555";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\j[9] ), .C0(GND_net), .D0(n1314), 
        .CI0(n1314), .A1(GND_net), .B1(\j[10] ), .C1(GND_net), .D1(n3084), 
        .CI1(n3084), .CO0(n3084), .CO1(n1316), .S0(\waiting_N_140[9] ), 
        .S1(\waiting_N_140[10] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\j[7] ), .C0(GND_net), .D0(n1312), 
        .CI0(n1312), .A1(GND_net), .B1(\j[8] ), .C1(GND_net), .D1(n3081), 
        .CI1(n3081), .CO0(n3081), .CO1(n1314), .S0(\waiting_N_140[7] ), 
        .S1(\waiting_N_140[8] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\j[5] ), .C0(GND_net), .D0(n1310), 
        .CI0(n1310), .A1(GND_net), .B1(\j[6] ), .C1(GND_net), .D1(n3078), 
        .CI1(n3078), .CO0(n3078), .CO1(n1312), .S0(\waiting_N_140[5] ), 
        .S1(\waiting_N_140[6] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_33 (.A0(GND_net), .B0(\j[31] ), .C0(GND_net), .D0(n1336), 
        .CI0(n1336), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n3117), 
        .CI1(n3117), .CO0(n3117), .S0(\waiting_N_140[31] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_33.INIT0 = "0xc33c";
    defparam add_7_add_5_33.INIT1 = "0xc33c";
    FA2 add_7_add_5_31 (.A0(GND_net), .B0(\j[29] ), .C0(GND_net), .D0(n1334), 
        .CI0(n1334), .A1(GND_net), .B1(\j[30] ), .C1(GND_net), .D1(n3114), 
        .CI1(n3114), .CO0(n3114), .CO1(n1336), .S0(\waiting_N_140[29] ), 
        .S1(\waiting_N_140[30] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_31.INIT0 = "0xc33c";
    defparam add_7_add_5_31.INIT1 = "0xc33c";
    FA2 add_7_add_5_29 (.A0(GND_net), .B0(\j[27] ), .C0(GND_net), .D0(n1332), 
        .CI0(n1332), .A1(GND_net), .B1(\j[28] ), .C1(GND_net), .D1(n3111), 
        .CI1(n3111), .CO0(n3111), .CO1(n1334), .S0(\waiting_N_140[27] ), 
        .S1(\waiting_N_140[28] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_29.INIT0 = "0xc33c";
    defparam add_7_add_5_29.INIT1 = "0xc33c";
    FA2 add_7_add_5_27 (.A0(GND_net), .B0(\j[25] ), .C0(GND_net), .D0(n1330), 
        .CI0(n1330), .A1(GND_net), .B1(\j[26] ), .C1(GND_net), .D1(n3108), 
        .CI1(n3108), .CO0(n3108), .CO1(n1332), .S0(\waiting_N_140[25] ), 
        .S1(\waiting_N_140[26] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_27.INIT0 = "0xc33c";
    defparam add_7_add_5_27.INIT1 = "0xc33c";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\j[23] ), .C0(GND_net), .D0(n1328), 
        .CI0(n1328), .A1(GND_net), .B1(\j[24] ), .C1(GND_net), .D1(n3105), 
        .CI1(n3105), .CO0(n3105), .CO1(n1330), .S0(\waiting_N_140[23] ), 
        .S1(\waiting_N_140[24] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\j[21] ), .C0(GND_net), .D0(n1326), 
        .CI0(n1326), .A1(GND_net), .B1(\j[22] ), .C1(GND_net), .D1(n3102), 
        .CI1(n3102), .CO0(n3102), .CO1(n1328), .S0(\waiting_N_140[21] ), 
        .S1(\waiting_N_140[22] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\j[19] ), .C0(GND_net), .D0(n1324), 
        .CI0(n1324), .A1(GND_net), .B1(\j[20] ), .C1(GND_net), .D1(n3099), 
        .CI1(n3099), .CO0(n3099), .CO1(n1326), .S0(\waiting_N_140[19] ), 
        .S1(\waiting_N_140[20] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\j[17] ), .C0(GND_net), .D0(n1322), 
        .CI0(n1322), .A1(GND_net), .B1(\j[18] ), .C1(GND_net), .D1(n3096), 
        .CI1(n3096), .CO0(n3096), .CO1(n1324), .S0(\waiting_N_140[17] ), 
        .S1(\waiting_N_140[18] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\j[15] ), .C0(GND_net), .D0(n1320), 
        .CI0(n1320), .A1(GND_net), .B1(\j[16] ), .C1(GND_net), .D1(n3093), 
        .CI1(n3093), .CO0(n3093), .CO1(n1322), .S0(\waiting_N_140[15] ), 
        .S1(\waiting_N_140[16] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\j[13] ), .C0(GND_net), .D0(n1318), 
        .CI0(n1318), .A1(GND_net), .B1(\j[14] ), .C1(GND_net), .D1(n3090), 
        .CI1(n3090), .CO0(n3090), .CO1(n1320), .S0(\waiting_N_140[13] ), 
        .S1(\waiting_N_140[14] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1074_2_lut (.A(cont[1]), 
            .B(cont[0]), .Z(n21[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i1074_2_lut.INIT = "0x6666";
    serialOut serial ({Sreg}, n118, SERCLK_OUT_c, VCC_net, STATUS_OUT_c, 
            n119, n478, n477, init, STATUS_SEND_c, n136, n158, 
            n159, n156, n155, n151, n154, n150, SENSOR2_IN_c, 
            n148, n142, n143, n140, n139, n164, n138, n157, 
            n162, n153, n149, n146, n147, n141, n160, n161, 
            n145, n137, n163, n152, n144, n135, n476, n475, 
            n474, n473, n472, n471, n470, n469, n468, SENSOR1_IN_c, 
            n570, \temp_data_out[2] , GND_net, n497, n496, n495, 
            n494, n493, n492, n491, n490, n489, n488, n487, 
            n486, n485, n484, n483, n482, n481, n480, n479);   /* synthesis lineinfo="@4(20[12],26[6])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=56, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=57, LSE_RLINE=64 *) FD1P3XZ j__i27 (.D(n540), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[27] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i27.REGSET = "RESET";
    defparam j__i27.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module serialOut
//

module serialOut (input [1:0]Sreg, input n118, input SERCLK_OUT_c, input VCC_net, 
            output STATUS_OUT_c, output n119, input n478, input n477, 
            input init, output STATUS_SEND_c, output n136, output n158, 
            output n159, output n156, output n155, output n151, output n154, 
            output n150, input SENSOR2_IN_c, output n148, output n142, 
            output n143, output n140, output n139, output n164, output n138, 
            output n157, output n162, output n153, output n149, output n146, 
            output n147, output n141, output n160, output n161, output n145, 
            output n137, output n163, output n152, output n144, output n135, 
            input n476, input n475, input n474, input n473, input n472, 
            input n471, input n470, input n469, input n468, input SENSOR1_IN_c, 
            input n570, output \temp_data_out[2] , input GND_net, input n497, 
            input n496, input n495, input n494, input n493, input n492, 
            input n491, input n490, input n489, input n488, input n487, 
            input n486, input n485, input n484, input n483, input n482, 
            input n481, input n480, input n479);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@2(11[17],11[27])"*/
    wire [3:0]temp_data_out;   /* synthesis lineinfo="@5(10[11],10[24])"*/
    
    wire n446, status_out_N_252;
    wire [31:0]n167;
    wire [31:0]j;   /* synthesis lineinfo="@5(9[10],9[11])"*/
    
    wire n2592, n50, n48, n49, n47, n32, n46, n44, n52, n56, 
        n55, n1281, n3135, n1283, n1303, n3168, n1301, n3165, 
        n1299, n3162, n1297, n3159, n1275, n3126, n1277, n1295, 
        n3156, n1273, n3123, n1285, n3141, n1287, n1279, n3132, 
        n1293, n3153, n1291, n3150, n1289, n3147, n3138, n3144, 
        n3120, n3129, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ status_out (.D(status_out_N_252), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(n118), .Q(STATUS_OUT_c));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam status_out.REGSET = "RESET";
    defparam status_out.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i0 (.D(n167[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(n119), .Q(j[0]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i0.REGSET = "RESET";
    defparam j__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i21 (.D(n478), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[21]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i21.REGSET = "RESET";
    defparam j__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i22 (.D(n477), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[22]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i22.REGSET = "RESET";
    defparam j__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) IOL_B status_send (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(init), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(SERCLK_OUT_c), 
            .PADDO(STATUS_SEND_c));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam status_send.LATCHIN = "LATCH_REG";
    defparam status_send.DDROUT = "NO";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n2592_bdd_4_lut (.A(n2592), 
            .B(temp_data_out[1]), .C(temp_data_out[0]), .D(j[1]), .Z(status_out_N_252));
    defparam n2592_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i0 (.D(SENSOR2_IN_c), 
            .SP(n118), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(temp_data_out[0]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i0.REGSET = "RESET";
    defparam temp_data_out_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(n136), .B(n158), 
            .C(n159), .D(n156), .Z(n50));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(n155), .B(n151), 
            .C(n154), .D(n150), .Z(n48));
    defparam i19_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i1 (.D(n167[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(n119), .Q(j[1]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i1.REGSET = "RESET";
    defparam j__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(n148), .B(n142), 
            .C(n143), .D(n140), .Z(n49));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(n139), .B(n164), 
            .C(n138), .D(n157), .Z(n47));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(n162), .B(n153), .Z(n32));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(n149), .B(n146), 
            .C(n147), .D(n141), .Z(n46));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i15_3_lut (.A(n160), .B(n161), 
            .C(n145), .Z(n44));
    defparam i15_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n137), .B(n46), 
            .C(n32), .D(n163), .Z(n52));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n47), .B(n49), 
            .C(n48), .D(n50), .Z(n56));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n152), .B(n52), 
            .C(n44), .D(n144), .Z(n55));
    defparam i26_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i23 (.D(n476), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[23]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i23.REGSET = "RESET";
    defparam j__i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B+!(C+!(D))))" *) LUT4 i91_4_lut (.A(n55), 
            .B(n118), .C(n135), .D(n56), .Z(n119));   /* synthesis lineinfo="@5(19[8],25[6])"*/
    defparam i91_4_lut.INIT = "0xcfce";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i24 (.D(n475), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[24]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i24.REGSET = "RESET";
    defparam j__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i25 (.D(n474), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[25]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i25.REGSET = "RESET";
    defparam j__i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i26 (.D(n473), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[26]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i26.REGSET = "RESET";
    defparam j__i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i27 (.D(n472), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[27]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i27.REGSET = "RESET";
    defparam j__i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i28 (.D(n471), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[28]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i28.REGSET = "RESET";
    defparam j__i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i29 (.D(n470), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[29]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i29.REGSET = "RESET";
    defparam j__i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i30 (.D(n469), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[30]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i30.REGSET = "RESET";
    defparam j__i30.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i31 (.D(n468), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[31]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i31.REGSET = "RESET";
    defparam j__i31.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i1 (.D(SENSOR1_IN_c), 
            .SP(n118), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(temp_data_out[1]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i1.REGSET = "RESET";
    defparam temp_data_out_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i2 (.D(n570), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\temp_data_out[2] ));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i2.REGSET = "RESET";
    defparam temp_data_out_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i2 (.D(n497), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[2]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i2.REGSET = "RESET";
    defparam j__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_6_add_5_11 (.A0(GND_net), .B0(j[9]), .C0(GND_net), .D0(n1281), 
        .CI0(n1281), .A1(GND_net), .B1(j[10]), .C1(GND_net), .D1(n3135), 
        .CI1(n3135), .CO0(n3135), .CO1(n1283), .S0(n157), .S1(n156));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_11.INIT0 = "0xc33c";
    defparam add_6_add_5_11.INIT1 = "0xc33c";
    FA2 add_6_add_5_33 (.A0(GND_net), .B0(j[31]), .C0(GND_net), .D0(n1303), 
        .CI0(n1303), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n3168), 
        .CI1(n3168), .CO0(n3168), .S0(n135));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_33.INIT0 = "0xc33c";
    defparam add_6_add_5_33.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i3 (.D(n496), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[3]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i3.REGSET = "RESET";
    defparam j__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i4 (.D(n495), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[4]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i4.REGSET = "RESET";
    defparam j__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i5 (.D(n494), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[5]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i5.REGSET = "RESET";
    defparam j__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i6 (.D(n493), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[6]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i6.REGSET = "RESET";
    defparam j__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i7 (.D(n492), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[7]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i7.REGSET = "RESET";
    defparam j__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i8 (.D(n491), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[8]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i8.REGSET = "RESET";
    defparam j__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i9 (.D(n490), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[9]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i9.REGSET = "RESET";
    defparam j__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i10 (.D(n489), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[10]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i10.REGSET = "RESET";
    defparam j__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i11 (.D(n488), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[11]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i11.REGSET = "RESET";
    defparam j__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i12 (.D(n487), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[12]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i12.REGSET = "RESET";
    defparam j__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i13 (.D(n486), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[13]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i13.REGSET = "RESET";
    defparam j__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i14 (.D(n485), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[14]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i14.REGSET = "RESET";
    defparam j__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i15 (.D(n484), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[15]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i15.REGSET = "RESET";
    defparam j__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i16 (.D(n483), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[16]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i16.REGSET = "RESET";
    defparam j__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i17 (.D(n482), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[17]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i17.REGSET = "RESET";
    defparam j__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i18 (.D(n481), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[18]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i18.REGSET = "RESET";
    defparam j__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i19 (.D(n480), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[19]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i19.REGSET = "RESET";
    defparam j__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i20 (.D(n479), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[20]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i20.REGSET = "RESET";
    defparam j__i20.SRMODE = "CE_OVER_LSR";
    FA2 add_6_add_5_31 (.A0(GND_net), .B0(j[29]), .C0(GND_net), .D0(n1301), 
        .CI0(n1301), .A1(GND_net), .B1(j[30]), .C1(GND_net), .D1(n3165), 
        .CI1(n3165), .CO0(n3165), .CO1(n1303), .S0(n137), .S1(n136));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_31.INIT0 = "0xc33c";
    defparam add_6_add_5_31.INIT1 = "0xc33c";
    FA2 add_6_add_5_29 (.A0(GND_net), .B0(j[27]), .C0(GND_net), .D0(n1299), 
        .CI0(n1299), .A1(GND_net), .B1(j[28]), .C1(GND_net), .D1(n3162), 
        .CI1(n3162), .CO0(n3162), .CO1(n1301), .S0(n139), .S1(n138));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_29.INIT0 = "0xc33c";
    defparam add_6_add_5_29.INIT1 = "0xc33c";
    FA2 add_6_add_5_27 (.A0(GND_net), .B0(j[25]), .C0(GND_net), .D0(n1297), 
        .CI0(n1297), .A1(GND_net), .B1(j[26]), .C1(GND_net), .D1(n3159), 
        .CI1(n3159), .CO0(n3159), .CO1(n1299), .S0(n141), .S1(n140));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_27.INIT0 = "0xc33c";
    defparam add_6_add_5_27.INIT1 = "0xc33c";
    FA2 add_6_add_5_5 (.A0(GND_net), .B0(j[3]), .C0(GND_net), .D0(n1275), 
        .CI0(n1275), .A1(GND_net), .B1(j[4]), .C1(GND_net), .D1(n3126), 
        .CI1(n3126), .CO0(n3126), .CO1(n1277), .S0(n163), .S1(n162));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_5.INIT0 = "0xc33c";
    defparam add_6_add_5_5.INIT1 = "0xc33c";
    FA2 add_6_add_5_25 (.A0(GND_net), .B0(j[23]), .C0(GND_net), .D0(n1295), 
        .CI0(n1295), .A1(GND_net), .B1(j[24]), .C1(GND_net), .D1(n3156), 
        .CI1(n3156), .CO0(n3156), .CO1(n1297), .S0(n143), .S1(n142));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_25.INIT0 = "0xc33c";
    defparam add_6_add_5_25.INIT1 = "0xc33c";
    FA2 add_6_add_5_3 (.A0(GND_net), .B0(j[1]), .C0(GND_net), .D0(n1273), 
        .CI0(n1273), .A1(GND_net), .B1(j[2]), .C1(GND_net), .D1(n3123), 
        .CI1(n3123), .CO0(n3123), .CO1(n1275), .S0(n167[1]), .S1(n164));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_3.INIT0 = "0xc33c";
    defparam add_6_add_5_3.INIT1 = "0xc33c";
    FA2 add_6_add_5_15 (.A0(GND_net), .B0(j[13]), .C0(GND_net), .D0(n1285), 
        .CI0(n1285), .A1(GND_net), .B1(j[14]), .C1(GND_net), .D1(n3141), 
        .CI1(n3141), .CO0(n3141), .CO1(n1287), .S0(n153), .S1(n152));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_15.INIT0 = "0xc33c";
    defparam add_6_add_5_15.INIT1 = "0xc33c";
    FA2 add_6_add_5_9 (.A0(GND_net), .B0(j[7]), .C0(GND_net), .D0(n1279), 
        .CI0(n1279), .A1(GND_net), .B1(j[8]), .C1(GND_net), .D1(n3132), 
        .CI1(n3132), .CO0(n3132), .CO1(n1281), .S0(n159), .S1(n158));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_9.INIT0 = "0xc33c";
    defparam add_6_add_5_9.INIT1 = "0xc33c";
    FA2 add_6_add_5_23 (.A0(GND_net), .B0(j[21]), .C0(GND_net), .D0(n1293), 
        .CI0(n1293), .A1(GND_net), .B1(j[22]), .C1(GND_net), .D1(n3153), 
        .CI1(n3153), .CO0(n3153), .CO1(n1295), .S0(n145), .S1(n144));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_23.INIT0 = "0xc33c";
    defparam add_6_add_5_23.INIT1 = "0xc33c";
    FA2 add_6_add_5_21 (.A0(GND_net), .B0(j[19]), .C0(GND_net), .D0(n1291), 
        .CI0(n1291), .A1(GND_net), .B1(j[20]), .C1(GND_net), .D1(n3150), 
        .CI1(n3150), .CO0(n3150), .CO1(n1293), .S0(n147), .S1(n146));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_21.INIT0 = "0xc33c";
    defparam add_6_add_5_21.INIT1 = "0xc33c";
    FA2 add_6_add_5_19 (.A0(GND_net), .B0(j[17]), .C0(GND_net), .D0(n1289), 
        .CI0(n1289), .A1(GND_net), .B1(j[18]), .C1(GND_net), .D1(n3147), 
        .CI1(n3147), .CO0(n3147), .CO1(n1291), .S0(n149), .S1(n148));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_19.INIT0 = "0xc33c";
    defparam add_6_add_5_19.INIT1 = "0xc33c";
    FA2 add_6_add_5_13 (.A0(GND_net), .B0(j[11]), .C0(GND_net), .D0(n1283), 
        .CI0(n1283), .A1(GND_net), .B1(j[12]), .C1(GND_net), .D1(n3138), 
        .CI1(n3138), .CO0(n3138), .CO1(n1285), .S0(n155), .S1(n154));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_13.INIT0 = "0xc33c";
    defparam add_6_add_5_13.INIT1 = "0xc33c";
    FA2 add_6_add_5_17 (.A0(GND_net), .B0(j[15]), .C0(GND_net), .D0(n1287), 
        .CI0(n1287), .A1(GND_net), .B1(j[16]), .C1(GND_net), .D1(n3144), 
        .CI1(n3144), .CO0(n3144), .CO1(n1289), .S0(n151), .S1(n150));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_17.INIT0 = "0xc33c";
    defparam add_6_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \j[0]_bdd_4_lut  (.A(j[0]), 
            .B(\temp_data_out[2] ), .C(temp_data_out[3]), .D(j[1]), .Z(n2592));
    defparam \j[0]_bdd_4_lut .INIT = "0xe4aa";
    FA2 add_6_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(j[0]), .C1(VCC_net), .D1(n3120), .CI1(n3120), .CO0(n3120), 
        .CO1(n1273), .S1(n167[0]));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_1.INIT0 = "0xc33c";
    defparam add_6_add_5_1.INIT1 = "0xc33c";
    FA2 add_6_add_5_7 (.A0(GND_net), .B0(j[5]), .C0(GND_net), .D0(n1277), 
        .CI0(n1277), .A1(GND_net), .B1(j[6]), .C1(GND_net), .D1(n3129), 
        .CI1(n3129), .CO0(n3129), .CO1(n1279), .S0(n161), .S1(n160));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_7.INIT0 = "0xc33c";
    defparam add_6_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i327_2_lut_2_lut (.A(init), .B(Sreg[0]), 
            .Z(n446));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i327_2_lut_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i3 (.D(Sreg[1]), 
            .SP(n118), .CK(SERCLK_OUT_c), .SR(n446), .Q(temp_data_out[3]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i3.REGSET = "SET";
    defparam temp_data_out_i0_i3.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule
