Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date              : Sun Apr 20 02:39:51 2025
| Host              : DESKTOP-F82A4M5 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CNN_timing_summary_routed.rpt -pb CNN_timing_summary_routed.pb -rpx CNN_timing_summary_routed.rpx -warn_on_violation
| Design            : CNN
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  829         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (829)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3324)
5. checking no_input_delay (26)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (829)
--------------------------
 There are 829 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3324)
---------------------------------------------------
 There are 3324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3328          inf        0.000                      0                 3328           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3328 Endpoints
Min Delay          3328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AXI_LDM_addra_in[8]
                            (input port)
  Destination:            pe11/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMD/ADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 1.272ns (23.399%)  route 4.163ns (76.601%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  AXI_LDM_addra_in[8] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[8]_inst/I
    D6                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.535     0.535 r  AXI_LDM_addra_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    AXI_LDM_addra_in_IBUF[8]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.535 r  AXI_LDM_addra_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.951     2.485    pe11/lsu/LDM1/AXI_LDM_addra_in_IBUF[5]
    SLICE_X19Y209        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     2.672 f  pe11/lsu/LDM1/AXI_LDM_ena_rg_i_2__6/O
                         net (fo=1, routed)           0.067     2.739    pe11/lsu/LDM1/AXI_LDM_ena_rg_i_2__6_n_0
    SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.963 r  pe11/lsu/LDM1/AXI_LDM_ena_rg_i_1__8/O
                         net (fo=11, routed)          0.193     3.156    pe11/lsu/LDM0/AXI_LDM_ena_wr
    SLICE_X19Y212        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     3.294 r  pe11/lsu/LDM0/douta[2]_i_3__8/O
                         net (fo=12, routed)          0.244     3.538    controller/douta_reg[0]_8
    SLICE_X19Y212        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     3.726 r  controller/mem_reg_r1_0_7_0_2_i_5__16/O
                         net (fo=16, routed)          1.708     5.434    pe11/lsu/LDM0/mem_reg_r2_0_7_0_2/ADDRD2
    SLICE_X20Y213        RAMS32                                       r  pe11/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[8]
                            (input port)
  Destination:            pe11/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMD_D1/ADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 1.272ns (23.399%)  route 4.163ns (76.601%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  AXI_LDM_addra_in[8] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[8]_inst/I
    D6                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.535     0.535 r  AXI_LDM_addra_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    AXI_LDM_addra_in_IBUF[8]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.535 r  AXI_LDM_addra_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.951     2.485    pe11/lsu/LDM1/AXI_LDM_addra_in_IBUF[5]
    SLICE_X19Y209        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     2.672 f  pe11/lsu/LDM1/AXI_LDM_ena_rg_i_2__6/O
                         net (fo=1, routed)           0.067     2.739    pe11/lsu/LDM1/AXI_LDM_ena_rg_i_2__6_n_0
    SLICE_X19Y209        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.963 r  pe11/lsu/LDM1/AXI_LDM_ena_rg_i_1__8/O
                         net (fo=11, routed)          0.193     3.156    pe11/lsu/LDM0/AXI_LDM_ena_wr
    SLICE_X19Y212        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     3.294 r  pe11/lsu/LDM0/douta[2]_i_3__8/O
                         net (fo=12, routed)          0.244     3.538    controller/douta_reg[0]_8
    SLICE_X19Y212        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     3.726 r  controller/mem_reg_r1_0_7_0_2_i_5__16/O
                         net (fo=16, routed)          1.708     5.434    pe11/lsu/LDM0/mem_reg_r2_0_7_0_2/ADDRD2
    SLICE_X20Y213        RAMS32                                       r  pe11/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[11]
                            (input port)
  Destination:            pe14/lsu/LDM0/mem_reg_r1_0_7_0_2/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.256ns  (logic 1.059ns (20.146%)  route 4.197ns (79.854%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  AXI_LDM_addra_in[11] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[11]_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    AXI_LDM_addra_in_IBUF[11]_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.929     2.459    pe14/lsu/LDM1/AXI_LDM_addra_in_IBUF[8]
    SLICE_X19Y209        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.684 f  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3/O
                         net (fo=1, routed)           0.050     2.734    pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3_n_0
    SLICE_X19Y209        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.138     2.872 r  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_1__5/O
                         net (fo=11, routed)          0.519     3.390    pe14/lsu/LDM0/AXI_LDM_ena_wr
    SLICE_X20Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     3.473 r  pe14/lsu/LDM0/douta[2]_i_3__5/O
                         net (fo=12, routed)          0.338     3.812    controller/douta_reg[0]_5
    SLICE_X19Y214        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     3.895 r  controller/mem_reg_r1_0_7_0_2_i_4__11/O
                         net (fo=2, routed)           1.361     5.256    pe14/lsu/LDM0/mem_reg_r1_0_7_0_2/DIB0
    SLICE_X20Y214        RAMD32                                       r  pe14/lsu/LDM0/mem_reg_r1_0_7_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe15/lsu/AXI_LDM_addra_rg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_LDM_douta_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 1.619ns (31.075%)  route 3.592ns (68.925%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y200        FDRE                         0.000     0.000 r  pe15/lsu/AXI_LDM_addra_rg_reg[1]/C
    SLICE_X16Y200        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  pe15/lsu/AXI_LDM_addra_rg_reg[1]/Q
                         net (fo=54, routed)          0.953     1.067    pe12/lsu/LDM0/AXI_LDM_addra_rg[1]
    SLICE_X18Y212        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.287 r  pe12/lsu/LDM0/AXI_LDM_douta_out_OBUF[0]_inst_i_24/O
                         net (fo=1, routed)           0.343     1.630    pe8/lsu/LDM0/AXI_LDM_douta_out_wr[12][0]
    SLICE_X17Y209        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.189     1.819 r  pe8/lsu/LDM0/AXI_LDM_douta_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.513     2.332    pe16/lsu/LDM0/AXI_LDM_douta_out[0]_1
    SLICE_X20Y205        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     2.560 r  pe16/lsu/LDM0/AXI_LDM_douta_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.783     4.343    AXI_LDM_douta_out_OBUF[0]
    H9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.868     5.211 r  AXI_LDM_douta_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.211    AXI_LDM_douta_out[0]
    H9                                                                r  AXI_LDM_douta_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe15/lsu/AXI_LDM_addra_rg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AXI_LDM_douta_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.064ns  (logic 1.451ns (28.657%)  route 3.612ns (71.343%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y200        FDRE                         0.000     0.000 r  pe15/lsu/AXI_LDM_addra_rg_reg[1]/C
    SLICE_X16Y200        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 f  pe15/lsu/AXI_LDM_addra_rg_reg[1]/Q
                         net (fo=54, routed)          0.672     0.786    pe13/lsu/LDM0/AXI_LDM_addra_rg[1]
    SLICE_X19Y212        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     0.843 r  pe13/lsu/LDM0/AXI_LDM_douta_out_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.361     1.204    pe16/lsu/LDM0/AXI_LDM_douta_out_wr[13][1]
    SLICE_X21Y212        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     1.430 r  pe16/lsu/LDM0/AXI_LDM_douta_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.600     2.030    pe16/lsu/LDM0/AXI_LDM_douta_out_OBUF[1]_inst_i_2_n_0
    SLICE_X20Y204        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     2.215 r  pe16/lsu/LDM0/AXI_LDM_douta_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.979     4.194    AXI_LDM_douta_out_OBUF[1]
    H8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.869     5.064 r  AXI_LDM_douta_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.064    AXI_LDM_douta_out[1]
    H8                                                                r  AXI_LDM_douta_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[1]
                            (input port)
  Destination:            pe1/lsu/LDM0/douta_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 0.835ns (16.804%)  route 4.133ns (83.196%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  AXI_LDM_addra_in[1] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[1]_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 r  AXI_LDM_addra_in_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    AXI_LDM_addra_in_IBUF[1]_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 r  AXI_LDM_addra_in_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=52, routed)          3.029     3.537    controller/AXI_LDM_addra_in_IBUF[1]
    SLICE_X22Y200        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     3.674 r  controller/mem_reg_r2_0_7_0_2_i_2__18/O
                         net (fo=7, routed)           1.031     4.706    pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/ADDRA1
    SLICE_X21Y201        RAMD32 (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.189     4.895 r  pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA_D1/O
                         net (fo=1, routed)           0.073     4.968    pe1/lsu/LDM0/douta0[1]
    SLICE_X21Y201        FDRE                                         r  pe1/lsu/LDM0/douta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[11]
                            (input port)
  Destination:            pe14/lsu/LDM0/douta_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.967ns  (logic 1.111ns (22.362%)  route 3.857ns (77.638%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  AXI_LDM_addra_in[11] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[11]_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    AXI_LDM_addra_in_IBUF[11]_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.929     2.459    pe14/lsu/LDM1/AXI_LDM_addra_in_IBUF[8]
    SLICE_X19Y209        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.684 f  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3/O
                         net (fo=1, routed)           0.050     2.734    pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3_n_0
    SLICE_X19Y209        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.138     2.872 r  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_1__5/O
                         net (fo=11, routed)          0.519     3.390    pe14/lsu/LDM0/AXI_LDM_ena_wr
    SLICE_X20Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     3.473 r  pe14/lsu/LDM0/douta[2]_i_3__5/O
                         net (fo=12, routed)          0.150     3.623    controller/douta_reg[0]_5
    SLICE_X20Y216        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.758 r  controller/douta[2]_i_2__14/O
                         net (fo=3, routed)           1.209     4.967    pe14/lsu/LDM0/I29
    SLICE_X20Y214        FDRE                                         r  pe14/lsu/LDM0/douta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[11]
                            (input port)
  Destination:            pe14/lsu/LDM0/douta_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.967ns  (logic 1.111ns (22.362%)  route 3.857ns (77.638%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  AXI_LDM_addra_in[11] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[11]_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    AXI_LDM_addra_in_IBUF[11]_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.929     2.459    pe14/lsu/LDM1/AXI_LDM_addra_in_IBUF[8]
    SLICE_X19Y209        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.684 f  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3/O
                         net (fo=1, routed)           0.050     2.734    pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3_n_0
    SLICE_X19Y209        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.138     2.872 r  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_1__5/O
                         net (fo=11, routed)          0.519     3.390    pe14/lsu/LDM0/AXI_LDM_ena_wr
    SLICE_X20Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     3.473 r  pe14/lsu/LDM0/douta[2]_i_3__5/O
                         net (fo=12, routed)          0.150     3.623    controller/douta_reg[0]_5
    SLICE_X20Y216        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.758 r  controller/douta[2]_i_2__14/O
                         net (fo=3, routed)           1.209     4.967    pe14/lsu/LDM0/I29
    SLICE_X20Y214        FDRE                                         r  pe14/lsu/LDM0/douta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[11]
                            (input port)
  Destination:            pe14/lsu/LDM0/douta_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.966ns  (logic 1.111ns (22.366%)  route 3.856ns (77.634%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  AXI_LDM_addra_in[11] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[11]_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    AXI_LDM_addra_in_IBUF[11]_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  AXI_LDM_addra_in_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.929     2.459    pe14/lsu/LDM1/AXI_LDM_addra_in_IBUF[8]
    SLICE_X19Y209        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.684 f  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3/O
                         net (fo=1, routed)           0.050     2.734    pe14/lsu/LDM1/AXI_LDM_ena_rg_i_2__3_n_0
    SLICE_X19Y209        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.138     2.872 r  pe14/lsu/LDM1/AXI_LDM_ena_rg_i_1__5/O
                         net (fo=11, routed)          0.519     3.390    pe14/lsu/LDM0/AXI_LDM_ena_wr
    SLICE_X20Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     3.473 r  pe14/lsu/LDM0/douta[2]_i_3__5/O
                         net (fo=12, routed)          0.150     3.623    controller/douta_reg[0]_5
    SLICE_X20Y216        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.758 r  controller/douta[2]_i_2__14/O
                         net (fo=3, routed)           1.208     4.966    pe14/lsu/LDM0/I29
    SLICE_X20Y214        FDRE                                         r  pe14/lsu/LDM0/douta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_LDM_addra_in[1]
                            (input port)
  Destination:            pe1/lsu/LDM0/douta_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.941ns  (logic 0.845ns (17.099%)  route 4.096ns (82.901%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  AXI_LDM_addra_in[1] (IN)
                         net (fo=0)                   0.000     0.000    AXI_LDM_addra_in_IBUF[1]_inst/I
    G6                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 r  AXI_LDM_addra_in_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    AXI_LDM_addra_in_IBUF[1]_inst/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 r  AXI_LDM_addra_in_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=52, routed)          3.029     3.537    controller/AXI_LDM_addra_in_IBUF[1]
    SLICE_X22Y200        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     3.674 r  controller/mem_reg_r2_0_7_0_2_i_2__18/O
                         net (fo=7, routed)           1.029     4.704    pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/ADDRB1
    SLICE_X21Y201        RAMD32 (Prop_B5LUT_SLICEM_RADR1_O)
                                                      0.199     4.903 r  pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/O
                         net (fo=1, routed)           0.038     4.941    pe1/lsu/LDM0/douta0[2]
    SLICE_X21Y201        FDRE                                         r  pe1/lsu/LDM0/douta_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe0/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe0/lsu/LDM0/douta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        RAMD32                       0.000     0.000 r  pe0/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/CLK
    SLICE_X18Y202        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe0/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/O
                         net (fo=1, routed)           0.009     0.132    pe0/lsu/LDM0/douta0[0]
    SLICE_X18Y202        FDRE                                         r  pe0/lsu/LDM0/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe0/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe0/lsu/LDM0/douta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        RAMD32                       0.000     0.000 r  pe0/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/CLK
    SLICE_X18Y202        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe0/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/O
                         net (fo=1, routed)           0.009     0.132    pe0/lsu/LDM0/douta0[2]
    SLICE_X18Y202        FDRE                                         r  pe0/lsu/LDM0/douta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe0/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe0/lsu/LDM1/douta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y203        RAMD32                       0.000     0.000 r  pe0/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMA/CLK
    SLICE_X20Y203        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe0/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMA/O
                         net (fo=1, routed)           0.009     0.132    pe0/lsu/LDM1/douta0__0[0]
    SLICE_X20Y203        FDRE                                         r  pe0/lsu/LDM1/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe0/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe0/lsu/LDM1/douta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y203        RAMD32                       0.000     0.000 r  pe0/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMB/CLK
    SLICE_X20Y203        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe0/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMB/O
                         net (fo=1, routed)           0.009     0.132    pe0/lsu/LDM1/douta0__0[2]
    SLICE_X20Y203        FDRE                                         r  pe0/lsu/LDM1/douta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe1/lsu/LDM0/douta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y201        RAMD32                       0.000     0.000 r  pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/CLK
    SLICE_X21Y201        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/O
                         net (fo=1, routed)           0.009     0.132    pe1/lsu/LDM0/douta0[0]
    SLICE_X21Y201        FDRE                                         r  pe1/lsu/LDM0/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe1/lsu/LDM0/douta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y201        RAMD32                       0.000     0.000 r  pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/CLK
    SLICE_X21Y201        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe1/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/O
                         net (fo=1, routed)           0.009     0.132    pe1/lsu/LDM0/douta0[2]
    SLICE_X21Y201        FDRE                                         r  pe1/lsu/LDM0/douta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe1/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe1/lsu/LDM1/douta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        RAMD32                       0.000     0.000 r  pe1/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMA/CLK
    SLICE_X20Y201        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe1/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMA/O
                         net (fo=1, routed)           0.009     0.132    pe1/lsu/LDM1/douta0__0[0]
    SLICE_X20Y201        FDRE                                         r  pe1/lsu/LDM1/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe1/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe1/lsu/LDM1/douta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        RAMD32                       0.000     0.000 r  pe1/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMB/CLK
    SLICE_X20Y201        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe1/lsu/LDM1/mem_reg_r2_0_7_0_2/RAMB/O
                         net (fo=1, routed)           0.009     0.132    pe1/lsu/LDM1/douta0__0[2]
    SLICE_X20Y201        FDRE                                         r  pe1/lsu/LDM1/douta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe10/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe10/lsu/LDM0/douta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        RAMD32                       0.000     0.000 r  pe10/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/CLK
    SLICE_X17Y214        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe10/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMA/O
                         net (fo=1, routed)           0.009     0.132    pe10/lsu/LDM0/douta0[0]
    SLICE_X17Y214        FDRE                                         r  pe10/lsu/LDM0/douta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe10/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            pe10/lsu/LDM0/douta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        RAMD32                       0.000     0.000 r  pe10/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/CLK
    SLICE_X17Y214        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  pe10/lsu/LDM0/mem_reg_r2_0_7_0_2/RAMB/O
                         net (fo=1, routed)           0.009     0.132    pe10/lsu/LDM0/douta0[2]
    SLICE_X17Y214        FDRE                                         r  pe10/lsu/LDM0/douta_reg[2]/D
  -------------------------------------------------------------------    -------------------





