#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Jun 29 14:22:31 2016
# Process ID: 2828
# Log file: C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.runs/synth_1/red_pitaya_top.vds
# Journal file: C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl
