[INF:CM0023] Creating log file ../../build/regression/LogicTypedef/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LogicTypedef/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LogicTypedef/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LogicTypedef/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test), id:48
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
  |vpiFullName:work@test
  |vpiTypedef:
  \_bit_typespec: (bit_two_bits), id:23, line:8:13, endln:8:16, parent:work@test, parID:49
    |vpiName:bit_two_bits
    |vpiInstance:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
    |vpiRange:
    \_range: , id:20, line:8:18, endln:8:21
      |vpiLeftRange:
      \_constant: , id:21, line:8:18, endln:8:19, parID:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:20, line:8:18, endln:8:21
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:22, line:8:20, endln:8:21, parID:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:20, line:8:18, endln:8:21
        |vpiConstType:9
  |vpiTypedef:
  \_logic_typespec: (log_two_bits), id:7, line:2:13, endln:2:18, parent:work@test, parID:49
    |vpiName:log_two_bits
    |vpiInstance:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
    |vpiRange:
    \_range: , id:4, line:2:20, endln:2:23
      |vpiLeftRange:
      \_constant: , id:5, line:2:20, endln:2:21, parID:4
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:4, line:2:20, endln:2:23
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:6, line:2:22, endln:2:23, parID:4
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:4, line:2:20, endln:2:23
        |vpiConstType:9
  |vpiTypedef:
  \_logic_typespec: (reg_two_bits), id:15, line:5:13, endln:5:16, parent:work@test, parID:49
    |vpiName:reg_two_bits
    |vpiInstance:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
    |vpiRange:
    \_range: , id:12, line:5:18, endln:5:21
      |vpiLeftRange:
      \_constant: , id:13, line:5:18, endln:5:19, parID:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:12, line:5:18, endln:5:21
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:14, line:5:20, endln:5:21, parID:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:12, line:5:18, endln:5:21
        |vpiConstType:9
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.logn), id:50, line:3:18, endln:3:22, parent:work@test, parID:49
    |vpiName:logn
    |vpiFullName:work@test.logn
    |vpiNetType:36
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
  |vpiNet:
  \_logic_net: (work@test.regn), id:51, line:6:18, endln:6:22, parent:work@test, parID:49
    |vpiName:regn
    |vpiFullName:work@test.regn
    |vpiNetType:48
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
  |vpiNet:
  \_logic_net: (work@test.bitn), id:52, line:9:18, endln:9:22, parent:work@test, parID:49
    |vpiName:bitn
    |vpiFullName:work@test.bitn
    |vpiParent:
    \_module: work@test (work@test), id:49 dut.sv:1:1: , endln:11:10, parent:work@test, parID:48
  |vpiParent:
  \_design: (work@test), id:48
|uhdmtopModules:
\_module: work@test (work@test), id:53 dut.sv:1:1: , endln:11:10
  |vpiName:work@test
  |vpiVariables:
  \_logic_var: (work@test.logn), id:33, line:3:18, endln:3:22, parent:work@test, parID:53
    |vpiTypespec:
    \_logic_typespec: (log_two_bits), id:28, line:2:13, endln:2:18
      |vpiName:log_two_bits
      |vpiRange:
      \_range: , id:29, line:2:20, endln:2:23, parent:log_two_bits, parID:28
        |vpiParent:
        \_logic_typespec: (log_two_bits), id:28, line:2:13, endln:2:18
        |vpiLeftRange:
        \_constant: , id:30, line:2:20, endln:2:21, parID:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:29, line:2:20, endln:2:23, parent:log_two_bits, parID:28
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:31, line:2:22, endln:2:23, parID:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:29, line:2:20, endln:2:23, parent:log_two_bits, parID:28
          |vpiConstType:9
    |vpiName:logn
    |vpiFullName:work@test.logn
    |vpiVisibility:1
    |vpiParent:
    \_module: work@test (work@test), id:53 dut.sv:1:1: , endln:11:10
  |vpiVariables:
  \_bit_var: (work@test.bitn), id:47, line:9:18, endln:9:22, parent:work@test, parID:53
    |vpiTypespec:
    \_bit_typespec: (bit_two_bits), id:43, line:8:13, endln:8:16
      |vpiName:bit_two_bits
      |vpiRange:
      \_range: , id:44, line:8:18, endln:8:21, parent:bit_two_bits, parID:43
        |vpiParent:
        \_bit_typespec: (bit_two_bits), id:43, line:8:13, endln:8:16
        |vpiLeftRange:
        \_constant: , id:45, line:8:18, endln:8:19, parID:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:44, line:8:18, endln:8:21, parent:bit_two_bits, parID:43
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:46, line:8:20, endln:8:21, parID:44
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:44, line:8:18, endln:8:21, parent:bit_two_bits, parID:43
          |vpiConstType:9
    |vpiName:bitn
    |vpiFullName:work@test.bitn
    |vpiVisibility:1
    |vpiParent:
    \_module: work@test (work@test), id:53 dut.sv:1:1: , endln:11:10
  |vpiTypedef:
  \_bit_typespec: (bit_two_bits), id:23, line:8:13, endln:8:16, parent:work@test, parID:49
  |vpiTypedef:
  \_logic_typespec: (log_two_bits), id:7, line:2:13, endln:2:18, parent:work@test, parID:49
  |vpiTypedef:
  \_logic_typespec: (reg_two_bits), id:15, line:5:13, endln:5:16, parent:work@test, parID:49
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test.regn), id:38, line:6:18, endln:6:22, parent:work@test, parID:53
    |vpiTypespec:
    \_logic_typespec: (reg_two_bits), id:15, line:5:13, endln:5:16, parent:work@test, parID:49
    |vpiName:regn
    |vpiFullName:work@test.regn
    |vpiNetType:48
    |vpiParent:
    \_module: work@test (work@test), id:53 dut.sv:1:1: , endln:11:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LogicTypedef/dut.sv | ${SURELOG_DIR}/build/regression/LogicTypedef/roundtrip/dut_000.sv | 4 | 11 | 

