C:/Users/mpall/OneDrive/Desktop/FPGA_Pipelining/pipeline_top.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/mpall/OneDrive/Desktop/FPGA_Pipelining/pipeline_top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_2to1
-- Compiling architecture rtl of mux_2to1

} {} {}}
