INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab2/lab2.srcs/sim_1/new/DEMO_COUNTER_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEMO_COUNTER_tb'
