\hypertarget{classsw__managed__cache__c}{
\section{sw\_\-managed\_\-cache\_\-c Class Reference}
\label{classsw__managed__cache__c}\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}}
}


class for software managed cache  




{\ttfamily \#include $<$sw\_\-managed\_\-cache.h$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classsw__managed__cache__c_a660f86cbb0eb151ee31a6bbbc24cf45c}{
{\bfseries sw\_\-managed\_\-cache\_\-c} (string name, int c\_\-id, uns32 c\_\-size, uns8 c\_\-assoc, uns8 c\_\-line\_\-size, uns8 c\_\-banks, uns8 c\_\-cycles, bool by\_\-pass, Cache\_\-Type c\_\-type, uns n\_\-read\_\-ports, uns n\_\-write\_\-ports, int c\_\-data\_\-size, \hyperlink{classmacsim__c}{macsim\_\-c} $\ast$simBase)}
\label{classsw__managed__cache__c_a660f86cbb0eb151ee31a6bbbc24cf45c}

\item 
\hypertarget{classsw__managed__cache__c_a72f3ee4c054befacd2739339a5a7e8cc}{
\hyperlink{classsw__managed__cache__c_a72f3ee4c054befacd2739339a5a7e8cc}{$\sim$sw\_\-managed\_\-cache\_\-c} ()}
\label{classsw__managed__cache__c_a72f3ee4c054befacd2739339a5a7e8cc}

\begin{DoxyCompactList}\small\item\em destructor for class \hyperlink{classsw__managed__cache__c}{sw\_\-managed\_\-cache\_\-c} \item\end{DoxyCompactList}\item 
int \hyperlink{classsw__managed__cache__c_a24bc433d77666fdf59696087228d6449}{load} (\hyperlink{classuop__c}{uop\_\-c} $\ast$uop)
\begin{DoxyCompactList}\small\item\em access software managed cache \item\end{DoxyCompactList}\item 
Addr \hyperlink{classsw__managed__cache__c_a60b86580ea31888ce1a204d66ecce975}{base\_\-cache\_\-line} (Addr addr)
\begin{DoxyCompactList}\small\item\em get the address of the cache line containing the specified address \item\end{DoxyCompactList}\item 
uns8 \hyperlink{classsw__managed__cache__c_a98467646d59ac0c727121ae3f5f88d1f}{cache\_\-line\_\-size} (void)
\begin{DoxyCompactList}\small\item\em returns the cache block size for this cache \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{classsw__managed__cache__c_a8151061bd7add9729c93ce0d03148ed6}{m\_\-core\_\-id}
\item 
\hyperlink{classcache__c}{cache\_\-c} $\ast$ \hyperlink{classsw__managed__cache__c_a8eb9de675a6e89d05e03aba40c75e25e}{m\_\-cache}
\item 
\hyperlink{classport__c}{port\_\-c} $\ast$$\ast$ \hyperlink{classsw__managed__cache__c_ab27c8a03c50b7e51d6867b980115588b}{m\_\-ports}
\item 
uns8 \hyperlink{classsw__managed__cache__c_a401a29b76dc159085a9fb16674b322de}{m\_\-cache\_\-cycles}
\item 
uns8 \hyperlink{classsw__managed__cache__c_a45f020073ac71e117fc186033f5aa0fa}{m\_\-cache\_\-line\_\-size}
\item 
uns8 \hyperlink{classsw__managed__cache__c_a5487418d498c1f5518e44f35c4e0e6c4}{m\_\-num\_\-banks}
\item 
\hyperlink{classmacsim__c}{macsim\_\-c} $\ast$ \hyperlink{classsw__managed__cache__c_a262d7f694fb4b947870a364b7eb42026}{m\_\-simBase}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
class for software managed cache Scaratchpad memory class (model GPU's shared memory) 

\subsection{Member Function Documentation}
\hypertarget{classsw__managed__cache__c_a60b86580ea31888ce1a204d66ecce975}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!base\_\-cache\_\-line@{base\_\-cache\_\-line}}
\index{base\_\-cache\_\-line@{base\_\-cache\_\-line}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{base\_\-cache\_\-line}]{\setlength{\rightskip}{0pt plus 5cm}sw\_\-managed\_\-cache\_\-c::base\_\-cache\_\-line (
\begin{DoxyParamCaption}
\item[{Addr}]{ addr}
\end{DoxyParamCaption}
)}}
\label{classsw__managed__cache__c_a60b86580ea31888ce1a204d66ecce975}


get the address of the cache line containing the specified address 


\begin{DoxyParams}{Parameters}
\item[{\em addr}]-\/ address whose cache line address is required \end{DoxyParams}
\begin{DoxyReturn}{Returns}
Addr -\/ requested cache line address 
\end{DoxyReturn}
\hypertarget{classsw__managed__cache__c_a98467646d59ac0c727121ae3f5f88d1f}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!cache\_\-line\_\-size@{cache\_\-line\_\-size}}
\index{cache\_\-line\_\-size@{cache\_\-line\_\-size}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{cache\_\-line\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}sw\_\-managed\_\-cache\_\-c::cache\_\-line\_\-size (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}}
\label{classsw__managed__cache__c_a98467646d59ac0c727121ae3f5f88d1f}


returns the cache block size for this cache 

\begin{DoxyReturn}{Returns}
uns8 cache block size 
\end{DoxyReturn}
\hypertarget{classsw__managed__cache__c_a24bc433d77666fdf59696087228d6449}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!load@{load}}
\index{load@{load}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{load}]{\setlength{\rightskip}{0pt plus 5cm}sw\_\-managed\_\-cache\_\-c::load (
\begin{DoxyParamCaption}
\item[{{\bf uop\_\-c} $\ast$}]{ uop}
\end{DoxyParamCaption}
)}}
\label{classsw__managed__cache__c_a24bc433d77666fdf59696087228d6449}


access software managed cache 


\begin{DoxyParams}{Parameters}
\item[{\em uop}]-\/ pointer to uop which requires access to the sw managed cache \end{DoxyParams}
\begin{DoxyReturn}{Returns}
int -\/ 0 for bank conflict, x $>$ 0 for successful cache access and x is the cache access latency 
\end{DoxyReturn}


\subsection{Member Data Documentation}
\hypertarget{classsw__managed__cache__c_a8eb9de675a6e89d05e03aba40c75e25e}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-cache@{m\_\-cache}}
\index{m\_\-cache@{m\_\-cache}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-cache}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cache\_\-c}$\ast$ {\bf sw\_\-managed\_\-cache\_\-c::m\_\-cache}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_a8eb9de675a6e89d05e03aba40c75e25e}
cache structure \hypertarget{classsw__managed__cache__c_a401a29b76dc159085a9fb16674b322de}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-cache\_\-cycles@{m\_\-cache\_\-cycles}}
\index{m\_\-cache\_\-cycles@{m\_\-cache\_\-cycles}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-cache\_\-cycles}]{\setlength{\rightskip}{0pt plus 5cm}uns8 {\bf sw\_\-managed\_\-cache\_\-c::m\_\-cache\_\-cycles}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_a401a29b76dc159085a9fb16674b322de}
latency \hypertarget{classsw__managed__cache__c_a45f020073ac71e117fc186033f5aa0fa}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-cache\_\-line\_\-size@{m\_\-cache\_\-line\_\-size}}
\index{m\_\-cache\_\-line\_\-size@{m\_\-cache\_\-line\_\-size}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-cache\_\-line\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}uns8 {\bf sw\_\-managed\_\-cache\_\-c::m\_\-cache\_\-line\_\-size}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_a45f020073ac71e117fc186033f5aa0fa}
cache line size \hypertarget{classsw__managed__cache__c_a8151061bd7add9729c93ce0d03148ed6}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-core\_\-id@{m\_\-core\_\-id}}
\index{m\_\-core\_\-id@{m\_\-core\_\-id}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-core\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf sw\_\-managed\_\-cache\_\-c::m\_\-core\_\-id}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_a8151061bd7add9729c93ce0d03148ed6}
core id \hypertarget{classsw__managed__cache__c_a5487418d498c1f5518e44f35c4e0e6c4}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-num\_\-banks@{m\_\-num\_\-banks}}
\index{m\_\-num\_\-banks@{m\_\-num\_\-banks}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-num\_\-banks}]{\setlength{\rightskip}{0pt plus 5cm}uns8 {\bf sw\_\-managed\_\-cache\_\-c::m\_\-num\_\-banks}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_a5487418d498c1f5518e44f35c4e0e6c4}
number of cache banks \hypertarget{classsw__managed__cache__c_ab27c8a03c50b7e51d6867b980115588b}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-ports@{m\_\-ports}}
\index{m\_\-ports@{m\_\-ports}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}{\bf port\_\-c}$\ast$$\ast$ {\bf sw\_\-managed\_\-cache\_\-c::m\_\-ports}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_ab27c8a03c50b7e51d6867b980115588b}
cache ports \hypertarget{classsw__managed__cache__c_a262d7f694fb4b947870a364b7eb42026}{
\index{sw\_\-managed\_\-cache\_\-c@{sw\_\-managed\_\-cache\_\-c}!m\_\-simBase@{m\_\-simBase}}
\index{m\_\-simBase@{m\_\-simBase}!sw_managed_cache_c@{sw\_\-managed\_\-cache\_\-c}}
\subsubsection[{m\_\-simBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf macsim\_\-c}$\ast$ {\bf sw\_\-managed\_\-cache\_\-c::m\_\-simBase}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classsw__managed__cache__c_a262d7f694fb4b947870a364b7eb42026}
\hyperlink{classmacsim__c}{macsim\_\-c} base class for simulation globals 

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
sw\_\-managed\_\-cache.h\item 
sw\_\-managed\_\-cache.cc\end{DoxyCompactItemize}
