{
  "DESIGN_NAME": "efpga_core",
  "VERILOG_FILES": [
    "dir::/../../efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/Frame_Select.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/defines.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/dummy_modules.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/eFPGA.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/eFPGA_top.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/efpga_core.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/models_pack.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/sky130_fd_sc_hd__inv.v",
    "dir::/../../efpga_core/verilog/rtl/Fabric/user_defines.v"
  ],
  "FP_TAP_VERTICAL_HALO": 40,
  "FP_TAP_HORIZONTAL_HALO": 40,
  "RUN_KLAYOUT_XOR": 0,
  "RUN_MAGIC_DRC": 0,
  "QUIT_ON_SYNTH_CHECKS": 0,
  "PL_TARGET_DENSITY": 0.3,
  "ROUTING_CORES": 10,
  "CLOCK_PERIOD": 40,
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "GRT_ALLOW_CONGESTION": 1,
  "ROUTING_STRATEGY": 3,
  "DRT_OPT_ITERS": 128,
  "FP_PDN_ENABLE_MACROS_GRID": 1,

  "QUIT_ON_MAGIC_DRC": 0,
  "FP_PDN_MACRO_HOOKS": "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO vccd1 vssd1 VPWR VGND, eFPGA_top_i.Inst_BlockRAM_6 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.Inst_BlockRAM_5 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.Inst_BlockRAM_4 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.Inst_BlockRAM_3 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.Inst_BlockRAM_2 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.Inst_BlockRAM_1 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.Inst_BlockRAM_0 vccd1 vssd1 vccd1 vssd1, eFPGA_top_i.eFPGA_Config_inst vccd1 vssd1 vccd1 vssd1",
  "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
  "MAGIC_DEF_LABELS": 0,
  "VERILOG_FILES_BLACKBOX": [
    "dir::/../../efpga_core/verilog/rtl/Tile/BB/BlockRAM_1KB.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/BB/eFPGA_Config.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/BB/sky130_sram_1kbyte_1rw1r_32x256_8.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/DSP/DSP.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/LUT4AB/LUT4AB.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/N_term_DSP/N_term_DSP.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/N_term_RAM_IO/N_term_RAM_IO.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/N_term_single/N_term_single.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/N_term_single2/N_term_single2.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/RAM_IO/RAM_IO.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/RegFile/RegFile.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/S_term_DSP/S_term_DSP.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/S_term_RAM_IO/S_term_RAM_IO.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/S_term_single/S_term_single.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/S_term_single2/S_term_single2.v",
    "dir::/../../efpga_core/verilog/rtl/Tile/W_IO/W_IO.v"
  ],
  "FP_PDN_HORIZONTAL_HALO": 35,
  "FP_PDN_VERTICAL_HALO": 35,
  "FP_PDN_AUTO_ADJUST": 1,
  "PL_MACRO_HALO": "50 50",
  "LVS_CONNECT_BY_LABEL": 1,
  "EXTRA_LEFS": [
    "dir::/../../efpga_core/macro/lef/BlockRAM_1KB.lef",
    "dir::/../../efpga_core/macro/lef/DSP.lef",
    "dir::/../../efpga_core/macro/lef/LUT4AB.lef",
    "dir::/../../efpga_core/macro/lef/N_term_DSP.lef",
    "dir::/../../efpga_core/macro/lef/N_term_RAM_IO.lef",
    "dir::/../../efpga_core/macro/lef/N_term_single.lef",
    "dir::/../../efpga_core/macro/lef/N_term_single2.lef",
    "dir::/../../efpga_core/macro/lef/RAM_IO.lef",
    "dir::/../../efpga_core/macro/lef/RegFile.lef",
    "dir::/../../efpga_core/macro/lef/S_term_DSP.lef",
    "dir::/../../efpga_core/macro/lef/S_term_RAM_IO.lef",
    "dir::/../../efpga_core/macro/lef/S_term_single.lef",
    "dir::/../../efpga_core/macro/lef/S_term_single2.lef",
    "dir::/../../efpga_core/macro/lef/W_IO.lef",
    "dir::/../../efpga_core/macro/lef/eFPGA_Config.lef",
    "dir::/../../efpga_core/macro/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef"
  ],
  "EXTRA_GDS_FILES": [
    "dir::/../../efpga_core/macro/gds/BlockRAM_1KB.gds",
    "dir::/../../efpga_core/macro/gds/DSP.gds",
    "dir::/../../efpga_core/macro/gds/LUT4AB.gds",
    "dir::/../../efpga_core/macro/gds/N_term_DSP.gds",
    "dir::/../../efpga_core/macro/gds/N_term_RAM_IO.gds",
    "dir::/../../efpga_core/macro/gds/N_term_single.gds",
    "dir::/../../efpga_core/macro/gds/N_term_single2.gds",
    "dir::/../../efpga_core/macro/gds/RAM_IO.gds",
    "dir::/../../efpga_core/macro/gds/RegFile.gds",
    "dir::/../../efpga_core/macro/gds/S_term_DSP.gds",
    "dir::/../../efpga_core/macro/gds/S_term_RAM_IO.gds",
    "dir::/../../efpga_core/macro/gds/S_term_single.gds",
    "dir::/../../efpga_core/macro/gds/S_term_single2.gds",
    "dir::/../../efpga_core/macro/gds/W_IO.gds",
    "dir::/../../efpga_core/macro/gds/eFPGA_Config.gds",
    "dir::/../../efpga_core/macro/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds"
  ],
  "EXTRA_LIBS": [
    "dir::/../../efpga_core/macro/lib/BlockRAM_1KB.lib",
    "dir::/../../efpga_core/macro/lib/DSP.lib",
    "dir::/../../efpga_core/macro/lib/LUT4AB.lib",
    "dir::/../../efpga_core/macro/lib/N_term_DSP.lib",
    "dir::/../../efpga_core/macro/lib/N_term_RAM_IO.lib",
    "dir::/../../efpga_core/macro/lib/N_term_single.lib",
    "dir::/../../efpga_core/macro/lib/N_term_single2.lib",
    "dir::/../../efpga_core/macro/lib/RAM_IO.lib",
    "dir::/../../efpga_core/macro/lib/RegFile.lib",
    "dir::/../../efpga_core/macro/lib/S_term_DSP.lib",
    "dir::/../../efpga_core/macro/lib/S_term_RAM_IO.lib",
    "dir::/../../efpga_core/macro/lib/S_term_single.lib",
    "dir::/../../efpga_core/macro/lib/S_term_single2.lib",
    "dir::/../../efpga_core/macro/lib/W_IO.lib",
    "dir::/../../efpga_core/macro/lib/eFPGA_Config.lib",
    "dir::/../../efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib"
  ],
  "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
  "IO_SYNC": 0,
  "MAX_TRANSITION_CONSTRAINT": 1.5,
  "RUN_LINTER": 1,
  "FP_PDN_IRDROP": 0,
  "RUN_IRDROP_REPORT": 0,
  "FP_PDN_CHECK_NODES": 0,
  "SYNTH_ELABORATE_ONLY": 0,
  "PL_RANDOM_GLB_PLACEMENT": 0,
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
  "FP_PDN_ENABLE_RAILS": 1,
  "GRT_REPAIR_ANTENNAS": 1,
  "RUN_FILL_INSERTION": 1,
  "RUN_TAP_DECAP_INSERTION": 1,
  "FP_PDN_VPITCH": 75,
  "FP_PDN_HPITCH": 75,
  "FP_PDN_VOFFSET": 30,
  "FP_PDN_HOFFSET": 30,
  "RUN_CTS": 1,
  "MAGIC_ZEROIZE_ORIGIN": 0,
  "FP_SIZING": "absolute",
  "RUN_CVC": 0,
  "UNIT": 2.4,
  "RUN_IO_PLACEMENT": "0",
  "RUN_IO_ROUTING": "0",
  "FP_PDN_CORE_RING": 0,
  "FP_PDN_CORE_RING_VWIDTH": 3.1,
  "FP_PDN_CORE_RING_HWIDTH": 3.1,
  "FP_PDN_CORE_RING_VOFFSET": 12.45,
  "FP_PDN_CORE_RING_HOFFSET": 12.45,
  "FP_PDN_CORE_RING_VSPACING": 1.7,
  "FP_PDN_CORE_RING_HSPACING": 1.7,
  "FP_PDN_VWIDTH": 3.1,
  "FP_PDN_HWIDTH": 3.1,
  "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
  "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
  "FP_PDN_MULTILAYER": true,
  "FP_PDN_CFG": "dir::pdn_cfg.tcl",
  "VDD_NETS": [
    "vccd1"
  ],
  "GND_NETS": [
    "vssd1"
  ],
  "PL_RESIZER_HOLD_SLACK_MARGIN": 2.4,
  "GLB_RESIZER_HOLD_SLACK_MARGIN": 2.4,
  "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
  "pdk::sky130*": {
    "RT_MAX_LAYER": "met4",
    "DIE_AREA": "0 0 2920 3520",
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 40
    },
    "scl::sky130_fd_sc_hdll": {
      "CLOCK_PERIOD": 10
    },
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "CLOCK_PERIOD": 10,
      "SYNTH_MAX_FANOUT": 5
    },
    "scl::sky130_fd_sc_ms": {
      "CLOCK_PERIOD": 10
    }
  }
}
