Analysis & Synthesis Status : Successful - Wed Jul 17 00:39:31 2024
Quartus Prime Version : 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Revision Name : FPGA_Top_Level
Top-level Entity Name : FPGA_Top_Level
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 174
Total pins : 52
Total virtual pins : 0
Total block memory bits : 7,168
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 2
Total DLLs : 0
