Information: Updating design information... (UID-85)
Warning: Design 'iir_filter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 02:51:37 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/MULT_cp1p1/CLOCK_r_REG1084_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp1p1/add_3624/CLOCK_r_REG419_S49
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/MULT_cp1p1/CLOCK_r_REG1084_S1/CK (DFFR_X1)           0.00 #     0.00 r
  DP/MULT_cp1p1/CLOCK_r_REG1084_S1/QN (DFFR_X1)           0.06       0.06 f
  DP/MULT_cp1p1/U69/ZN (INV_X1)                           0.03       0.10 r
  DP/MULT_cp1p1/recoding_block_4/y_tri[0] (r4mbePP_preprocessing_n_bit24_28)
                                                          0.00       0.10 r
  DP/MULT_cp1p1/recoding_block_4/U3/ZN (XNOR2_X1)         0.07       0.17 r
  DP/MULT_cp1p1/recoding_block_4/MUX_X/sel (mux2_n_bit25_57)
                                                          0.00       0.17 r
  DP/MULT_cp1p1/recoding_block_4/MUX_X/U3/Z (BUF_X2)      0.06       0.23 r
  DP/MULT_cp1p1/recoding_block_4/MUX_X/U18/Z (MUX2_X1)
                                                          0.08       0.31 f
  DP/MULT_cp1p1/recoding_block_4/MUX_X/o[12] (mux2_n_bit25_57)
                                                          0.00       0.31 f
  DP/MULT_cp1p1/recoding_block_4/MUX_0/i1[12] (mux2_n_bit25_56)
                                                          0.00       0.31 f
  DP/MULT_cp1p1/recoding_block_4/MUX_0/U21/ZN (AND2_X1)
                                                          0.04       0.35 f
  DP/MULT_cp1p1/recoding_block_4/MUX_0/o[12] (mux2_n_bit25_56)
                                                          0.00       0.35 f
  DP/MULT_cp1p1/recoding_block_4/x_absY[12] (r4mbePP_preprocessing_n_bit24_28)
                                                          0.00       0.35 f
  DP/MULT_cp1p1/bitwiseInverterX_4/dataIn[12] (bitwiseInv_n_bit25_26)
                                                          0.00       0.35 f
  DP/MULT_cp1p1/bitwiseInverterX_4/U20/ZN (XNOR2_X1)      0.06       0.40 f
  DP/MULT_cp1p1/bitwiseInverterX_4/dataOut[12] (bitwiseInv_n_bit25_26)
                                                          0.00       0.40 f
  DP/MULT_cp1p1/lv4_c20_FA_1/i1 (fullAdder_596)           0.00       0.40 f
  DP/MULT_cp1p1/lv4_c20_FA_1/HA_0/i1 (halfAdder_1193)     0.00       0.40 f
  DP/MULT_cp1p1/lv4_c20_FA_1/HA_0/U2/Z (XOR2_X1)          0.08       0.49 f
  DP/MULT_cp1p1/lv4_c20_FA_1/HA_0/s (halfAdder_1193)      0.00       0.49 f
  DP/MULT_cp1p1/lv4_c20_FA_1/HA_1/i1 (halfAdder_1192)     0.00       0.49 f
  DP/MULT_cp1p1/lv4_c20_FA_1/HA_1/U2/Z (XOR2_X1)          0.07       0.56 f
  DP/MULT_cp1p1/lv4_c20_FA_1/HA_1/s (halfAdder_1192)      0.00       0.56 f
  DP/MULT_cp1p1/lv4_c20_FA_1/s (fullAdder_596)            0.00       0.56 f
  DP/MULT_cp1p1/lv3_c20_FA_1/i0 (fullAdder_555)           0.00       0.56 f
  DP/MULT_cp1p1/lv3_c20_FA_1/HA_0/i0 (halfAdder_1111)     0.00       0.56 f
  DP/MULT_cp1p1/lv3_c20_FA_1/HA_0/U3/ZN (XNOR2_X1)        0.06       0.62 f
  DP/MULT_cp1p1/lv3_c20_FA_1/HA_0/s (halfAdder_1111)      0.00       0.62 f
  DP/MULT_cp1p1/lv3_c20_FA_1/HA_1/i1 (halfAdder_1110)     0.00       0.62 f
  DP/MULT_cp1p1/lv3_c20_FA_1/HA_1/U1/ZN (AND2_X1)         0.04       0.67 f
  DP/MULT_cp1p1/lv3_c20_FA_1/HA_1/co (halfAdder_1110)     0.00       0.67 f
  DP/MULT_cp1p1/lv3_c20_FA_1/U1/ZN (OR2_X2)               0.06       0.72 f
  DP/MULT_cp1p1/lv3_c20_FA_1/co (fullAdder_555)           0.00       0.72 f
  DP/MULT_cp1p1/lv2_c21_FA_0/i1 (fullAdder_497)           0.00       0.72 f
  DP/MULT_cp1p1/lv2_c21_FA_0/HA_0/i1 (halfAdder_995)      0.00       0.72 f
  DP/MULT_cp1p1/lv2_c21_FA_0/HA_0/U1/Z (XOR2_X1)          0.08       0.80 f
  DP/MULT_cp1p1/lv2_c21_FA_0/HA_0/s (halfAdder_995)       0.00       0.80 f
  DP/MULT_cp1p1/lv2_c21_FA_0/HA_1/i1 (halfAdder_994)      0.00       0.80 f
  DP/MULT_cp1p1/lv2_c21_FA_0/HA_1/U1/ZN (AND2_X1)         0.04       0.84 f
  DP/MULT_cp1p1/lv2_c21_FA_0/HA_1/co (halfAdder_994)      0.00       0.84 f
  DP/MULT_cp1p1/lv2_c21_FA_0/U1/ZN (OR2_X2)               0.06       0.90 f
  DP/MULT_cp1p1/lv2_c21_FA_0/co (fullAdder_497)           0.00       0.90 f
  DP/MULT_cp1p1/lv1_c22_FA_0/i0 (fullAdder_451)           0.00       0.90 f
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_0/i0 (halfAdder_903)      0.00       0.90 f
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_0/U5/ZN (NAND2_X1)        0.03       0.93 r
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_0/U6/ZN (NAND2_X1)        0.03       0.96 f
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_0/s (halfAdder_903)       0.00       0.96 f
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_1/i1 (halfAdder_902)      0.00       0.96 f
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_1/U1/ZN (AND2_X1)         0.04       1.00 f
  DP/MULT_cp1p1/lv1_c22_FA_0/HA_1/co (halfAdder_902)      0.00       1.00 f
  DP/MULT_cp1p1/lv1_c22_FA_0/U1/ZN (OR2_X2)               0.05       1.05 f
  DP/MULT_cp1p1/lv1_c22_FA_0/co (fullAdder_451)           0.00       1.05 f
  DP/MULT_cp1p1/lv0_c23_FA_0/i0 (fullAdder_421)           0.00       1.05 f
  DP/MULT_cp1p1/lv0_c23_FA_0/HA_0/i0 (halfAdder_843)      0.00       1.05 f
  DP/MULT_cp1p1/lv0_c23_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       1.12 f
  DP/MULT_cp1p1/lv0_c23_FA_0/HA_0/s (halfAdder_843)       0.00       1.12 f
  DP/MULT_cp1p1/lv0_c23_FA_0/HA_1/i1 (halfAdder_842)      0.00       1.12 f
  DP/MULT_cp1p1/lv0_c23_FA_0/HA_1/U1/ZN (AND2_X1)         0.04       1.16 f
  DP/MULT_cp1p1/lv0_c23_FA_0/HA_1/co (halfAdder_842)      0.00       1.16 f
  DP/MULT_cp1p1/lv0_c23_FA_0/U1/ZN (OR2_X2)               0.06       1.22 f
  DP/MULT_cp1p1/lv0_c23_FA_0/co (fullAdder_421)           0.00       1.22 f
  DP/MULT_cp1p1/add_3624/A[11] (mbeDadda_mult_2_DW01_add_0)
                                                          0.00       1.22 f
  DP/MULT_cp1p1/add_3624/U383/ZN (NOR2_X1)                0.04       1.26 r
  DP/MULT_cp1p1/add_3624/CLOCK_r_REG419_S49/D (DFFR_X2)
                                                          0.01       1.27 r
  data arrival time                                                  1.27

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp1p1/add_3624/CLOCK_r_REG419_S49/CK (DFFR_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.37


1
