Classic Timing Analyzer report for Processor
Tue Dec 08 10:41:12 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Hold: 'CLOCK_50'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                           ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.424 ns                         ; Minput[1]                                                                                                      ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.169 ns                        ; controlUnit:myCU|state.halt                                                                                    ; DisplayState[0]                               ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.241 ns                         ; reset                                                                                                          ; controlUnit:myCU|oneSecClock:myClock|clock    ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 137.32 MHz ( period = 7.282 ns ) ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; controlUnit:myCU|state.load                   ; CLOCK_50   ; CLOCK_50 ; 24           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                ;                                               ;            ;          ; 24           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.097 ns                ;
; N/A                                     ; 148.59 MHz ( period = 6.730 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.014 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; 151.95 MHz ( period = 6.581 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 153.02 MHz ( period = 6.535 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 155.69 MHz ( period = 6.423 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 163.56 MHz ( period = 6.114 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.451 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; controlUnit:myCU|state.load                                                                                    ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; controlUnit:myCU|state.add                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 211.86 MHz ( period = 4.720 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 211.86 MHz ( period = 4.720 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 211.86 MHz ( period = 4.720 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 211.86 MHz ( period = 4.720 ns )                    ; controlUnit:myCU|state.manInput                                                                                ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.991 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.991 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[0]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[20]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.395 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 217.82 MHz ( period = 4.591 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[1]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[20]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.48 MHz ( period = 4.577 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[0]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[19]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; 220.60 MHz ( period = 4.533 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[1]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[19]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.293 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[2]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[20]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.62 MHz ( period = 4.492 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[17]                                                              ; controlUnit:myCU|oneSecClock:myClock|count25M[21]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.759 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.757 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; 224.57 MHz ( period = 4.453 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[2]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[19]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.759 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.757 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[0]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[16]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; controlUnit:myCU|oneSecClock:myClock|count25M[3]                                                               ; controlUnit:myCU|oneSecClock:myClock|count25M[20]                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.159 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.138 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.135 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.134 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.159 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                ;
+------------------------------------------+---------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                        ; To                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.load     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.jz       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.add      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.sub      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.jpos     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.store    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.sub      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.jpos     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.store    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.add      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.jz       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.load     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.add      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.load     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.jpos     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.sub      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.jz       ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.store    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.halt     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.manInput ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[6] ; controlUnit:myCU|state.halt     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[5] ; controlUnit:myCU|state.manInput ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.halt     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; dataPath:myDP|dp1:DP1|register:IR|Output[7] ; controlUnit:myCU|state.manInput ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.136 ns                 ;
+------------------------------------------+---------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+-----------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                            ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.424 ns   ; Minput[1] ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; CLOCK_50 ;
; N/A   ; None         ; 4.233 ns   ; Minput[5] ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; CLOCK_50 ;
; N/A   ; None         ; 4.141 ns   ; Minput[0] ; dataPath:myDP|dp3:DP3|register:regA|Output[0] ; CLOCK_50 ;
; N/A   ; None         ; 4.072 ns   ; Minput[7] ; dataPath:myDP|dp3:DP3|register:regA|Output[7] ; CLOCK_50 ;
; N/A   ; None         ; 3.829 ns   ; Minput[2] ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; CLOCK_50 ;
; N/A   ; None         ; 3.802 ns   ; Minput[3] ; dataPath:myDP|dp3:DP3|register:regA|Output[3] ; CLOCK_50 ;
; N/A   ; None         ; 3.795 ns   ; Minput[6] ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; CLOCK_50 ;
; N/A   ; None         ; 3.732 ns   ; Minput[4] ; dataPath:myDP|dp3:DP3|register:regA|Output[4] ; CLOCK_50 ;
; N/A   ; None         ; 1.888 ns   ; Enter     ; controlUnit:myCU|state.manInput               ; CLOCK_50 ;
; N/A   ; None         ; 1.690 ns   ; Enter     ; controlUnit:myCU|state.start                  ; CLOCK_50 ;
; N/A   ; None         ; 0.007 ns   ; reset     ; controlUnit:myCU|oneSecClock:myClock|clock    ; CLOCK_50 ;
+-------+--------------+------------+-----------+-----------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                              ;
+-------+--------------+------------+-----------------------------------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To              ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+-----------------+------------+
; N/A   ; None         ; 14.169 ns  ; controlUnit:myCU|state.halt                   ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.633 ns  ; controlUnit:myCU|state.sub                    ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.985 ns  ; controlUnit:myCU|state.halt                   ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.648 ns  ; controlUnit:myCU|state.fetch                  ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.636 ns  ; controlUnit:myCU|state.store                  ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.449 ns  ; controlUnit:myCU|state.sub                    ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.268 ns  ; controlUnit:myCU|state.jz                     ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.420 ns  ; controlUnit:myCU|state.fetch                  ; DisplayState[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.262 ns  ; controlUnit:myCU|state.decode                 ; DisplayState[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.258 ns  ; controlUnit:myCU|state.halt                   ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.736 ns  ; controlUnit:myCU|state.start                  ; DisplayState[3] ; CLOCK_50   ;
; N/A   ; None         ; 10.475 ns  ; controlUnit:myCU|state.jpos                   ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 10.392 ns  ; controlUnit:myCU|state.jpos                   ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.160 ns  ; controlUnit:myCU|state.manInput               ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.129 ns  ; controlUnit:myCU|state.add                    ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 10.077 ns  ; controlUnit:myCU|state.jz                     ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 9.947 ns   ; controlUnit:myCU|state.decode                 ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 9.352 ns   ; controlUnit:myCU|state.halt                   ; Halt            ; CLOCK_50   ;
; N/A   ; None         ; 7.493 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; Moutput[6]      ; CLOCK_50   ;
; N/A   ; None         ; 7.475 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; Moutput[5]      ; CLOCK_50   ;
; N/A   ; None         ; 7.270 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; Moutput[2]      ; CLOCK_50   ;
; N/A   ; None         ; 7.257 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[0] ; Moutput[0]      ; CLOCK_50   ;
; N/A   ; None         ; 7.229 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[3] ; Moutput[3]      ; CLOCK_50   ;
; N/A   ; None         ; 7.210 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[4] ; Moutput[4]      ; CLOCK_50   ;
; N/A   ; None         ; 7.156 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; Moutput[1]      ; CLOCK_50   ;
; N/A   ; None         ; 6.890 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[7] ; Moutput[7]      ; CLOCK_50   ;
+-------+--------------+------------+-----------------------------------------------+-----------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+-----------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                            ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------------------------+----------+
; N/A           ; None        ; 0.241 ns  ; reset     ; controlUnit:myCU|oneSecClock:myClock|clock    ; CLOCK_50 ;
; N/A           ; None        ; -1.442 ns ; Enter     ; controlUnit:myCU|state.start                  ; CLOCK_50 ;
; N/A           ; None        ; -1.640 ns ; Enter     ; controlUnit:myCU|state.manInput               ; CLOCK_50 ;
; N/A           ; None        ; -3.484 ns ; Minput[4] ; dataPath:myDP|dp3:DP3|register:regA|Output[4] ; CLOCK_50 ;
; N/A           ; None        ; -3.547 ns ; Minput[6] ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; CLOCK_50 ;
; N/A           ; None        ; -3.554 ns ; Minput[3] ; dataPath:myDP|dp3:DP3|register:regA|Output[3] ; CLOCK_50 ;
; N/A           ; None        ; -3.581 ns ; Minput[2] ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; CLOCK_50 ;
; N/A           ; None        ; -3.824 ns ; Minput[7] ; dataPath:myDP|dp3:DP3|register:regA|Output[7] ; CLOCK_50 ;
; N/A           ; None        ; -3.893 ns ; Minput[0] ; dataPath:myDP|dp3:DP3|register:regA|Output[0] ; CLOCK_50 ;
; N/A           ; None        ; -3.985 ns ; Minput[5] ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; CLOCK_50 ;
; N/A           ; None        ; -4.176 ns ; Minput[1] ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; CLOCK_50 ;
+---------------+-------------+-----------+-----------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 08 10:41:12 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "controlUnit:myCU|oneSecClock:myClock|clock" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 137.32 MHz between source memory "dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "dataPath:myDP|dp3:DP3|register:regA|Output[2]" (period= 7.282 ns)
    Info: + Longest memory to register delay is 6.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y26; Fanout = 8; MEM Node = 'dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y26; Fanout = 3; MEM Node = 'dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1'
        Info: 3: + IC(0.885 ns) + CELL(0.178 ns) = 4.437 ns; Loc. = LCCOMB_X20_Y26_N4; Fanout = 2; COMB Node = 'dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6'
        Info: 4: + IC(0.290 ns) + CELL(0.596 ns) = 5.323 ns; Loc. = LCCOMB_X20_Y26_N14; Fanout = 2; COMB Node = 'dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.781 ns; Loc. = LCCOMB_X20_Y26_N16; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10'
        Info: 6: + IC(0.550 ns) + CELL(0.545 ns) = 6.876 ns; Loc. = LCCOMB_X19_Y26_N28; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[2]~2'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.972 ns; Loc. = LCFF_X19_Y26_N29; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[2]'
        Info: Total cell delay = 5.247 ns ( 75.26 % )
        Info: Total interconnect delay = 1.725 ns ( 24.74 % )
    Info: - Smallest clock skew is -0.114 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.861 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X19_Y26_N29; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[2]'
            Info: Total cell delay = 1.628 ns ( 56.90 % )
            Info: Total interconnect delay = 1.233 ns ( 43.10 % )
        Info: - Longest clock path from clock "CLOCK_50" to source memory is 2.975 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y26; Fanout = 8; MEM Node = 'dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.81 % )
            Info: Total interconnect delay = 1.166 ns ( 39.19 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "dataPath:myDP|dp1:DP1|register:IR|Output[7]" and destination pin or register "controlUnit:myCU|state.load" for clock "CLOCK_50" (Hold time is 1.642 ns)
    Info: + Largest clock skew is 2.479 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 5.339 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.774 ns) + CELL(0.879 ns) = 2.679 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU|oneSecClock:myClock|clock'
            Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.743 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'controlUnit:myCU|oneSecClock:myClock|clock~clkctrl'
            Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 5.339 ns; Loc. = LCFF_X18_Y26_N19; Fanout = 9; REG Node = 'controlUnit:myCU|state.load'
            Info: Total cell delay = 2.507 ns ( 46.96 % )
            Info: Total interconnect delay = 2.832 ns ( 53.04 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.860 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 8; REG Node = 'dataPath:myDP|dp1:DP1|register:IR|Output[7]'
            Info: Total cell delay = 1.628 ns ( 56.92 % )
            Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 8; REG Node = 'dataPath:myDP|dp1:DP1|register:IR|Output[7]'
        Info: 2: + IC(0.428 ns) + CELL(0.322 ns) = 0.750 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 1; COMB Node = 'controlUnit:myCU|n_state.load~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.846 ns; Loc. = LCFF_X18_Y26_N19; Fanout = 9; REG Node = 'controlUnit:myCU|state.load'
        Info: Total cell delay = 0.418 ns ( 49.41 % )
        Info: Total interconnect delay = 0.428 ns ( 50.59 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "dataPath:myDP|dp3:DP3|register:regA|Output[1]" (data pin = "Minput[1]", clock pin = "CLOCK_50") is 4.424 ns
    Info: + Longest pin to register delay is 7.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'Minput[1]'
        Info: 2: + IC(5.820 ns) + CELL(0.544 ns) = 7.227 ns; Loc. = LCCOMB_X19_Y26_N10; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.323 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[1]'
        Info: Total cell delay = 1.503 ns ( 20.52 % )
        Info: Total interconnect delay = 5.820 ns ( 79.48 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[1]'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
Info: tco from clock "CLOCK_50" to destination pin "DisplayState[0]" through register "controlUnit:myCU|state.halt" is 14.169 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 5.334 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.774 ns) + CELL(0.879 ns) = 2.679 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU|oneSecClock:myClock|clock'
        Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.743 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'controlUnit:myCU|oneSecClock:myClock|clock~clkctrl'
        Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 5.334 ns; Loc. = LCFF_X16_Y26_N9; Fanout = 5; REG Node = 'controlUnit:myCU|state.halt'
        Info: Total cell delay = 2.507 ns ( 47.00 % )
        Info: Total interconnect delay = 2.827 ns ( 53.00 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y26_N9; Fanout = 5; REG Node = 'controlUnit:myCU|state.halt'
        Info: 2: + IC(1.468 ns) + CELL(0.177 ns) = 1.645 ns; Loc. = LCCOMB_X19_Y26_N16; Fanout = 2; COMB Node = 'controlUnit:myCU|WideOr2~0'
        Info: 3: + IC(0.548 ns) + CELL(0.521 ns) = 2.714 ns; Loc. = LCCOMB_X19_Y26_N18; Fanout = 1; COMB Node = 'controlUnit:myCU|WideOr3'
        Info: 4: + IC(2.848 ns) + CELL(2.996 ns) = 8.558 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'DisplayState[0]'
        Info: Total cell delay = 3.694 ns ( 43.16 % )
        Info: Total interconnect delay = 4.864 ns ( 56.84 % )
Info: th for register "controlUnit:myCU|oneSecClock:myClock|clock" (data pin = "reset", clock pin = "CLOCK_50") is 0.241 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.402 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.402 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU|oneSecClock:myClock|clock'
        Info: Total cell delay = 1.628 ns ( 67.78 % )
        Info: Total interconnect delay = 0.774 ns ( 32.22 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.447 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(0.804 ns) + CELL(0.521 ns) = 2.351 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 1; COMB Node = 'controlUnit:myCU|oneSecClock:myClock|clock~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.447 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU|oneSecClock:myClock|clock'
        Info: Total cell delay = 1.643 ns ( 67.14 % )
        Info: Total interconnect delay = 0.804 ns ( 32.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Tue Dec 08 10:41:12 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


