
*** Running vivado
    with args -log system_axis_bram_writer_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axis_bram_writer_0_2.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_axis_bram_writer_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Marnix/testtest/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top system_axis_bram_writer_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19532
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axis_bram_writer_0_2' [c:/Users/Marnix/testtest/redpitaya_guide/tmp/delineariser/delineariser.gen/sources_1/bd/system/ip/system_axis_bram_writer_0_2/synth/system_axis_bram_writer_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_bram_writer' [c:/Users/Marnix/testtest/redpitaya_guide/tmp/delineariser/delineariser.gen/sources_1/bd/system/ipshared/c529/src/axis_bram_writer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_bram_writer' (0#1) [c:/Users/Marnix/testtest/redpitaya_guide/tmp/delineariser/delineariser.gen/sources_1/bd/system/ipshared/c529/src/axis_bram_writer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_bram_writer_0_2' (0#1) [c:/Users/Marnix/testtest/redpitaya_guide/tmp/delineariser/delineariser.gen/sources_1/bd/system/ip/system_axis_bram_writer_0_2/synth/system_axis_bram_writer_0_2.v:53]
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[23] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[22] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[21] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[20] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[19] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[18] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[17] in module axis_bram_writer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[16] in module axis_bram_writer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[23] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[22] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[21] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[20] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[19] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[18] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[17] in module system_axis_bram_writer_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[16] in module system_axis_bram_writer_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |FDRE   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.414 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1330.414 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4bb2817a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1330.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marnix/testtest/redpitaya_guide/tmp/delineariser/delineariser.runs/system_axis_bram_writer_0_2_synth_1/system_axis_bram_writer_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axis_bram_writer_0_2, cache-ID = 1129a3a3c6763b8e
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marnix/testtest/redpitaya_guide/tmp/delineariser/delineariser.runs/system_axis_bram_writer_0_2_synth_1/system_axis_bram_writer_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axis_bram_writer_0_2_utilization_synth.rpt -pb system_axis_bram_writer_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  5 10:52:42 2022...
